Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Feb 16 18:56:44 2025
| Host              : nightt_insider running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.210        0.000                      0                 1395        0.047        0.000                      0                 1395        4.427        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.210        0.000                      0                 1395        0.047        0.000                      0                 1395        4.427        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.648ns (26.337%)  route 1.812ns (73.662%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.613     1.534    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7/DPRA0
    SLICE_X17Y4          RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.179     1.713 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7/DP/O
                         net (fo=1, routed)           0.255     1.968    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7_n_0
    SLICE_X16Y5          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.146 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[4]_i_1/O
                         net (fo=2, routed)           0.349     2.495    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[4]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     9.706    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.555ns (22.696%)  route 1.890ns (77.304%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.614     1.535    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24/DPRA0
    SLICE_X17Y5          RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.201     1.736 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24/DP/O
                         net (fo=1, routed)           0.372     2.108    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24_n_0
    SLICE_X16Y4          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     2.171 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[12]_i_1/O
                         net (fo=2, routed)           0.309     2.480    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[12]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     9.711    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.589ns (24.192%)  route 1.846ns (75.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.369     2.087    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.204 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[10]_i_1/O
                         net (fo=2, routed)           0.266     2.470    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[10]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.669ns (27.629%)  route 1.752ns (72.371%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.613     1.534    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9/DPRA0
    SLICE_X17Y4          RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.200     1.734 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9/DP/O
                         net (fo=1, routed)           0.285     2.019    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X16Y2          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     2.197 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[5]_i_1/O
                         net (fo=2, routed)           0.259     2.456    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[5]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.572ns (23.910%)  route 1.820ns (76.090%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.323     2.040    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     2.140 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[6]_i_1/O
                         net (fo=2, routed)           0.287     2.427    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[6]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.606ns (25.226%)  route 1.796ns (74.774%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.595     0.726    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X18Y1          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     0.921 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8/O
                         net (fo=49, routed)          0.612     1.533    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14/DPRA0
    SLICE_X17Y3          RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.200     1.733 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14/DP/O
                         net (fo=1, routed)           0.207     1.940    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_31_0_0__14_n_0
    SLICE_X16Y4          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     2.055 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[15]_i_1/O
                         net (fo=4, routed)           0.383     2.437    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[15]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.286     9.723    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.589ns (22.095%)  route 2.077ns (77.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.369     2.087    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     2.204 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[10]_i_1/O
                         net (fo=2, routed)           0.497     2.701    bd_0_i/hls_inst/inst/shift_reg_U/D[10]
    SLICE_X15Y3          FDRE                                         r  bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.025    10.025    bd_0_i/hls_inst/inst/shift_reg_U/ap_clk
    SLICE_X15Y3          FDRE                                         r  bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X15Y3          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/shift_reg_U/q1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.588ns (24.961%)  route 1.768ns (75.039%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.369     1.538    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     1.717 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1/O
                         net (fo=20, routed)          0.364     2.082    bd_0_i/hls_inst/inst/shift_reg_U/address1[4]
    SLICE_X18Y2          LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     2.198 r  bd_0_i/hls_inst/inst/shift_reg_U/q1[7]_i_1/O
                         net (fo=2, routed)           0.193     2.391    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/B[7]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.285     9.724    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.441ns (19.084%)  route 1.870ns (80.916%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X15Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=53, routed)          0.841     0.974    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X18Y0          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.169 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55/O
                         net (fo=15, routed)          0.365     1.534    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55_n_0
    SLICE_X15Y1          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.682 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=15, routed)          0.664     2.346    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/A[24]
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X4Y0         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y0         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.322     9.687    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.687    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.586ns (25.426%)  route 1.719ns (74.574%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=31, routed)          0.256     0.388    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/Q[3]
    SLICE_X16Y1          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     0.523 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ram_reg_0_31_0_0_i_4/O
                         net (fo=144, routed)         0.791     1.314    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29/A1
    SLICE_X17Y4          RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.176     1.490 r  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29/SP/O
                         net (fo=1, routed)           0.196     1.686    bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__29_n_1
    SLICE_X16Y4          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.864 r  bd_0_i/hls_inst/inst/shift_reg_U/mul_ln44_reg_132_reg_i_2/O
                         net (fo=15, routed)          0.476     2.340    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/A[29]
    DSP48E2_X4Y1         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.044    10.044    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/CLK
    DSP48E2_X4Y1         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
    DSP48E2_X4Y1         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.314     9.695    bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                  7.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.030     0.081    bd_0_i/hls_inst/inst/fir_io_s_axi_U/Q[1]
    SLICE_X14Y3          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X14Y3          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter4_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.805%)  route 0.045ns (45.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_clk
    SLICE_X14Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter4_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter4_reg_reg__0/Q
                         net (fo=6, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter4_reg
    SLICE_X14Y3          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.097 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1/O
                         net (fo=1, routed)           0.015     0.112    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X14Y3          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld
    SLICE_X14Y6          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.101 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_i_1/O
                         net (fo=1, routed)           0.015     0.116    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X14Y6          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_read_reg_137_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (37.963%)  route 0.065ns (62.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[9]/Q
                         net (fo=3, routed)           0.065     0.118    bd_0_i/hls_inst/inst/x[9]
    SLICE_X16Y4          FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_137_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y4          FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_137_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X16Y4          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/x_read_reg_137_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.072%)  route 0.053ns (49.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/Q
                         net (fo=2, routed)           0.027     0.079    bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X13Y5          LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_i_1/O
                         net (fo=1, routed)           0.026     0.119    bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X13Y5          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/fir_io_s_axi_U/auto_restart_status_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.441%)  route 0.036ns (33.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=4, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X14Y3          LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[4]_i_1/O
                         net (fo=1, routed)           0.006     0.120    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X14Y3          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.075ns (66.955%)  route 0.037ns (33.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.029     0.081    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_BVALID
    SLICE_X13Y7          LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.036     0.117 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2/O
                         net (fo=1, routed)           0.008     0.125    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate[1]_i_2_n_0
    SLICE_X13Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X13Y7          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/x_read_reg_137_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.040ns (34.975%)  route 0.074ns (65.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_x_reg[4]/Q
                         net (fo=3, routed)           0.074     0.127    bd_0_i/hls_inst/inst/x[4]
    SLICE_X15Y5          FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_137_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y5          FDRE                                         r  bd_0_i/hls_inst/inst/x_read_reg_137_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y5          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/x_read_reg_137_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.697%)  route 0.040ns (34.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.013     0.013    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, routed)           0.031     0.083    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X13Y8          LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.120 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.009     0.129    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X13Y8          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.420%)  route 0.043ns (36.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/Q
                         net (fo=84, routed)          0.027     0.078    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg
    SLICE_X15Y1          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     0.113 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_loop_fu_80_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.016     0.129    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_n_50
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y1          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     SRL16E/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__1/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__1/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__10/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         10.000      8.854      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y0  bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/icmp_ln48_reg_200_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X18Y3  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         5.000       4.427      SLICE_X17Y1  bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__0/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.037     0.037    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.000     0.135    s_axi_fir_io_rvalid
                                                                      r  s_axi_fir_io_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.037     0.037    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=6, unset)            0.000     0.134    s_axi_fir_io_wready
                                                                      r  s_axi_fir_io_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.096ns  (logic 0.096ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.037     0.037    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=4, unset)            0.000     0.133    s_axi_fir_io_arready
                                                                      r  s_axi_fir_io_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.096ns  (logic 0.096ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.037     0.037    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.000     0.133    s_axi_fir_io_bvalid
                                                                      r  s_axi_fir_io_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.096ns  (logic 0.096ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.036     0.036    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[0]
                                                                      r  s_axi_fir_io_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[11]
                                                                      r  s_axi_fir_io_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[12]
                                                                      r  s_axi_fir_io_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[14]
                                                                      r  s_axi_fir_io_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.096ns  (logic 0.096ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.036     0.036    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[1]
                                                                      r  s_axi_fir_io_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.035     0.035    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y4          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.000     0.132    s_axi_fir_io_rdata[2]
                                                                      r  s_axi_fir_io_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.000     0.051    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[10]
                                                                      r  s_axi_fir_io_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[11]
                                                                      r  s_axi_fir_io_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[12]
                                                                      r  s_axi_fir_io_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[13]
                                                                      r  s_axi_fir_io_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[14]
                                                                      r  s_axi_fir_io_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y8          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[15]
                                                                      r  s_axi_fir_io_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y4          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[2]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[2]
                                                                      r  s_axi_fir_io_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[3]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[3]
                                                                      r  s_axi_fir_io_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_fir_io_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.012     0.012    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/Q
                         net (fo=0)                   0.000     0.051    s_axi_fir_io_rdata[4]
                                                                      r  s_axi_fir_io_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_fir_io_araddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.529ns (45.500%)  route 0.634ns (54.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_araddr[3] (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[3]
    SLICE_X14Y5          LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     0.202 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[9]_i_2/O
                         net (fo=11, routed)          0.239     0.441    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[9]_i_2_n_0
    SLICE_X14Y5          LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.619 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.335     0.954    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X14Y5          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.103 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.060     1.163    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[1]
    SLICE_X14Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.025     0.025    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[1]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.356ns (31.808%)  route 0.763ns (68.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.565     1.119    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[12]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.356ns (31.808%)  route 0.763ns (68.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.565     1.119    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[13]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.356ns (31.808%)  route 0.763ns (68.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.565     1.119    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[5]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.356ns (31.808%)  route 0.763ns (68.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.565     1.119    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X15Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[6]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.356ns (33.358%)  route 0.711ns (66.642%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.513     1.067    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[10]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.356ns (33.358%)  route 0.711ns (66.642%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.513     1.067    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[11]/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.356ns (33.358%)  route 0.711ns (66.642%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.513     1.067    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X15Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X15Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[4]/C

Slack:                    inf
  Source:                 s_axi_fir_io_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.024ns  (logic 0.178ns (17.380%)  route 0.846ns (82.620%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_fir_io_arvalid (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARVALID
    SLICE_X14Y7          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     0.063 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_2/O
                         net (fo=19, routed)          0.788     0.851    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ar_hs
    SLICE_X14Y6          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     0.966 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_i_1/O
                         net (fo=1, routed)           0.058     1.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_y_ap_vld_reg/C

Slack:                    inf
  Source:                 s_axi_fir_io_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.356ns (37.914%)  route 0.583ns (62.086%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_araddr[5] (IN)
                         net (fo=17, unset)           0.000     0.000    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_ARADDR[5]
    SLICE_X14Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.177 f  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4/O
                         net (fo=9, routed)           0.199     0.376    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_4_n_0
    SLICE_X15Y7          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     0.555 r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1/O
                         net (fo=10, routed)          0.384     0.939    bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.024     0.024    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X16Y5          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_fir_io_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_wdata[0] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_WDATA[0]
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_fir_io_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_wdata[1] (IN)
                         net (fo=2, unset)            0.008     0.008    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_WDATA[1]
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[3] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[1]
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_fir_io_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_fir_io_awaddr[5] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/fir_io_s_axi_U/s_axi_fir_io_AWADDR[3]
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X13Y6          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y3          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ap_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=78, unset)           0.009     0.009    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_rst_n
    SLICE_X14Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ap_ready_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=260, unset)          0.019     0.019    bd_0_i/hls_inst/inst/fir_io_s_axi_U/ap_clk
    SLICE_X14Y7          FDRE                                         r  bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ap_ready_reg/C





