$date
	Thu Dec 12 21:25:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_filter $end
$var wire 1 ! o_sig $end
$var reg 1 " i_sig $end
$var reg 1 # p_clk $end
$var reg 1 $ p_rst $end
$scope module f1 $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 " sig_in $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 4 ' rgt [3:0] $end
$var reg 1 ! sig_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
x&
x%
0$
0#
1"
0!
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
0"
1$
#110
0%
1&
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
1"
#210
b1000 '
1#
#220
0#
#230
b1100 '
1#
#240
0#
#250
0&
b1110 '
1#
#260
0#
#270
b1111 '
1#
#280
0#
#290
1%
1#
#300
0#
0"
#310
1!
b111 '
1#
#320
0#
#330
b11 '
1#
#340
0#
#350
0%
b1 '
1#
#360
0#
#370
b0 '
1#
#380
0#
#390
1&
1#
#400
0#
1"
#410
0!
b1000 '
1#
#420
0#
#430
b1100 '
1#
#440
0#
#450
0&
b1110 '
1#
#460
0#
#470
b1111 '
1#
#480
0#
#490
1%
1#
#500
0#
0"
#505
b0 '
0$
#510
1#
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
#570
1#
#580
0#
#590
1#
#600
0#
1"
#610
1!
0%
1&
b1000 '
1#
1$
#620
0#
#630
0!
b1100 '
1#
#640
0#
#650
0&
b1110 '
1#
#660
0#
#670
b1111 '
1#
#680
0#
#690
1%
1#
#700
0#
0"
#710
1!
b111 '
1#
#720
0#
#730
b11 '
1#
#740
0#
#750
0%
b1 '
1#
#760
0#
#770
b0 '
1#
#780
0#
#790
1&
1#
#800
0#
1"
#810
0!
b1000 '
1#
#820
0#
#830
b1100 '
1#
#840
0#
#850
0&
b1110 '
1#
#860
0#
#870
b1111 '
1#
#880
0#
#890
1%
1#
#900
0#
0"
#910
1!
b111 '
1#
#920
0#
#930
b11 '
1#
#940
0#
#950
0%
b1 '
1#
#960
0#
#970
b0 '
1#
#980
0#
#990
1&
1#
#1000
0#
1"
#1010
0!
b1000 '
1#
#1020
0#
#1030
b1100 '
1#
#1040
0#
#1050
0&
b1110 '
1#
#1060
0#
#1070
b1111 '
1#
#1080
0#
#1090
1%
1#
#1100
0#
0"
#1110
