`timescale 1ns / 1ps

module update_clk(clk , update_clk);
input clk;
output reg update_clk;
integer count = 0;

always@(posedge clk)
begin
if(count < 4000000)
begin
count = count + 1;
update_clk <= 0;
end
else
begin
count = 0;
update_clk <= 1;
end
end
endmodule
