# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CipherComm_FPGA.srcs/sources_1/new/bram_fsm_controller.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/data_reception.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/data_transmission.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/debug_uart_logger.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/decoding.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/decryption_logic.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/encoder_layer.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/encryption_interface.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/encryption_logic.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/encryption_layer.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/encryption_to_fifo_bridge.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/input_layer_top.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/multi_comm_input.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/output_display.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/scrambler.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/unscrambler.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/uart_fifo_tx.vhd" \
"../../../../CipherComm_FPGA.srcs/sources_1/new/top_level.vhd" \
"../../../../CipherComm_FPGA.srcs/sim_1/new/top_level_stress_tb.vhd" \

# Do not sort compile order
nosort
