Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r5 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CP (snl_ffqx1)
  15.02   15.02 v r1/Q (snl_ffqx1)
   0.18   15.19 v r5/D (snl_ffqx1)
          15.19   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ r5/CP (snl_ffqx1)
  -6.03   -5.03   library setup time
          -5.03   data required time
---------------------------------------------------------
          -5.03   data required time
         -15.19   data arrival time
---------------------------------------------------------
         -20.22   slack (VIOLATED)


Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r5 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CP (snl_ffqx1)
  15.02   15.02 v r1/Q (snl_ffqx1)
   3.46   18.48 v buffer3/Z (snl_bufx2)
   0.00   18.48 v r5/D (snl_ffqx1)
          18.48   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ r5/CP (snl_ffqx1)
  -0.40    0.60   library setup time
           0.60   data required time
---------------------------------------------------------
           0.60   data required time
         -18.48   data arrival time
---------------------------------------------------------
         -17.88   slack (VIOLATED)


###############################################################################
# 
###############################################################################

VERSION 5.5 ; 
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN reg1 ;
TECHNOLOGY technology ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( -1000 -1000 ) ( 1000 1000 ) ;


COMPONENTS 10 ;
- buffer1 snl_bufx2
+ PLACED ( 100000 300000 ) N ;
- buffer2 snl_bufx2
+ PLACED ( 100000 400000 ) N ;
- buffer3 snl_bufx2
+ PLACED ( 100000 500000 ) N ;
- buffer4 snl_bufx2
+ PLACED ( 100000 200000 ) N ;
- r1 snl_ffqx1
+ PLACED ( 100000 100000 ) N ;
- r2 snl_ffqx1
+ PLACED ( 100000 200000 ) N ;
- r3 snl_ffqx1
+ PLACED ( 100000 300000 ) N ;
- r4 snl_ffqx1
+ PLACED ( 100000 400000 ) N ;
- r5 snl_ffqx1
+ PLACED ( 100000 500000 ) N ;
- u1 snl_bufx1
+ PLACED ( 50000 50000 ) N ;
END COMPONENTS


PINS 6 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL 
  + LAYER M4 ( -100 0 ) ( 100 1040 ) + FIXED ( 100000 100000 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + USE GROUND ;
- VDD  ( * VDD )
  + USE POWER ;
END SPECIALNETS

NETS 6 ;
- clk ( PIN clk ) ( r5 CP ) ( r4 CP ) ( r3 CP ) ( r2 CP ) ( r1 CP ) ;
- net1 ( r3 D ) ( buffer1 Z ) ;
- net2 ( r4 D ) ( buffer2 Z ) ;
- net3 ( r5 D ) ( buffer3 Z ) ;
- net4 ( r2 D ) ( buffer4 Z ) ;
- r1q ( buffer4 A ) ( buffer3 A ) ( buffer2 A ) ( buffer1 A ) ( r1 Q ) ;
END NETS


END DESIGN
