{
    "code": "module TopModule (\n    input logic in1,  // 1-bit, unsigned\n    input logic in2,  // 1-bit, unsigned\n    input logic in3,  // 1-bit, unsigned\n    output logic out   // 1-bit, unsigned\n);\n\nassign out = (in1 ~^ in2) ^ in3;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}