# PDE-VLSI
It is report of my Physical Design Internship (VLIS-Backend).

![image alt](https://github.com/Prabuddha-c/PDE-VLSI/blob/main/Screenshot%20(107).png?raw=true)
![image alt](https://github.com/Prabuddha-c/PDE-VLSI/blob/main/Screenshot%20from%202025-07-08%2019-37-03.png?raw=true)
![image alt](https://github.com/Prabuddha-c/PDE-VLSI/blob/main/Screenshot%20from%202025-07-08%2019-46-06.png?raw=true)
![image alt](https://github.com/Prabuddha-c/PDE-VLSI/blob/main/Screenshot%20from%202025-07-08%2019-57-28.png?raw=true)
