<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SUB, SUBS (immediate) -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SUB, SUBS (immediate)</h2><p class="desc"><p class="aml">Subtract (immediate) subtracts an immediate value from a register value, and writes the result to the destination register.</p><p class="aml">If the destination register is not the PC, the SUBS variant of the instruction updates the condition flags based on the result.</p><p class="aml">The field descriptions for &lt;Rd> identify the encodings where the PC is permitted as the destination register. If the destination register is the PC:</p><ul><li>The SUB variant of the instruction is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li><li>The SUBS variant of the instruction performs an exception return without the use of the stack. In this case:<ul><li>The PE branches to the address written to the PC, and restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode>.</li><li>The PE checks SPSR_&lt;current_mode> for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch32 state</a>.</li><li>The instruction is <span class="arm-defined-word">undefined</span> in Hyp mode, except for encoding T5 with &lt;imm8> set to zero, which is the encoding for the <span class="asm-code">ERET</span> instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">ERET</a>.</li><li>The instruction is <span class="arm-defined-word">constrained unpredictable</span> in User mode and System mode.</li></ul></li></ul></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
      , 
      <a href="#t3">T3</a>
      , 
      <a href="#t4">T4</a>
       and 
      <a href="#t5">T5</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SUB<span class="bitdiff"> (S == 0 &amp;&amp; Rn != 11x1)</span></h4><p class="asm-code"><a id="SUB_i_A1" name="SUB_i_A1"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_2" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const_1" title="An immediate value">&lt;const></a></p></div><div class="encoding"><h4 class="encoding">SUBS<span class="bitdiff"> (S == 1 &amp;&amp; Rn != 1101)</span></h4><p class="asm-code"><a id="SUBS_i_A1" name="SUBS_i_A1"></a>SUBS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_2" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const_1" title="An immediate value">&lt;const></a></p></div><p class="pseudocode">if Rn == '1111' &amp;&amp; S == '0' then SEE "ADR";
if Rn == '1101' then SEE "SUB (<a href="shared_pseudocode.html#impl-aarch32.SP.read.none" title="accessor: bits(32) SP">SP</a> minus immediate)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.A32ExpandImm.1" title="function: bits(32) A32ExpandImm(bits(12) imm12)">A32ExpandImm</a>(imm12);</p><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a id="SUB_i_T1" name="SUB_i_T1"></a>SUB<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>, <a href="#rn" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#imm3" title="3-bit unsigned immediate [0-7] (field &quot;imm3&quot;)">&lt;imm3></a>
        //
      
        (Inside IT block)
      </p><p class="asm-code"><a id="SUB_i_T1" name="SUB_i_T1"></a>SUBS{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>, <a href="#rn" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#imm3" title="3-bit unsigned immediate [0-7] (field &quot;imm3&quot;)">&lt;imm3></a>
        //
      
        (Outside IT block)
      </p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  setflags = !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>();  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm3, 32);</p><h3 class="classheading"><a id="t2" name="t2"></a>T2</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">Rdn</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a id="SUB_i_T2" name="SUB_i_T2"></a>SUB<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>, #<a href="#imm8" title="8-bit unsigned immediate [0-255] (field &quot;imm8&quot;)">&lt;imm8></a>
        //
      
        (Inside IT block, and &lt;Rdn>, &lt;imm8> can be represented in T1)
      </p><p class="asm-code"><a id="SUB_i_T2" name="SUB_i_T2"></a>SUB<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>,} <a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>, #<a href="#imm8" title="8-bit unsigned immediate [0-255] (field &quot;imm8&quot;)">&lt;imm8></a>
        //
      
        (Inside IT block, and &lt;Rdn>, &lt;imm8> cannot be represented in T1)
      </p><p class="asm-code"><a id="SUB_i_T2" name="SUB_i_T2"></a>SUBS{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>, #<a href="#imm8" title="8-bit unsigned immediate [0-255] (field &quot;imm8&quot;)">&lt;imm8></a>
        //
      
        (Outside IT block, and &lt;Rdn>, &lt;imm8> can be represented in T1)
      </p><p class="asm-code"><a id="SUB_i_T2" name="SUB_i_T2"></a>SUBS{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>,} <a href="#rdn" title="General-purpose source and destination register (field &quot;Rdn&quot;)">&lt;Rdn></a>, #<a href="#imm8" title="8-bit unsigned immediate [0-255] (field &quot;imm8&quot;)">&lt;imm8></a>
        //
      
        (Outside IT block, and &lt;Rdn>, &lt;imm8> cannot be represented in T1)
      </p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rdn);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rdn);  setflags = !<a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>();  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8, 32);</p><h3 class="classheading"><a id="t3" name="t3"></a>T3</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="4">!= 1101</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="5"></td><td></td><td></td><td colspan="4"></td><td></td><td class="droppedname" colspan="4">Rn</td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SUB<span class="bitdiff"> (S == 0)</span></h4><p class="asm-code"><a id="SUB_i_T3" name="SUB_i_T3"></a>SUB<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>.W {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_1" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const" title="An immediate value">&lt;const></a>
        //
      
        (Inside IT block, and &lt;Rd>, &lt;Rn>, &lt;const> can be represented in T1 or T2)
      </p><p class="asm-code"><a id="SUB_i_T3" name="SUB_i_T3"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_1" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const" title="An immediate value">&lt;const></a></p></div><div class="encoding"><h4 class="encoding">SUBS<span class="bitdiff"> (S == 1 &amp;&amp; Rd != 1111)</span></h4><p class="asm-code"><a id="SUBS_i_T3" name="SUBS_i_T3"></a>SUBS.W {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_1" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const" title="An immediate value">&lt;const></a>
        //
      
        (Outside IT block, and &lt;Rd>, &lt;Rn>, &lt;const> can be represented in T1 or T2)
      </p><p class="asm-code"><a id="SUBS_i_T3" name="SUBS_i_T3"></a>SUBS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_1" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#const" title="An immediate value">&lt;const></a></p></div><p class="pseudocode">if Rd == '1111' &amp;&amp; S == '1' then SEE "CMP (immediate)";
if Rn == '1101' then SEE "SUB (<a href="shared_pseudocode.html#impl-aarch32.SP.read.none" title="accessor: bits(32) SP">SP</a> minus immediate)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.T32ExpandImm.1" title="function: bits(32) T32ExpandImm(bits(12) imm12)">T32ExpandImm</a>(i:imm3:imm8);
if (d == 15 &amp;&amp; !setflags) || n == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p><h3 class="classheading"><a id="t4" name="t4"></a>T4</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="4">!= 11x1</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td class="droppedname" colspan="4">Rn</td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T4</h4><p class="asm-code"><a id="SUB_i_T4" name="SUB_i_T4"></a>SUB{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_2" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12></a>
        //
      
        (&lt;imm12> cannot be represented in T1, T2, or T3)
      </p><p class="asm-code"><a id="SUB_i_T4" name="SUB_i_T4"></a>SUBW{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} {<a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd></a>,} <a href="#rn_2" title="General-purpose source register (field &quot;Rn&quot;)">&lt;Rn></a>, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12></a>
        //
      
        (&lt;imm12> can be represented in T1, T2, or T3)
      </p></div><p class="pseudocode">if Rn == '1111' then SEE "ADR";
if Rn == '1101' then SEE "SUB (<a href="shared_pseudocode.html#impl-aarch32.SP.read.none" title="accessor: bits(32) SP">SP</a> minus immediate)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(i:imm3:imm8, 32);
if d == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p><h3 class="classheading"><a id="t5" name="t5"></a>T5</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4"><del>(1) (1) (1) (0)</del> <ins>Rn</ins></td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="8"><ins>imm8</ins><del>!= 00000000</del></td></tr><tr class="secondrow"><td colspan="12"></td><td class="droppedname" colspan="4"><del>Rn</del></td><td colspan="2"></td><td></td><td></td><td></td><td></td><td></td><td></td><td class="droppedname" colspan="8"><del>imm8</del></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T5<span class="bitdiff"><ins> (!(Rn == 1110 &amp;&amp; imm8 == 00000000))</ins></span></h4><p class="asm-code"><a id="SUBS_PC_T5_AS" name="SUBS_PC_T5_AS"></a>SUBS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} PC, LR, #<a href="#imm8_1" title="8-bit unsigned immediate [0-255] (field &quot;imm8&quot;)">&lt;imm8></a></p></div><p class="pseudocode">if Rn == '1110' &amp;&amp; <a href="shared_pseudocode.html#impl-shared.IsZero.1" title="function: boolean IsZero(bits(N) x)">IsZero</a>(imm8) then SEE "ERET";
d = 15;  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  setflags = TRUE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8, 32);
if n != 14 then UNPREDICTABLE;
if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-aarch32.LastInITBlock.0" title="function: boolean LastInITBlock()">LastInITBlock</a>() then UNPREDICTABLE;</p><p class="encoding-notes"><p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section">SUBS PC. LR and related instructions (A32)</a> and <a class="armarm-xref" title="Reference to Armv8 ARM section">SUBS PC, LR and related instructions (T32)</a>.</p></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rdn></td><td><a id="rdn" name="rdn"></a><p class="aml">Is the general-purpose source and destination register, encoded in the "Rdn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm8></td><td><a id="imm8" name="imm8"></a><p class="aml">For encoding T2: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field.</p></td></tr><tr><td></td><td><a id="imm8_1" name="imm8_1"></a><p class="aml">For encoding T5: is a 8-bit unsigned immediate, in the range 0 to 255, encoded in the "imm8" field. If &lt;Rn> is the LR, and zero is used, see <a class="armarm-xref" title="Reference to Armv8 ARM section">ERET</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rd></td><td><a id="rd_1" name="rd_1"></a><p class="aml">For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as &lt;Rn>. If the PC is used:</p><ul><li>For the SUB variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li><li>For the SUBS variant, the instruction performs an exception return, that restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode>. Arm deprecates use of this instruction unless &lt;Rn> is the LR.</li></ul></td></tr><tr><td></td><td><a id="rd" name="rd"></a><p class="aml">For encoding T1, T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the same as &lt;Rn>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rn></td><td><a id="rn_2" name="rn_2"></a><p class="aml">For encoding A1 and T4: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see <a class="armarm-xref" title="Reference to Armv8 ARM section">SUB (SP minus immediate)</a>. If the PC is used, see <a class="armarm-xref" title="Reference to Armv8 ARM section">ADR</a>.</p></td></tr><tr><td></td><td><a id="rn" name="rn"></a><p class="aml">For encoding T1: is the general-purpose source register, encoded in the "Rn" field.</p></td></tr><tr><td></td><td><a id="rn_1" name="rn_1"></a><p class="aml">For encoding T3: is the general-purpose source register, encoded in the "Rn" field. If the SP is used, see <a class="armarm-xref" title="Reference to Armv8 ARM section">SUB (SP minus immediate)</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm3></td><td><a id="imm3" name="imm3"></a><p class="aml">Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "imm3" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm12></td><td><a id="imm12" name="imm12"></a><p class="aml">Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;const></td><td><a id="const_1" name="const_1"></a><p class="aml">For encoding A1: an immediate value. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Modified immediate constants in A32 instructions</a> for the range of values.</p></td></tr><tr><td></td><td><a id="const" name="const"></a><p class="aml">For encoding T3: an immediate value. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Modified immediate constants in T32 instructions</a> for the range of values.</p></td></tr></table></div><p class="syntax-notes"><p class="aml">In the T32 instruction set, MOVS{&lt;c>}{&lt;q>} PC, LR is a pseudo-instruction for SUBS{&lt;c>}{&lt;q>} PC, LR, #0.</p></p><div class="ps" psname="execute"><a id="execute" name="execute"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    (result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n], NOT(imm32), '1');
    if d == 15 then
        if setflags then
            <a href="shared_pseudocode.html#impl-aarch32.ALUExceptionReturn.1" title="function: ALUExceptionReturn(bits(32) address)">ALUExceptionReturn</a>(result);
        else
            <a href="shared_pseudocode.html#impl-aarch32.ALUWritePC.1" title="function: ALUWritePC(bits(32) address)">ALUWritePC</a>(result);
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = result;
        if setflags then
            PSTATE.&lt;N,Z,C,V> = nzcv;</p></div><h3>Operational information</h3><p class="aml">If CPSR.DIT is 1 and this instruction does not use R15 as either its source or destination:</p><ul><li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li></ul><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v01_24</ins><del>v01_19</del>, pseudocode <ins>v2020-12</ins><del>v2020-09_xml</del>, sve <ins>v2020-12-3-g87778bb</ins><del>v2020-09_rc3</del>
      ; Build timestamp: <ins>2020-12-17T15</ins><del>2020-09-30T21</del>:<ins>20</ins><del>35</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>