Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 13:45:26 2024
| Host         : LAPTOP-NSS21NBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 825 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line157/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line157/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.758        0.000                      0                 2114        0.129        0.000                      0                 2114        4.500        0.000                       0                  1399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.758        0.000                      0                 2114        0.129        0.000                      0                 2114        4.500        0.000                       0                  1399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.879ns  (logic 1.200ns (15.230%)  route 6.679ns (84.770%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.632    11.725    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  game_over_win_menu/rectangle_border_x[7]_i_2__0/O
                         net (fo=12, routed)          0.636    12.485    game_over_win_menu/rectangle_border_x[7]_i_2__0_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I4_O)        0.124    12.609 r  game_over_win_menu/rectangle_border_b[7]_i_1/O
                         net (fo=1, routed)           0.521    13.129    game_over_win_menu/p_1_in[7]
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.440    14.781    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X52Y90         FDRE (Setup_fdre_C_D)       -0.045    14.887    game_over_win_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.200ns (15.648%)  route 6.469ns (84.352%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.627    12.444    game_over_win_menu/rectangle_border_y[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.568 r  game_over_win_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.351    12.919    game_over_win_menu/b0
    SLICE_X51Y90         FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.440    14.781    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  game_over_win_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.727    game_over_win_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.200ns (15.648%)  route 6.469ns (84.352%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.627    12.444    game_over_win_menu/rectangle_border_y[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.568 r  game_over_win_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.351    12.919    game_over_win_menu/b0
    SLICE_X51Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.440    14.781    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.727    game_over_win_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.200ns (15.652%)  route 6.467ns (84.348%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.627    12.444    game_over_win_menu/rectangle_border_y[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.568 r  game_over_win_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.349    12.917    game_over_win_menu/b0
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.440    14.781    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X52Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.763    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.917    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 1.200ns (15.652%)  route 6.467ns (84.348%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.627    12.444    game_over_win_menu/rectangle_border_y[7]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.568 r  game_over_win_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.349    12.917    game_over_win_menu/b0
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.440    14.781    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X52Y90         FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X52Y90         FDRE (Setup_fdre_C_CE)      -0.169    14.763    game_over_win_menu/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.917    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 1.324ns (16.883%)  route 6.518ns (83.117%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 r  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 r  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 f  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 f  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 f  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.466    12.283    game_over_win_menu/rectangle_border_y[7]
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.407 r  game_over_win_menu/rectangle_border_y[7]_i_2__0/O
                         net (fo=1, routed)           0.561    12.968    game_over_win_menu/rectangle_border_y[7]_i_2__0_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.092 r  game_over_win_menu/rectangle_border_y[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.092    game_over_win_menu/rectangle_border_y[7]_i_1__0_n_0
    SLICE_X48Y90         FDRE                                         r  game_over_win_menu/rectangle_border_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.439    14.780    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  game_over_win_menu/rectangle_border_y_reg[7]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X48Y90         FDRE (Setup_fdre_C_D)        0.031    14.962    game_over_win_menu/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/clicked_home_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 1.200ns (15.696%)  route 6.445ns (84.304%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 r  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 r  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 f  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 f  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.632    11.725    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.849 f  game_over_win_menu/rectangle_border_x[7]_i_2__0/O
                         net (fo=12, routed)          0.923    12.772    game_over_win_menu/rectangle_border_x[7]_i_2__0_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.124    12.896 r  game_over_win_menu/clicked_home_i_1/O
                         net (fo=1, routed)           0.000    12.896    game_over_win_menu/sel0[5]
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/clicked_home_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.436    14.777    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/clicked_home_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.077    15.005    game_over_win_menu/clicked_home_reg
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 1.226ns (15.981%)  route 6.445ns (84.018%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 r  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 r  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 f  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 f  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.632    11.725    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.849 f  game_over_win_menu/rectangle_border_x[7]_i_2__0/O
                         net (fo=12, routed)          0.923    12.772    game_over_win_menu/rectangle_border_x[7]_i_2__0_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I0_O)        0.150    12.922 r  game_over_win_menu/rectangle_border_x[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.922    game_over_win_menu/rectangle_border_x[5]_i_1__0_n_0
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/rectangle_border_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.436    14.777    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/rectangle_border_x_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.118    15.046    game_over_win_menu/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 1.200ns (15.729%)  route 6.429ns (84.271%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.601    11.694    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  game_over_win_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.938    12.756    game_over_win_menu/rectangle_border_y[7]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    12.880 r  game_over_win_menu/rectangle_border_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.880    game_over_win_menu/rectangle_border_y[5]_i_1__0_n_0
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/rectangle_border_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.436    14.777    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/rectangle_border_y_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.079    15.007    game_over_win_menu/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 nolabel_line88/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/clicked_settings_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 1.200ns (15.859%)  route 6.367ns (84.141%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.729     5.250    nolabel_line88/clk_IBUF_BUFG
    SLICE_X11Y130        FDRE                                         r  nolabel_line88/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDRE (Prop_fdre_C_Q)         0.456     5.706 f  nolabel_line88/ypos_reg[2]/Q
                         net (fo=27, routed)          2.671     8.377    nolabel_line88/is_mouse_return1__0[2]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.501 f  nolabel_line88/rectangle_border_x[7]_i_16/O
                         net (fo=2, routed)           0.861     9.362    nolabel_line88/rectangle_border_x[7]_i_16_n_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.486 f  nolabel_line88/rectangle_border_a[3]_i_4__0/O
                         net (fo=2, routed)           0.892    10.378    game_over_win_menu/ypos_reg[0]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.502 r  game_over_win_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.467    10.969    game_over_win_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.093 r  game_over_win_menu/rectangle_border_x[7]_i_5__0/O
                         net (fo=2, routed)           0.632    11.725    game_over_win_menu/rectangle_border_x[7]_i_5__0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  game_over_win_menu/rectangle_border_x[7]_i_2__0/O
                         net (fo=12, routed)          0.844    12.693    game_over_win_menu/rectangle_border_x[7]_i_2__0_n_0
    SLICE_X46Y90         LUT5 (Prop_lut5_I4_O)        0.124    12.817 r  game_over_win_menu/clicked_settings_i_1__0/O
                         net (fo=1, routed)           0.000    12.817    game_over_win_menu/sel0[6]
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/clicked_settings_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        1.436    14.777    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  game_over_win_menu/clicked_settings_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)        0.081    15.009    game_over_win_menu/clicked_settings_reg
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line88/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/reset_periodic_check_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.672     1.556    nolabel_line88/clk_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  nolabel_line88/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  nolabel_line88/FSM_onehot_state_reg[29]/Q
                         net (fo=10, routed)          0.077     1.774    nolabel_line88/FSM_onehot_state_reg_n_0_[29]
    SLICE_X6Y139         LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  nolabel_line88/reset_periodic_check_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.819    nolabel_line88/reset_periodic_check_cnt_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  nolabel_line88/reset_periodic_check_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.946     2.074    nolabel_line88/clk_IBUF_BUFG
    SLICE_X6Y139         FDRE                                         r  nolabel_line88/reset_periodic_check_cnt_reg/C
                         clock pessimism             -0.505     1.569    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.121     1.690    nolabel_line88/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 receive/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receive/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.564     1.447    receive/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  receive/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  receive/r_SM_Main_reg[1]/Q
                         net (fo=26, routed)          0.124     1.712    receive/r_SM_Main_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  receive/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    receive/r_Clock_Count[1]_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  receive/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.833     1.960    receive/clk_IBUF_BUFG
    SLICE_X30Y1          FDRE                                         r  receive/r_Clock_Count_reg[1]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.121     1.581    receive/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line88/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.672     1.556    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line88/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.133     1.830    nolabel_line88/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X2Y138         LUT4 (Prop_lut4_I1_O)        0.045     1.875 r  nolabel_line88/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.875    nolabel_line88/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.948     2.076    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.503     1.573    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121     1.694    nolabel_line88/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line88/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/haswheel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.109%)  route 0.134ns (41.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.670     1.554    nolabel_line88/clk_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  nolabel_line88/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  nolabel_line88/FSM_onehot_state_reg[0]/Q
                         net (fo=13, routed)          0.134     1.829    nolabel_line88/Inst_Ps2Interface/out[0]
    SLICE_X6Y136         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  nolabel_line88/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000     1.874    nolabel_line88/Inst_Ps2Interface_n_65
    SLICE_X6Y136         FDRE                                         r  nolabel_line88/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.943     2.071    nolabel_line88/clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  nolabel_line88/haswheel_reg/C
                         clock pessimism             -0.502     1.569    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.121     1.690    nolabel_line88/haswheel_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.070%)  route 0.140ns (42.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.673     1.557    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.140     1.838    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.948     2.076    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.503     1.573    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121     1.694    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line88/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.672     1.556    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line88/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.147     1.844    nolabel_line88/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X2Y137         LUT3 (Prop_lut3_I2_O)        0.048     1.892 r  nolabel_line88/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.892    nolabel_line88/Inst_Ps2Interface/p_1_in_0[9]
    SLICE_X2Y137         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.946     2.074    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.131     1.702    nolabel_line88/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.722%)  route 0.142ns (43.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.673     1.557    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.142     1.840    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.948     2.076    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.503     1.573    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120     1.693    nolabel_line88/Inst_Ps2Interface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line123/flexible_clock_module_25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/flexible_clock_module_25m/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.776%)  route 0.136ns (42.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.646     1.530    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  nolabel_line123/flexible_clock_module_25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  nolabel_line123/flexible_clock_module_25m/count_reg[1]/Q
                         net (fo=3, routed)           0.136     1.807    nolabel_line123/flexible_clock_module_25m/count_reg[1]
    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  nolabel_line123/flexible_clock_module_25m/my_clk_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line123/flexible_clock_module_25m/my_clk_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  nolabel_line123/flexible_clock_module_25m/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.920     2.048    nolabel_line123/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  nolabel_line123/flexible_clock_module_25m/my_clk_reg/C
                         clock pessimism             -0.482     1.566    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     1.657    nolabel_line123/flexible_clock_module_25m/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 transmit/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.564     1.447    transmit/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  transmit/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  transmit/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.096     1.707    transmit/r_Bit_Index_reg_n_0_[0]
    SLICE_X31Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  transmit/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    transmit/FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X31Y2          FDRE                                         r  transmit/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.833     1.960    transmit/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  transmit/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     1.552    transmit/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line88/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.672     1.556    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y137         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line88/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.133     1.830    nolabel_line88/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X2Y136         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1398, routed)        0.945     2.073    nolabel_line88/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  nolabel_line88/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.052     1.622    nolabel_line88/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y66   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y24   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y24   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   flexible_clock_module_1000/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   flexible_clock_module_1000/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   flexible_clock_module_1000/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y26   flexible_clock_module_1000/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y119  nolabel_line123/rectangle_border_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y119  nolabel_line123/rectangle_border_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line123/rectangle_border_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y120  nolabel_line123/rectangle_border_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y120  nolabel_line123/rectangle_border_x_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line123/rectangle_border_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y120  nolabel_line123/rectangle_border_y_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y120  nolabel_line123/rectangle_border_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game/unit4/new_number_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game/unit4/new_number_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   flexible_clock_module_1000/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   flexible_clock_module_1000/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   flexible_clock_module_1000/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   flexible_clock_module_1000/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   flexible_clock_module_1000/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   flexible_clock_module_1000/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   flexible_clock_module_1000/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   flexible_clock_module_1000/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   flexible_clock_module_25m/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   flexible_clock_module_25m/count_reg[13]/C



