16 <cache size in bytes>
2  <cache line/block size in bytes>
2  <Cache associativity>
4  <T>
#memory access requests     Transfer from High Priority to Low Priority as address not queried for T cycles.
1, R
1, R
3, R
4, R
6, R
2, R
7, R
5, R
5, R