/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/libstm32_metapac-6b53ad3ebd6b4194.rmeta: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../metadata_0154.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/sdmmc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/libstm32_metapac-6b53ad3ebd6b4194.rlib: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../metadata_0154.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/sdmmc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/repo/f401-usb-issue/firmware/target/debug/deps/stm32_metapac-6b53ad3ebd6b4194.d: /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/lib.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/common.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/metadata.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../metadata_0154.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adc_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adccommon_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/crc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dbgmcu_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dma_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/exti_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/flash_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/gpio_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/i2c_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/iwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/otg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/pwr_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rcc_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rtc_v2f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/sdmmc_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/spi_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/syscfg_f4.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/timer_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/uid_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/usart_v2.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/wwdg_v1.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_chips.rs /home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_peripheral_versions.rs

/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/lib.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/common.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/metadata.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/metadata.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../metadata_0154.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adc_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/adccommon_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/crc_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dbgmcu_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/dma_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/exti_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/flash_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/gpio_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/i2c_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/iwdg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/otg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/pwr_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rcc_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/rtc_v2f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/sdmmc_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/spi_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/syscfg_f4.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/timer_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/uid_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/usart_v2.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/chips/stm32f401rb/../../registers/wwdg_v1.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_chips.rs:
/home/elagil/.cargo/git/checkouts/stm32-data-generated-cb34dad5f3150296/3aa0a2a/stm32-metapac/src/all_peripheral_versions.rs:

# env-dep:STM32_METAPAC_METADATA_PATH=chips/stm32f401rb/metadata.rs
