<profile>

<section name = "Vitis HLS Report for 'lab5_z1'" level="0">
<item name = "Date">Wed Nov  8 00:37:10 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab5_z1</item>
<item name = "Solution">sol7_1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">20.00 ns, 12.697 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2050, 2050, 41.000 us, 41.000 us, 2051, 2051, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- foo_label0">2048, 2048, 2, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 189, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 26, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 53, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_22_16_1_1_U1">mux_22_16_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_43_16_1_1_U2">mux_43_16_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln10_fu_313_p2">+, 0, 0, 22, 15, 14</column>
<column name="add_ln11_1_fu_274_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln11_3_fu_343_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln11_4_fu_349_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln11_fu_268_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln6_fu_251_p2">+, 0, 0, 20, 13, 2</column>
<column name="add_ln8_fu_287_p2">+, 0, 0, 21, 14, 13</column>
<column name="d_out_d0">+, 0, 0, 16, 16, 16</column>
<column name="d_out_d1">+, 0, 0, 16, 16, 16</column>
<column name="ap_condition_143">and, 0, 0, 2, 1, 1</column>
<column name="or_ln6_fu_237_p2">or, 0, 0, 12, 12, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 13, 26</column>
<column name="i_fu_76">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_369">13, 0, 13, 0</column>
<column name="i_fu_76">13, 0, 13, 0</column>
<column name="zext_ln6_reg_378">13, 0, 64, 51</column>
<column name="zext_ln7_reg_403">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab5_z1, return value</column>
<column name="d_in_0_address0">out, 12, ap_memory, d_in_0, array</column>
<column name="d_in_0_ce0">out, 1, ap_memory, d_in_0, array</column>
<column name="d_in_0_q0">in, 16, ap_memory, d_in_0, array</column>
<column name="d_in_0_address1">out, 12, ap_memory, d_in_0, array</column>
<column name="d_in_0_ce1">out, 1, ap_memory, d_in_0, array</column>
<column name="d_in_0_q1">in, 16, ap_memory, d_in_0, array</column>
<column name="d_in_1_address0">out, 12, ap_memory, d_in_1, array</column>
<column name="d_in_1_ce0">out, 1, ap_memory, d_in_1, array</column>
<column name="d_in_1_q0">in, 16, ap_memory, d_in_1, array</column>
<column name="d_in_1_address1">out, 12, ap_memory, d_in_1, array</column>
<column name="d_in_1_ce1">out, 1, ap_memory, d_in_1, array</column>
<column name="d_in_1_q1">in, 16, ap_memory, d_in_1, array</column>
<column name="d_in_2_address0">out, 12, ap_memory, d_in_2, array</column>
<column name="d_in_2_ce0">out, 1, ap_memory, d_in_2, array</column>
<column name="d_in_2_q0">in, 16, ap_memory, d_in_2, array</column>
<column name="d_in_2_address1">out, 12, ap_memory, d_in_2, array</column>
<column name="d_in_2_ce1">out, 1, ap_memory, d_in_2, array</column>
<column name="d_in_2_q1">in, 16, ap_memory, d_in_2, array</column>
<column name="d_in_3_address0">out, 12, ap_memory, d_in_3, array</column>
<column name="d_in_3_ce0">out, 1, ap_memory, d_in_3, array</column>
<column name="d_in_3_q0">in, 16, ap_memory, d_in_3, array</column>
<column name="d_in_3_address1">out, 12, ap_memory, d_in_3, array</column>
<column name="d_in_3_ce1">out, 1, ap_memory, d_in_3, array</column>
<column name="d_in_3_q1">in, 16, ap_memory, d_in_3, array</column>
<column name="d_out_address0">out, 12, ap_memory, d_out, array</column>
<column name="d_out_ce0">out, 1, ap_memory, d_out, array</column>
<column name="d_out_we0">out, 1, ap_memory, d_out, array</column>
<column name="d_out_d0">out, 16, ap_memory, d_out, array</column>
<column name="d_out_address1">out, 12, ap_memory, d_out, array</column>
<column name="d_out_ce1">out, 1, ap_memory, d_out, array</column>
<column name="d_out_we1">out, 1, ap_memory, d_out, array</column>
<column name="d_out_d1">out, 16, ap_memory, d_out, array</column>
</table>
</item>
</section>
</profile>
