INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_TB
