;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @116
	SUB @121, 706
	SUB @121, 106
	MOV -1, <-20
	ADD 270, 0
	SUB @121, @116
	SPL 324, 140
	ADD 32, @14
	SUB @190, 106
	ADD @127, 106
	ADD @127, 106
	SUB #0, 0
	DAT <42, <2
	ADD #210, 9
	ADD -4, <-0
	MOV -1, <-20
	DAT <42, #2
	SUB @-907, @701
	SUB @-907, @701
	SPL 0, <-2
	SUB #0, 0
	SPL 0, #92
	ADD @127, 106
	ADD 32, @14
	ADD 32, @14
	MOV #-11, <-20
	ADD @127, 106
	DAT #0, <-2
	MOV -1, <-20
	JMZ <13, 0
	MOV #-11, <-20
	ADD 32, @14
	MOV #-11, <-20
	SUB 160, 90
	CMP 100, 90
	JMZ @42, <2
	ADD 32, @14
	SPL 306, #11
	MOV 14, 67
	SUB #410, 9
	DAT #130, #9
	SPL 300, 90
	JMZ 11, 60
	MOV -7, <-20
	JMZ 11, 60
