/*
 * Gamebuino META audio: samples played through the DAC (PA02).
 *
 * TC4 runs from generator 4, 48 MHz at either CPU clock (meta_clock.cpp),
 * and wraps at 48 MHz / 2177 (about 22049 Hz).  The ring is refilled once
 * per emulated frame.
 *
 * One ring (META_AUDIO_RING samples of 2 bytes, each a DAC value) feeds the
 * output path; META_AUDIO_DMA (gbl_profile.h) selects it at build time, 0
 * (the default) the interrupt, 1 the DMA — no run-time switching since
 * 0.10.29: the DMA path's restart logic and its history of descriptor
 * troubles (erratum 1.7.2) are not worth its 0.5 % of CPU.
 *
 * 1: each wrap triggers one DMAC beat (channel 0, meta_dma.h) that copies
 *    the next ring entry to the DAC, with no CPU work.  Each frame's samples
 *    are one block (two at the ring's wrap), queued; the channel's
 *    transfer-complete interrupt starts the next one, about once a frame: no
 *    linked descriptors (SAM D21 erratum 1.7.2, meta_dma.cpp).  When
 *    emulation falls behind, the queue runs dry and the DAC holds the last
 *    sample; the next frame sees the channel idle and restarts it after
 *    LATENCY samples.  The DMAC position is not readable reliably, so the
 *    samples played while the channel runs are derived from meta_micros()
 *    and only bound how much can be queued.
 *
 * 0: the TC4 interrupt writes the next ring entry to the DAC.  On underrun
 *    the last sample is held; on overrun the newest samples are dropped.
 *
 * The write cursor is shared: switching keeps what is queued, the other
 * path's position restarts from it (within a frame the sound continues).
 */
#include "meta_audio.h"
#include "meta_clock.h"
#include "meta_dma.h"
#include "meta_target.h"

#include "meta_hw.h"

#include <string.h>

extern "C" {
#include "gbl.h"
}

#define AUDIO_TOP 2177u
#define AUDIO_RATE (48000000u / AUDIO_TOP)
#define DAC_MID 512u
/* 8-bit sample (128 = silence) to DAC value around mid: volume 4 (the
 * default) is half scale, 8 the DAC's whole range, 0 silence. */
static uint8_t volume = 4;
#define DAC_VALUE(s) ((uint16_t)(DAC_MID + ((((int32_t)(s) - 128) * (int32_t)volume) >> 1)))

void meta_audio_set_volume(uint8_t v) { volume = v > 8 ? 8 : v; }
uint8_t meta_audio_volume(void) { return volume; }

static uint32_t frac;

static unsigned frame_samples(void) { return meta_audio_frame_samples(AUDIO_RATE, &frac); }

/* Still advance the sound generator when there is no room (output stalled)
 * so length counters and envelopes keep time. */
static void drop_samples(unsigned n) {
    uint8_t scratch[64];
    while (n) {
        unsigned k = n > sizeof(scratch) ? sizeof(scratch) : n;
        gbl_apu_render(scratch, k);
        n -= k;
    }
}

/* PA02 to the DAC (function B), referenced to AVCC with its output on the
 * pin as the Arduino core set it, holding mid-scale.  CTRLB can only be
 * written while the DAC is off (the loader may have left it on). */
static void dac_start(void) {
    PORT->Group[0].PMUX[1].bit.PMUXE = PORT_PMUX_PMUXE_B_Val;
    PORT->Group[0].PINCFG[2].reg |= PORT_PINCFG_PMUXEN;
    DAC->CTRLA.bit.ENABLE = 0;
    while (DAC->STATUS.bit.SYNCBUSY) {}
    DAC->CTRLB.reg = DAC_CTRLB_REFSEL_AVCC | DAC_CTRLB_EOEN;
    DAC->DATA.reg = DAC_MID;
    while (DAC->STATUS.bit.SYNCBUSY) {}
    DAC->CTRLA.bit.ENABLE = 1;
    while (DAC->STATUS.bit.SYNCBUSY) {}
}

static void timer_start(bool irq) {
    GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK4 | GCLK_CLKCTRL_ID_TC4_TC5;
    while (GCLK->STATUS.bit.SYNCBUSY) {}
    TC4->COUNT16.CTRLA.reg &= (uint16_t)~TC_CTRLA_ENABLE;
    while (TC4->COUNT16.STATUS.bit.SYNCBUSY) {}
    TC4->COUNT16.CTRLA.reg = TC_CTRLA_MODE_COUNT16 | TC_CTRLA_WAVEGEN_MFRQ | TC_CTRLA_PRESCALER_DIV1;
    while (TC4->COUNT16.STATUS.bit.SYNCBUSY) {}
    TC4->COUNT16.CC[0].reg = AUDIO_TOP - 1;
    while (TC4->COUNT16.STATUS.bit.SYNCBUSY) {}
    if (irq) {
        TC4->COUNT16.INTENSET.reg = TC_INTENSET_MC0;
        NVIC_SetPriority(TC4_IRQn, 0);
        NVIC_EnableIRQ(TC4_IRQn);
    }
    TC4->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    while (TC4->COUNT16.STATUS.bit.SYNCBUSY) {}
}

static void timer_stop(void) {
    TC4->COUNT16.CTRLA.reg &= (uint16_t)~TC_CTRLA_ENABLE;
    while (TC4->COUNT16.STATUS.bit.SYNCBUSY) {}
}

/* Samples in the ring (META_AUDIO_RING, 2 bytes each): 512 (1 KiB, about
 * 1.4 frames), lowered to leave the RAM to the card cache.  With DMA the
 * latency after a restart and the shortest chunk queued are a third of it
 * each. */
#ifndef META_AUDIO_RING
#define META_AUDIO_RING 512u
#endif
#define RING ((unsigned)(META_AUDIO_RING))
#if META_AUDIO_RING < 512
#error "META_AUDIO_RING: at least 512 samples (one emulated frame does not fit)"
#endif
#define LATENCY ((RING / 3u) & ~1u) /* samples queued before the first one after a restart */
#define GUARD 8u     /* margin around the estimated DMA position */
#define MIN_CHUNK ((RING / 3u) & ~1u) /* fewer samples than this are dropped, not queued */
#define QUEUE 8u /* blocks waiting: at most three chunks of MIN_CHUNK are
                  * queued, two blocks each (the ring's wrap) */
#ifndef META_AUDIO_DMA
#define META_AUDIO_DMA 0
#endif

static uint16_t ring[RING] __attribute__((aligned(4)));
/* The path, chosen at build time: the branches on it fold away. */
#define audio_dma_mode META_AUDIO_DMA

/* Write cursor, shared by the paths: head = written % RING, kept without
 * dividing.  DMA accounting: written/played, counted from the start. */
static uint32_t written, played;
static unsigned head;
static uint32_t last_us, cycles;
/* Interrupt path: what TC4 has played. */
static volatile uint16_t ring_tail;

/* Blocks of the ring still to play, after the one the channel plays: the
 * transfer-complete interrupt starts the next (a software link, no linked
 * descriptor: meta_dma.cpp, erratum 1.7.2).  busy: the channel has a
 * block; between two blocks it holds one sample at most. */
static struct { uint16_t start, count; } queue[QUEUE];
static volatile uint8_t q_head, q_tail, busy;

/* The interrupt path: the next ring entry to the DAC (a DAC value already,
 * the conversion happened at fill time).  On underrun the last one holds. */
extern "C" void TC4_Handler(void) {
    TC4->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
    uint16_t t = ring_tail;
    if (t != head) {
        DAC->DATA.reg = ring[t];
        ring_tail = (uint16_t)(t + 1u == RING ? 0u : t + 1u);
    }
}

/* With interrupts off, or from DMAC_Handler (which restores CHID).
 * VALID is written last. */
static void block_start(unsigned start, unsigned count) {
    meta_dma_descriptor *d = &meta_dma_desc[META_DMA_AUDIO];
    d->btcnt = (uint16_t)count;
    d->srcaddr = (uint32_t)&ring[start] + 2u * count;
    d->dstaddr = (uint32_t)&DAC->DATA.reg;
    d->descaddr = 0;
    *(volatile uint16_t *)&d->btctrl = DMAC_BTCTRL_VALID | DMAC_BTCTRL_BEATSIZE_HWORD | DMAC_BTCTRL_SRCINC;
    DMAC->CHID.reg = DMAC_CHID_ID(META_DMA_AUDIO);
    DMAC->CHCTRLA.reg = DMAC_CHCTRLA_ENABLE;
    busy = 1;
}

extern "C" void meta_dma_audio_irq(void) {
    DMAC->CHID.reg = DMAC_CHID_ID(META_DMA_AUDIO);
    DMAC->CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL | DMAC_CHINTFLAG_TERR | DMAC_CHINTFLAG_SUSP;
    unsigned h = q_head;
    if (h == q_tail) {
        busy = 0; /* ran dry: the DAC holds the last sample */
        return;
    }
    q_head = (uint8_t)((h + 1u) % QUEUE);
    block_start(queue[h].start, queue[h].count);
}

#if META_AUDIO_DMA
/* The channel off and nothing queued; trigger and interrupt set up again. */
static void channel_reset(void) {
    __disable_irq();
    DMAC->CHID.reg = DMAC_CHID_ID(META_DMA_AUDIO);
    DMAC->CHCTRLA.reg = 0;
    while (DMAC->CHCTRLA.reg & DMAC_CHCTRLA_ENABLE) {}
    DMAC->CHCTRLA.reg = DMAC_CHCTRLA_SWRST;
    while (DMAC->CHCTRLA.reg & DMAC_CHCTRLA_SWRST) {}
    DMAC->CHCTRLB.reg = DMAC_CHCTRLB_LVL(1) | DMAC_CHCTRLB_TRIGSRC(TC4_DMAC_ID_OVF) |
                        DMAC_CHCTRLB_TRIGACT_BEAT;
    DMAC->CHINTENSET.reg = DMAC_CHINTENSET_TCMPL | DMAC_CHINTENSET_TERR;
    q_head = q_tail = 0;
    busy = 0;
    __enable_irq();
}

/* ring[start .. start + count) after what is queued (interrupts off). */
static void enqueue(unsigned start, unsigned count) {
    if (!busy) {
        block_start(start, count);
        return;
    }
    unsigned t = q_tail, next = (t + 1u) % QUEUE;
    if (next == q_head) return; /* full: cannot happen with the room check */
    queue[t].start = (uint16_t)start;
    queue[t].count = (uint16_t)count;
    q_tail = (uint8_t)next;
}

#endif /* META_AUDIO_DMA */

/* The interrupt path off (channel_reset's sibling); the timer keeps running. */
static void irq_output_off(void) {
    NVIC_DisableIRQ(TC4_IRQn);
    TC4->COUNT16.INTENCLR.reg = TC_INTENCLR_MC0;
}

/* The interrupt path on, from the write cursor (the DAC holds what is there). */
static void irq_output_on(void) {
    ring_tail = (uint16_t)head;
    TC4->COUNT16.INTENSET.reg = TC_INTENSET_MC0;
    NVIC_SetPriority(TC4_IRQn, 0);
    NVIC_EnableIRQ(TC4_IRQn);
}

void meta_audio_init(void) {
    dac_start();
    for (unsigned i = 0; i < RING; i++) ring[i] = DAC_MID;
    gbl_apu_set_rate(AUDIO_RATE);
    written = played = 0;
    head = 0;
    ring_tail = 0;
#if META_AUDIO_DMA
    meta_dma_init();
    channel_reset();
    NVIC_EnableIRQ(DMAC_IRQn);
#else
    irq_output_on();
#endif
    timer_start(false); /* both paths run from TC4's wrap */
    last_us = meta_micros();
}

void meta_audio_frame(void) {
    unsigned n = frame_samples();
    uint32_t now = meta_micros(), dt = now - last_us;
    last_us = now;
    unsigned prefix = 0;
#if META_AUDIO_DMA
    if (audio_dma_mode) {
        if (!busy) {
            /* Not started, or everything queued was played (the DAC holds the
             * last sample): restart after LATENCY samples of it. */
            played = written;
            cycles = 0;
            prefix = LATENCY;
        } else {
            /* Samples taken since the last call (TC4 counts 48 MHz). */
            if (dt > 1000000u) dt = 1000000u;
            cycles += dt * 48u;
            played += cycles / AUDIO_TOP;
            cycles %= AUDIO_TOP;
            if ((int32_t)(written - played) < 0) played = written;
        }
        unsigned queued = written - played;
        unsigned room = queued < RING - GUARD ? RING - GUARD - queued : 0;
        if (room < prefix + MIN_CHUNK) { /* nearly full: catching up */
            drop_samples(n);
            return;
        }
        if (n > room - prefix) {
            drop_samples(n - (room - prefix));
            n = room - prefix;
        }
#else
    {
        uint16_t tail = ring_tail;
        unsigned used = head >= tail ? head - tail : head + RING - tail;
        unsigned room = RING - 1u - used;
        if (n > room) {
            drop_samples(n - room);
            n = room;
        }
    }
#endif
    unsigned total = prefix + n;

    unsigned start = head;
    uint16_t last = ring[head ? head - 1u : RING - 1u];
    for (unsigned i = 0; i < prefix; i++) {
        ring[head] = last;
        if (++head == RING) head = 0;
    }
    uint8_t buf[64];
    while (n) {
        unsigned k = n > sizeof(buf) ? sizeof(buf) : n;
        gbl_apu_render(buf, k);
        n -= k;
        for (unsigned i = 0; i < k; i++) {
            ring[head] = DAC_VALUE(buf[i]);
            if (++head == RING) head = 0;
        }
    }
    written += total;

#if META_AUDIO_DMA
    /* One block, two at the ring's wrap. */
    unsigned part = RING - start;
    __disable_irq();
    if (total > part) {
        enqueue(start, part);
        enqueue(0, total - part);
    } else {
        enqueue(start, total);
    }
    __enable_irq();
#endif
}

void meta_audio_idle(void) {}

void meta_audio_stop(void) {
#if META_AUDIO_DMA
    channel_reset();
#else
    irq_output_off();
#endif
    timer_stop();
    DAC->DATA.reg = DAC_MID; /* mid-scale: no click */
}

void meta_audio_pause(int on) {
    static bool paused;
    if (on == paused) return;
    paused = on;
    if (on) {
        meta_audio_stop(); /* the next frame restarts the path */
        return;
    }
    timer_start(false);
#if !META_AUDIO_DMA
    irq_output_on(); /* INTENSET and NVIC back on */
#endif
}
