<stg><name>ip22zilog_convert_to_zs</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %up_curregs_addr = getelementptr [100 x i32]* %up_curregs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="up_curregs_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge:10  store volatile i32 0, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:11  store volatile i32 0, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:34  %up_curregs_addr_3 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="up_curregs_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:35  %up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:12  %up_curregs_load = load volatile i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:35  %up_curregs_load_6 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_6"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36  %tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %up_curregs_load_6, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge:37  %trunc_ln103 = trunc i32 %up_curregs_load_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="2" op_3_bw="2">
<![CDATA[
._crit_edge:38  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i2.i2(i28 %tmp, i2 0, i2 %trunc_ln103)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:39  store volatile i32 %and_ln, i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:12  %up_curregs_load = load volatile i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:13  store volatile i32 %up_curregs_load, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:40  %up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:14  %up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_1"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:40  %up_curregs_load_7 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_7"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:41  store volatile i32 %up_curregs_load_7, i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:14  %up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_1"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:23  %up_curregs_addr_1 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="up_curregs_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:24  %up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_2"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:26  %up_curregs_addr_2 = getelementptr [100 x i32]* %up_curregs, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="up_curregs_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:27  %up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:15  store volatile i32 %up_curregs_load_1, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:24  %up_curregs_load_2 = load volatile i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_2"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:27  %up_curregs_load_3 = load volatile i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_3"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:42  %up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:25  store volatile i32 %up_curregs_load_2, i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:28  store volatile i32 %up_curregs_load_3, i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:42  %up_curregs_load_8 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %brg_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %brg)

]]></Node>
<StgValue><ssdm name="brg_read"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:16  %trunc_ln73 = trunc i32 %brg_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:17  %zext_ln73 = zext i8 %trunc_ln73 to i32

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:18  store volatile i32 %zext_ln73, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:19  %trunc_ln74_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %brg_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:43  store volatile i32 %up_curregs_load_8, i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="49" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:29  %up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_4"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:31  %up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:20  %zext_ln74 = zext i8 %trunc_ln74_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:21  store volatile i32 %zext_ln74, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:29  %up_curregs_load_4 = load volatile i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_4"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:31  %up_curregs_load_5 = load volatile i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_5"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:44  %up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="56" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:30  store volatile i32 %up_curregs_load_4, i32* %up_curregs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:32  store volatile i32 %up_curregs_load_5, i32* %up_curregs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:44  %up_curregs_load_9 = load volatile i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="up_curregs_load_9"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:47  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %up_curregs), !map !215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_parity_mask), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_read_status_mask), !map !225

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_ignore_status_mask), !map !229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cflag), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iflag), !map !239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %brg), !map !243

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @ip22zilog_convert_to) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:22  store volatile i32 0, i32* %up_curregs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:33  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_parity_mask, i32 255)

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
._crit_edge:45  store volatile i32 %up_curregs_load_9, i32* %up_curregs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:46  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_read_status_mask, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln117"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:48  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 255)

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
._crit_edge:49  ret void

]]></Node>
<StgValue><ssdm name="ret_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="up_curregs" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="up_curregs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="up_parity_mask" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="up_parity_mask"/></StgValue>
</port>
<port id="88" name="up_port_read_status_mask" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="up_port_read_status_mask"/></StgValue>
</port>
<port id="89" name="up_port_ignore_status_mask" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="up_port_ignore_status_mask"/></StgValue>
</port>
<port id="90" name="cflag" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cflag"/></StgValue>
</port>
<port id="91" name="iflag" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="iflag"/></StgValue>
</port>
<port id="92" name="brg" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="brg"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="93" from="up_curregs" to="up_curregs_addr" fromId="86" toId="14">
</dataflow>
<dataflow id="95" from="StgValue_94" to="up_curregs_addr" fromId="94" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_94" to="up_curregs_addr" fromId="94" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln67" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="up_curregs_addr" to="store_ln67" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_97" to="store_ln68" fromId="97" toId="16">
</dataflow>
<dataflow id="101" from="up_curregs_addr" to="store_ln68" fromId="14" toId="16">
</dataflow>
<dataflow id="102" from="up_curregs" to="up_curregs_addr_3" fromId="86" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_94" to="up_curregs_addr_3" fromId="94" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_104" to="up_curregs_addr_3" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="up_curregs_addr_3" to="up_curregs_load_6" fromId="17" toId="18">
</dataflow>
<dataflow id="107" from="up_curregs_addr" to="up_curregs_load" fromId="14" toId="19">
</dataflow>
<dataflow id="108" from="up_curregs_addr_3" to="up_curregs_load_6" fromId="17" toId="20">
</dataflow>
<dataflow id="110" from="_ssdm_op_PartSelect.i28.i32.i32.i32" to="tmp" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="up_curregs_load_6" to="tmp" fromId="20" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="tmp" fromId="112" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="up_curregs_load_6" to="trunc_ln103" fromId="20" toId="22">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i32.i28.i2.i2" to="and_ln" fromId="117" toId="23">
</dataflow>
<dataflow id="119" from="tmp" to="and_ln" fromId="21" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_120" to="and_ln" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="trunc_ln103" to="and_ln" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="and_ln" to="store_ln103" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="up_curregs_addr_3" to="store_ln103" fromId="17" toId="24">
</dataflow>
<dataflow id="125" from="up_curregs_addr" to="up_curregs_load" fromId="14" toId="25">
</dataflow>
<dataflow id="126" from="up_curregs_load" to="store_ln71" fromId="25" toId="26">
</dataflow>
<dataflow id="127" from="up_curregs_addr" to="store_ln71" fromId="14" toId="26">
</dataflow>
<dataflow id="128" from="up_curregs_addr_3" to="up_curregs_load_7" fromId="17" toId="27">
</dataflow>
<dataflow id="129" from="up_curregs_addr" to="up_curregs_load_1" fromId="14" toId="28">
</dataflow>
<dataflow id="130" from="up_curregs_addr_3" to="up_curregs_load_7" fromId="17" toId="29">
</dataflow>
<dataflow id="131" from="up_curregs_load_7" to="store_ln107" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="up_curregs_addr_3" to="store_ln107" fromId="17" toId="30">
</dataflow>
<dataflow id="133" from="up_curregs_addr" to="up_curregs_load_1" fromId="14" toId="31">
</dataflow>
<dataflow id="134" from="up_curregs" to="up_curregs_addr_1" fromId="86" toId="32">
</dataflow>
<dataflow id="135" from="StgValue_94" to="up_curregs_addr_1" fromId="94" toId="32">
</dataflow>
<dataflow id="137" from="StgValue_136" to="up_curregs_addr_1" fromId="136" toId="32">
</dataflow>
<dataflow id="138" from="up_curregs_addr_1" to="up_curregs_load_2" fromId="32" toId="33">
</dataflow>
<dataflow id="139" from="up_curregs" to="up_curregs_addr_2" fromId="86" toId="34">
</dataflow>
<dataflow id="140" from="StgValue_94" to="up_curregs_addr_2" fromId="94" toId="34">
</dataflow>
<dataflow id="142" from="StgValue_141" to="up_curregs_addr_2" fromId="141" toId="34">
</dataflow>
<dataflow id="143" from="up_curregs_addr_2" to="up_curregs_load_3" fromId="34" toId="35">
</dataflow>
<dataflow id="144" from="up_curregs_load_1" to="store_ln72" fromId="31" toId="36">
</dataflow>
<dataflow id="145" from="up_curregs_addr" to="store_ln72" fromId="14" toId="36">
</dataflow>
<dataflow id="146" from="up_curregs_addr_1" to="up_curregs_load_2" fromId="32" toId="37">
</dataflow>
<dataflow id="147" from="up_curregs_addr_2" to="up_curregs_load_3" fromId="34" toId="38">
</dataflow>
<dataflow id="148" from="up_curregs_addr_3" to="up_curregs_load_8" fromId="17" toId="39">
</dataflow>
<dataflow id="149" from="up_curregs_load_2" to="store_ln78" fromId="37" toId="40">
</dataflow>
<dataflow id="150" from="up_curregs_addr_1" to="store_ln78" fromId="32" toId="40">
</dataflow>
<dataflow id="151" from="up_curregs_load_3" to="store_ln79" fromId="38" toId="41">
</dataflow>
<dataflow id="152" from="up_curregs_addr_2" to="store_ln79" fromId="34" toId="41">
</dataflow>
<dataflow id="153" from="up_curregs_addr_3" to="up_curregs_load_8" fromId="17" toId="42">
</dataflow>
<dataflow id="155" from="_ssdm_op_Read.ap_auto.i32" to="brg_read" fromId="154" toId="43">
</dataflow>
<dataflow id="156" from="brg" to="brg_read" fromId="92" toId="43">
</dataflow>
<dataflow id="157" from="brg_read" to="trunc_ln73" fromId="43" toId="44">
</dataflow>
<dataflow id="158" from="trunc_ln73" to="zext_ln73" fromId="44" toId="45">
</dataflow>
<dataflow id="159" from="zext_ln73" to="store_ln73" fromId="45" toId="46">
</dataflow>
<dataflow id="160" from="up_curregs_addr" to="store_ln73" fromId="14" toId="46">
</dataflow>
<dataflow id="162" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln74_1" fromId="161" toId="47">
</dataflow>
<dataflow id="163" from="brg_read" to="trunc_ln74_1" fromId="43" toId="47">
</dataflow>
<dataflow id="165" from="StgValue_164" to="trunc_ln74_1" fromId="164" toId="47">
</dataflow>
<dataflow id="167" from="StgValue_166" to="trunc_ln74_1" fromId="166" toId="47">
</dataflow>
<dataflow id="168" from="up_curregs_load_8" to="store_ln111" fromId="42" toId="48">
</dataflow>
<dataflow id="169" from="up_curregs_addr_3" to="store_ln111" fromId="17" toId="48">
</dataflow>
<dataflow id="170" from="up_curregs_addr_1" to="up_curregs_load_4" fromId="32" toId="49">
</dataflow>
<dataflow id="171" from="up_curregs_addr_2" to="up_curregs_load_5" fromId="34" toId="50">
</dataflow>
<dataflow id="172" from="trunc_ln74_1" to="zext_ln74" fromId="47" toId="51">
</dataflow>
<dataflow id="173" from="zext_ln74" to="store_ln74" fromId="51" toId="52">
</dataflow>
<dataflow id="174" from="up_curregs_addr" to="store_ln74" fromId="14" toId="52">
</dataflow>
<dataflow id="175" from="up_curregs_addr_1" to="up_curregs_load_4" fromId="32" toId="53">
</dataflow>
<dataflow id="176" from="up_curregs_addr_2" to="up_curregs_load_5" fromId="34" toId="54">
</dataflow>
<dataflow id="177" from="up_curregs_addr_3" to="up_curregs_load_9" fromId="17" toId="55">
</dataflow>
<dataflow id="178" from="up_curregs_load_4" to="store_ln98" fromId="53" toId="56">
</dataflow>
<dataflow id="179" from="up_curregs_addr_1" to="store_ln98" fromId="32" toId="56">
</dataflow>
<dataflow id="180" from="up_curregs_load_5" to="store_ln99" fromId="54" toId="57">
</dataflow>
<dataflow id="181" from="up_curregs_addr_2" to="store_ln99" fromId="34" toId="57">
</dataflow>
<dataflow id="182" from="up_curregs_addr_3" to="up_curregs_load_9" fromId="17" toId="58">
</dataflow>
<dataflow id="184" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln123" fromId="183" toId="59">
</dataflow>
<dataflow id="185" from="up_port_ignore_status_mask" to="write_ln123" fromId="89" toId="59">
</dataflow>
<dataflow id="186" from="StgValue_97" to="write_ln123" fromId="97" toId="59">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="60">
</dataflow>
<dataflow id="189" from="up_curregs" to="specbitsmap_ln0" fromId="86" toId="60">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="61">
</dataflow>
<dataflow id="191" from="up_parity_mask" to="specbitsmap_ln0" fromId="87" toId="61">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="62">
</dataflow>
<dataflow id="193" from="up_port_read_status_mask" to="specbitsmap_ln0" fromId="88" toId="62">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="63">
</dataflow>
<dataflow id="195" from="up_port_ignore_status_mask" to="specbitsmap_ln0" fromId="89" toId="63">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="64">
</dataflow>
<dataflow id="197" from="cflag" to="specbitsmap_ln0" fromId="90" toId="64">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="65">
</dataflow>
<dataflow id="199" from="iflag" to="specbitsmap_ln0" fromId="91" toId="65">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="187" toId="66">
</dataflow>
<dataflow id="201" from="brg" to="specbitsmap_ln0" fromId="92" toId="66">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="202" toId="67">
</dataflow>
<dataflow id="205" from="ip22zilog_convert_to" to="spectopmodule_ln0" fromId="204" toId="67">
</dataflow>
<dataflow id="206" from="StgValue_97" to="store_ln75" fromId="97" toId="68">
</dataflow>
<dataflow id="207" from="up_curregs_addr" to="store_ln75" fromId="14" toId="68">
</dataflow>
<dataflow id="208" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln100" fromId="183" toId="69">
</dataflow>
<dataflow id="209" from="up_parity_mask" to="write_ln100" fromId="87" toId="69">
</dataflow>
<dataflow id="211" from="StgValue_210" to="write_ln100" fromId="210" toId="69">
</dataflow>
<dataflow id="212" from="up_curregs_load_9" to="store_ln113" fromId="58" toId="70">
</dataflow>
<dataflow id="213" from="up_curregs_addr_3" to="store_ln113" fromId="17" toId="70">
</dataflow>
<dataflow id="214" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln117" fromId="183" toId="71">
</dataflow>
<dataflow id="215" from="up_port_read_status_mask" to="write_ln117" fromId="88" toId="71">
</dataflow>
<dataflow id="216" from="StgValue_97" to="write_ln117" fromId="97" toId="71">
</dataflow>
<dataflow id="217" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="write_ln133" fromId="183" toId="72">
</dataflow>
<dataflow id="218" from="up_port_ignore_status_mask" to="write_ln133" fromId="89" toId="72">
</dataflow>
<dataflow id="219" from="StgValue_210" to="write_ln133" fromId="210" toId="72">
</dataflow>
</dataflows>


</stg>
