; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --debug -c --asm --interleave -o.\rvmdk\cpu_c.o --asm_dir=.\rvmdk\ --list_dir=.\rvmdk\ --depend=.\rvmdk\cpu_c.d --cpu=Cortex-M3 --apcs=interwork -O1 -Otime --diag_suppress=9931 -I. -I..\BSP -I..\..\..\..\..\uCOS-II\Ports\arm-cortex-m3\Generic\RealView -I..\..\..\..\..\uCOS-II\Source -I..\..\..\..\..\CPU\ST\STM32\inc -I..\..\..\..\..\uC-CPU -I..\..\..\..\..\uC-CPU\Arm-Cortex-M3\RealView -I..\..\..\..\..\uC-LIB -I..\..\..\..\..\uC-Probe\Target\Plugins\uCOS-II -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\Source -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\RS-232\Ports\ST\STM32 -I..\..\..\..\..\uC-Probe\Target\Communication\Generic\RS-232\Source -I.\RTE\_Flash -I"C:\Program Files\0Software\Keil_v5\Arm\Packs\Keil\STM32F1xx_DFP\2.3.0\Device\Include" -I"C:\Program Files\0Software\Keil_v5\ARM\CMSIS\Include" -I"C:\Program Files\0Software\Keil_v5\Arm\Packs\Keil\STM32F1xx_DFP\2.3.0" -D__MICROLIB -D__UVISION_VERSION=528 -DSTM32F10X_MD --omf_browse=.\rvmdk\cpu_c.crf ..\..\..\..\..\uC-CPU\ARM-Cortex-M3\RealView\cpu_c.c]
                          THUMB

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  CPU_BitBandClr PROC
;;;129    
;;;130    void  CPU_BitBandClr (CPU_ADDR    addr,
000000  f1a05200          SUB      r2,r0,#0x20000000
;;;131                          CPU_INT08U  bit_nbr)
;;;132    {
;;;133        CPU_ADDR  bit_word_off;
;;;134        CPU_ADDR  bit_word_addr;
;;;135    
;;;136    
;;;137        if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
000004  2300              MOVS     r3,#0
000006  f5b21f80          CMP      r2,#0x100000
00000a  d206              BCS      |L1.26|
;;;138            (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
;;;139            bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO) * 32) + (bit_nbr * 4);
00000c  0150              LSLS     r0,r2,#5
00000e  eb000081          ADD      r0,r0,r1,LSL #2
;;;140            bit_word_addr = CPU_BIT_BAND_SRAM_BASE + bit_word_off;
000012  f1005008          ADD      r0,r0,#0x22000000
;;;141    
;;;142           *(volatile CPU_INT32U *)(bit_word_addr) = 0;
000016  6003              STR      r3,[r0,#0]
                  |L1.24|
;;;143    
;;;144        } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
;;;145                   (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
;;;146            bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
;;;147            bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
;;;148    
;;;149           *(volatile CPU_INT32U *)(bit_word_addr) = 0;
;;;150        }
;;;151    }
000018  4770              BX       lr
                  |L1.26|
00001a  f1a04080          SUB      r0,r0,#0x40000000     ;144
00001e  f5b01f80          CMP      r0,#0x100000          ;144
000022  d2f9              BCS      |L1.24|
000024  0140              LSLS     r0,r0,#5              ;146
000026  eb000081          ADD      r0,r0,r1,LSL #2       ;146
00002a  f1004084          ADD      r0,r0,#0x42000000     ;147
00002e  6003              STR      r3,[r0,#0]            ;149
000030  4770              BX       lr
;;;152    
                          ENDP

                  CPU_BitBandSet PROC
;;;171    
;;;172    void  CPU_BitBandSet (CPU_ADDR    addr,
000032  f1a05200          SUB      r2,r0,#0x20000000
;;;173                          CPU_INT08U  bit_nbr)
;;;174    {
;;;175        CPU_ADDR  bit_word_off;
;;;176        CPU_ADDR  bit_word_addr;
;;;177    
;;;178    
;;;179        if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
;;;180            (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
;;;181            bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO) * 32) + (bit_nbr * 4);
;;;182            bit_word_addr = CPU_BIT_BAND_SRAM_BASE + bit_word_off;
;;;183    
;;;184           *(volatile CPU_INT32U *)(bit_word_addr) = 1;
000036  2301              MOVS     r3,#1
000038  f5b21f80          CMP      r2,#0x100000          ;179
00003c  d206              BCS      |L1.76|
00003e  0150              LSLS     r0,r2,#5              ;181
000040  eb000081          ADD      r0,r0,r1,LSL #2       ;181
000044  f1005008          ADD      r0,r0,#0x22000000     ;182
000048  6003              STR      r3,[r0,#0]
                  |L1.74|
;;;185    
;;;186        } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
;;;187                   (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
;;;188            bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
;;;189            bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
;;;190    
;;;191           *(volatile CPU_INT32U *)(bit_word_addr) = 1;
;;;192        }
;;;193    }
00004a  4770              BX       lr
                  |L1.76|
00004c  f1a04080          SUB      r0,r0,#0x40000000     ;186
000050  f5b01f80          CMP      r0,#0x100000          ;186
000054  d2f9              BCS      |L1.74|
000056  0140              LSLS     r0,r0,#5              ;188
000058  eb000081          ADD      r0,r0,r1,LSL #2       ;188
00005c  f1004084          ADD      r0,r0,#0x42000000     ;189
000060  6003              STR      r3,[r0,#0]            ;191
000062  4770              BX       lr
;;;194    
                          ENDP

                  CPU_IntSrcDis PROC
;;;244    
;;;245    void  CPU_IntSrcDis (CPU_INT08U  pos)
000064  b570              PUSH     {r4-r6,lr}
;;;246    {
;;;247    #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
;;;248        CPU_SR      cpu_sr;
;;;249    #endif
;;;250        CPU_INT08U  group;
;;;251        CPU_INT08U  pos_max;
;;;252        CPU_INT08U  nbr;
;;;253    
;;;254    
;;;255        switch (pos) {
000066  2810              CMP      r0,#0x10
000068  d236              BCS      |L1.216|
00006a  e8dff000          TBB      [pc,r0]
00006e  5757              DCB      0x57,0x57
000070  57570813          DCB      0x57,0x57,0x08,0x13
000074  1e575757          DCB      0x1e,0x57,0x57,0x57
000078  57575757          DCB      0x57,0x57,0x57,0x57
00007c  5729              DCB      0x57,0x29
;;;256            case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
;;;257            case CPU_INT_RSVD_07:
;;;258            case CPU_INT_RSVD_08:
;;;259            case CPU_INT_RSVD_09:
;;;260            case CPU_INT_RSVD_10:
;;;261            case CPU_INT_RSVD_13:
;;;262                 break;
;;;263    
;;;264    
;;;265                                                                    /* ----------------- SYSTEM EXCEPTIONS ---------------- */
;;;266            case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
;;;267            case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
;;;268            case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
;;;269            case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
;;;270            case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
;;;271            case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
;;;272                 break;
;;;273    
;;;274            case CPU_INT_MEM:                                       /* Memory management.                                   */
;;;275                 CPU_CRITICAL_ENTER();
00007e  f7fffffe          BL       CPU_SR_Save
;;;276                 CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_MEMFAULTENA;
000082  49e6              LDR      r1,|L1.1052|
000084  680a              LDR      r2,[r1,#0]
000086  f4223280          BIC      r2,r2,#0x10000
00008a  600a              STR      r2,[r1,#0]
;;;277                 CPU_CRITICAL_EXIT();
00008c  e8bd4070          POP      {r4-r6,lr}
000090  f7ffbffe          B.W      CPU_SR_Restore
;;;278                 break;
;;;279    
;;;280            case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
;;;281                 CPU_CRITICAL_ENTER();
000094  f7fffffe          BL       CPU_SR_Save
;;;282                 CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_BUSFAULTENA;
000098  49e0              LDR      r1,|L1.1052|
00009a  680a              LDR      r2,[r1,#0]
00009c  f4223200          BIC      r2,r2,#0x20000
0000a0  600a              STR      r2,[r1,#0]
;;;283                 CPU_CRITICAL_EXIT();
0000a2  e8bd4070          POP      {r4-r6,lr}
0000a6  f7ffbffe          B.W      CPU_SR_Restore
;;;284                 break;
;;;285    
;;;286            case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
;;;287                 CPU_CRITICAL_ENTER();
0000aa  f7fffffe          BL       CPU_SR_Save
;;;288                 CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_USGFAULTENA;
0000ae  49db              LDR      r1,|L1.1052|
0000b0  680a              LDR      r2,[r1,#0]
0000b2  f4222280          BIC      r2,r2,#0x40000
0000b6  600a              STR      r2,[r1,#0]
;;;289                 CPU_CRITICAL_EXIT();
0000b8  e8bd4070          POP      {r4-r6,lr}
0000bc  f7ffbffe          B.W      CPU_SR_Restore
;;;290                 break;
;;;291    
;;;292            case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
;;;293                 CPU_CRITICAL_ENTER();
0000c0  f7fffffe          BL       CPU_SR_Save
;;;294                 CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
0000c4  f04f21e0          MOV      r1,#0xe000e000
0000c8  690a              LDR      r2,[r1,#0x10]
0000ca  f0220201          BIC      r2,r2,#1
0000ce  610a              STR      r2,[r1,#0x10]
;;;295                 CPU_CRITICAL_EXIT();
0000d0  e8bd4070          POP      {r4-r6,lr}
0000d4  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.216|
;;;296                 break;
;;;297    
;;;298    
;;;299                                                                    /* ---------------- EXTERNAL INTERRUPT ---------------- */
;;;300            default:
;;;301                pos_max = CPU_INT_SRC_POS_MAX;
0000d8  f04f21e0          MOV      r1,#0xe000e000
0000dc  6849              LDR      r1,[r1,#4]
0000de  1c49              ADDS     r1,r1,#1
0000e0  2601              MOVS     r6,#1
0000e2  eb061141          ADD      r1,r6,r1,LSL #5
0000e6  b2c9              UXTB     r1,r1
;;;302                if (pos < pos_max) {                                /* See Note #3.                                         */
0000e8  4288              CMP      r0,r1
0000ea  d217              BCS      |L1.284|
;;;303                     group = (pos - 16) / 32;
0000ec  f1a00110          SUB      r1,r0,#0x10
0000f0  17ca              ASRS     r2,r1,#31
0000f2  eb0161d2          ADD      r1,r1,r2,LSR #27
0000f6  f3c11547          UBFX     r5,r1,#5,#8
;;;304                     nbr   = (pos - 16) % 32;
0000fa  3810              SUBS     r0,r0,#0x10
0000fc  f021011f          BIC      r1,r1,#0x1f
000100  1a44              SUBS     r4,r0,r1
;;;305    
;;;306                     CPU_CRITICAL_ENTER();
000102  f7fffffe          BL       CPU_SR_Save
;;;307                     CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
000106  fa06f104          LSL      r1,r6,r4
00010a  00aa              LSLS     r2,r5,#2
00010c  f10222e0          ADD      r2,r2,#0xe000e000
000110  f8c21180          STR      r1,[r2,#0x180]
;;;308                     CPU_CRITICAL_EXIT();
000114  e8bd4070          POP      {r4-r6,lr}
000118  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.284|
;;;309                 }
;;;310                 break;
;;;311        }
;;;312    }
00011c  bd70              POP      {r4-r6,pc}
;;;313    
                          ENDP

                  CPU_IntSrcEn PROC
;;;334    
;;;335    void  CPU_IntSrcEn (CPU_INT08U  pos)
00011e  b570              PUSH     {r4-r6,lr}
;;;336    {
;;;337    #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
;;;338        CPU_SR      cpu_sr;
;;;339    #endif
;;;340        CPU_INT08U  group;
;;;341        CPU_INT08U  nbr;
;;;342        CPU_INT08U  pos_max;
;;;343    
;;;344    
;;;345        switch (pos) {
000120  2810              CMP      r0,#0x10
000122  d236              BCS      |L1.402|
000124  e8dff000          TBB      [pc,r0]
000128  57575757          DCB      0x57,0x57,0x57,0x57
00012c  08131e57          DCB      0x08,0x13,0x1e,0x57
000130  57575757          DCB      0x57,0x57,0x57,0x57
000134  57575729          DCB      0x57,0x57,0x57,0x29
;;;346            case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
;;;347            case CPU_INT_RSVD_07:
;;;348            case CPU_INT_RSVD_08:
;;;349            case CPU_INT_RSVD_09:
;;;350            case CPU_INT_RSVD_10:
;;;351            case CPU_INT_RSVD_13:
;;;352                 break;
;;;353    
;;;354    
;;;355                                                                    /* ----------------- SYSTEM EXCEPTIONS ---------------- */
;;;356            case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
;;;357            case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
;;;358            case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
;;;359            case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
;;;360            case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
;;;361            case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
;;;362                 break;
;;;363    
;;;364            case CPU_INT_MEM:                                       /* Memory management.                                   */
;;;365                 CPU_CRITICAL_ENTER();
000138  f7fffffe          BL       CPU_SR_Save
;;;366                 CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
00013c  49b7              LDR      r1,|L1.1052|
00013e  680a              LDR      r2,[r1,#0]
000140  f4423280          ORR      r2,r2,#0x10000
000144  600a              STR      r2,[r1,#0]
;;;367                 CPU_CRITICAL_EXIT();
000146  e8bd4070          POP      {r4-r6,lr}
00014a  f7ffbffe          B.W      CPU_SR_Restore
;;;368                 break;
;;;369    
;;;370            case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
;;;371                 CPU_CRITICAL_ENTER();
00014e  f7fffffe          BL       CPU_SR_Save
;;;372                 CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
000152  49b2              LDR      r1,|L1.1052|
000154  680a              LDR      r2,[r1,#0]
000156  f4423200          ORR      r2,r2,#0x20000
00015a  600a              STR      r2,[r1,#0]
;;;373                 CPU_CRITICAL_EXIT();
00015c  e8bd4070          POP      {r4-r6,lr}
000160  f7ffbffe          B.W      CPU_SR_Restore
;;;374                 break;
;;;375    
;;;376            case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
;;;377                 CPU_CRITICAL_ENTER();
000164  f7fffffe          BL       CPU_SR_Save
;;;378                 CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
000168  49ac              LDR      r1,|L1.1052|
00016a  680a              LDR      r2,[r1,#0]
00016c  f4422280          ORR      r2,r2,#0x40000
000170  600a              STR      r2,[r1,#0]
;;;379                 CPU_CRITICAL_EXIT();
000172  e8bd4070          POP      {r4-r6,lr}
000176  f7ffbffe          B.W      CPU_SR_Restore
;;;380                 break;
;;;381    
;;;382            case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
;;;383                 CPU_CRITICAL_ENTER();
00017a  f7fffffe          BL       CPU_SR_Save
;;;384                 CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
00017e  f04f21e0          MOV      r1,#0xe000e000
000182  690a              LDR      r2,[r1,#0x10]
000184  f0420201          ORR      r2,r2,#1
000188  610a              STR      r2,[r1,#0x10]
;;;385                 CPU_CRITICAL_EXIT();
00018a  e8bd4070          POP      {r4-r6,lr}
00018e  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.402|
;;;386                 break;
;;;387    
;;;388    
;;;389                                                                    /* ---------------- EXTERNAL INTERRUPT ---------------- */
;;;390            default:
;;;391                pos_max = CPU_INT_SRC_POS_MAX;
000192  f04f21e0          MOV      r1,#0xe000e000
000196  6849              LDR      r1,[r1,#4]
000198  1c49              ADDS     r1,r1,#1
00019a  2601              MOVS     r6,#1
00019c  eb061141          ADD      r1,r6,r1,LSL #5
0001a0  b2c9              UXTB     r1,r1
;;;392                if (pos < pos_max) {                                /* See Note #3.                                         */
0001a2  4288              CMP      r0,r1
0001a4  d217              BCS      |L1.470|
;;;393                     group = (pos - 16) / 32;
0001a6  f1a00110          SUB      r1,r0,#0x10
0001aa  17ca              ASRS     r2,r1,#31
0001ac  eb0161d2          ADD      r1,r1,r2,LSR #27
0001b0  f3c11547          UBFX     r5,r1,#5,#8
;;;394                     nbr   = (pos - 16) % 32;
0001b4  3810              SUBS     r0,r0,#0x10
0001b6  f021011f          BIC      r1,r1,#0x1f
0001ba  1a44              SUBS     r4,r0,r1
;;;395    
;;;396                     CPU_CRITICAL_ENTER();
0001bc  f7fffffe          BL       CPU_SR_Save
;;;397                     CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
0001c0  fa06f104          LSL      r1,r6,r4
0001c4  00aa              LSLS     r2,r5,#2
0001c6  f10222e0          ADD      r2,r2,#0xe000e000
0001ca  f8c21100          STR      r1,[r2,#0x100]
;;;398                     CPU_CRITICAL_EXIT();
0001ce  e8bd4070          POP      {r4-r6,lr}
0001d2  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.470|
;;;399                 }
;;;400                 break;
;;;401        }
;;;402    }
0001d6  bd70              POP      {r4-r6,pc}
;;;403    
                          ENDP

                  CPU_IntSrcPrioSet PROC
;;;430    
;;;431    void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
0001d8  b570              PUSH     {r4-r6,lr}
;;;432                             CPU_INT08U  prio)
;;;433    {
0001da  4605              MOV      r5,r0
0001dc  4608              MOV      r0,r1
;;;434    #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
;;;435        CPU_SR      cpu_sr;
;;;436    #endif
;;;437        CPU_INT08U  group;
;;;438        CPU_INT08U  nbr;
;;;439        CPU_INT08U  pos_max;
;;;440        CPU_INT32U  prio_32;
;;;441        CPU_INT32U  temp;
;;;442    
;;;443    
;;;444        prio_32 = CPU_RevBits((CPU_INT08U)prio);
0001de  f7fffffe          BL       CPU_RevBits
;;;445        prio    = (CPU_INT08U)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
0001e2  0e04              LSRS     r4,r0,#24
;;;446    
;;;447        switch (pos) {
0001e4  2d10              CMP      r5,#0x10
0001e6  d262              BCS      |L1.686|
0001e8  e8dff005          TBB      [pc,r5]
0001ec  8e8e8e8e          DCB      0x8e,0x8e,0x8e,0x8e
0001f0  0814218e          DCB      0x08,0x14,0x21,0x8e
0001f4  8e8e8e2e          DCB      0x8e,0x8e,0x8e,0x2e
0001f8  3b8e4754          DCB      0x3b,0x8e,0x47,0x54
;;;448            case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
;;;449            case CPU_INT_RSVD_07:
;;;450            case CPU_INT_RSVD_08:
;;;451            case CPU_INT_RSVD_09:
;;;452            case CPU_INT_RSVD_10:
;;;453            case CPU_INT_RSVD_13:
;;;454                 break;
;;;455    
;;;456    
;;;457                                                                    /* ----------------- SYSTEM EXCEPTIONS ---------------- */
;;;458            case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
;;;459            case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
;;;460            case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
;;;461                 break;
;;;462    
;;;463            case CPU_INT_MEM:                                       /* Memory management.                                   */
;;;464                 CPU_CRITICAL_ENTER();
0001fc  f7fffffe          BL       CPU_SR_Save
;;;465                 temp                 = CPU_REG_NVIC_SHPRI1;
000200  4a87              LDR      r2,|L1.1056|
000202  6811              LDR      r1,[r2,#0]
;;;466                 temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
000204  f02101ff          BIC      r1,r1,#0xff
;;;467                 temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
000208  4321              ORRS     r1,r1,r4
;;;468                 CPU_REG_NVIC_SHPRI1  = temp;
00020a  6011              STR      r1,[r2,#0]
;;;469                 CPU_CRITICAL_EXIT();
00020c  e8bd4070          POP      {r4-r6,lr}
000210  f7ffbffe          B.W      CPU_SR_Restore
;;;470                 break;
;;;471    
;;;472            case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
;;;473                 CPU_CRITICAL_ENTER();
000214  f7fffffe          BL       CPU_SR_Save
;;;474                 temp                 = CPU_REG_NVIC_SHPRI1;
000218  4a81              LDR      r2,|L1.1056|
00021a  6811              LDR      r1,[r2,#0]
;;;475                 temp                &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
00021c  f421417f          BIC      r1,r1,#0xff00
;;;476                 temp                |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
000220  ea412104          ORR      r1,r1,r4,LSL #8
;;;477                 CPU_REG_NVIC_SHPRI1  = temp;
000224  6011              STR      r1,[r2,#0]
;;;478                 CPU_CRITICAL_EXIT();
000226  e8bd4070          POP      {r4-r6,lr}
00022a  f7ffbffe          B.W      CPU_SR_Restore
;;;479                 break;
;;;480    
;;;481            case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
;;;482                 CPU_CRITICAL_ENTER();
00022e  f7fffffe          BL       CPU_SR_Save
;;;483                 temp                 = CPU_REG_NVIC_SHPRI1;
000232  4a7b              LDR      r2,|L1.1056|
000234  6811              LDR      r1,[r2,#0]
;;;484                 temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
000236  f421017f          BIC      r1,r1,#0xff0000
;;;485                 temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
00023a  ea414104          ORR      r1,r1,r4,LSL #16
;;;486                 CPU_REG_NVIC_SHPRI1  = temp;
00023e  6011              STR      r1,[r2,#0]
;;;487                 CPU_CRITICAL_EXIT();
000240  e8bd4070          POP      {r4-r6,lr}
000244  f7ffbffe          B.W      CPU_SR_Restore
;;;488                 break;
;;;489    
;;;490            case CPU_INT_SVCALL:                                    /* SVCall.                                              */
;;;491                 CPU_CRITICAL_ENTER();
000248  f7fffffe          BL       CPU_SR_Save
;;;492                 temp                 = CPU_REG_NVIC_SHPRI2;
00024c  4a75              LDR      r2,|L1.1060|
00024e  6811              LDR      r1,[r2,#0]
;;;493                 temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
000250  f021417f          BIC      r1,r1,#0xff000000
;;;494                 temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
000254  ea416104          ORR      r1,r1,r4,LSL #24
;;;495                 CPU_REG_NVIC_SHPRI2  = temp;
000258  6011              STR      r1,[r2,#0]
;;;496                 CPU_CRITICAL_EXIT();
00025a  e8bd4070          POP      {r4-r6,lr}
00025e  f7ffbffe          B.W      CPU_SR_Restore
;;;497                 break;
;;;498    
;;;499            case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
;;;500                 CPU_CRITICAL_ENTER();
000262  f7fffffe          BL       CPU_SR_Save
;;;501                 temp                = CPU_REG_NVIC_SHPRI3;
000266  4a70              LDR      r2,|L1.1064|
000268  6811              LDR      r1,[r2,#0]
;;;502                 temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
00026a  f02101ff          BIC      r1,r1,#0xff
;;;503                 temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
00026e  4321              ORRS     r1,r1,r4
;;;504                 CPU_REG_NVIC_SHPRI3  = temp;
000270  6011              STR      r1,[r2,#0]
;;;505                 CPU_CRITICAL_EXIT();
000272  e8bd4070          POP      {r4-r6,lr}
000276  f7ffbffe          B.W      CPU_SR_Restore
;;;506                 break;
;;;507    
;;;508            case CPU_INT_PENDSV:                                    /* PendSV.                                              */
;;;509                 CPU_CRITICAL_ENTER();
00027a  f7fffffe          BL       CPU_SR_Save
;;;510                 temp                 = CPU_REG_NVIC_SHPRI3;
00027e  4a6a              LDR      r2,|L1.1064|
000280  6811              LDR      r1,[r2,#0]
;;;511                 temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
000282  f421017f          BIC      r1,r1,#0xff0000
;;;512                 temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
000286  ea414104          ORR      r1,r1,r4,LSL #16
;;;513                 CPU_REG_NVIC_SHPRI3  = temp;
00028a  6011              STR      r1,[r2,#0]
;;;514                 CPU_CRITICAL_EXIT();
00028c  e8bd4070          POP      {r4-r6,lr}
000290  f7ffbffe          B.W      CPU_SR_Restore
;;;515                 break;
;;;516    
;;;517            case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
;;;518                 CPU_CRITICAL_ENTER();
000294  f7fffffe          BL       CPU_SR_Save
;;;519                 temp                 = CPU_REG_NVIC_SHPRI3;
000298  4a63              LDR      r2,|L1.1064|
00029a  6811              LDR      r1,[r2,#0]
;;;520                 temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
00029c  f021417f          BIC      r1,r1,#0xff000000
;;;521                 temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
0002a0  ea416104          ORR      r1,r1,r4,LSL #24
;;;522                 CPU_REG_NVIC_SHPRI3  = temp;
0002a4  6011              STR      r1,[r2,#0]
;;;523                 CPU_CRITICAL_EXIT();
0002a6  e8bd4070          POP      {r4-r6,lr}
0002aa  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.686|
;;;524                 break;
;;;525    
;;;526    
;;;527                                                                    /* ---------------- EXTERNAL INTERRUPT ---------------- */
;;;528            default:
;;;529                pos_max = CPU_INT_SRC_POS_MAX;
0002ae  f04f20e0          MOV      r0,#0xe000e000
0002b2  6840              LDR      r0,[r0,#4]
0002b4  1c40              ADDS     r0,r0,#1
0002b6  2101              MOVS     r1,#1
0002b8  eb011040          ADD      r0,r1,r0,LSL #5
0002bc  b2c0              UXTB     r0,r0
;;;530                if (pos < pos_max) {                                /* See Note #3.                                         */
0002be  4285              CMP      r5,r0
0002c0  d222              BCS      |L1.776|
;;;531                     group                    = (pos - 16) / 4;
0002c2  f1a50010          SUB      r0,r5,#0x10
0002c6  17c1              ASRS     r1,r0,#31
0002c8  eb007091          ADD      r0,r0,r1,LSR #30
0002cc  f3c00687          UBFX     r6,r0,#2,#8
;;;532                     nbr                      = (pos - 16) % 4;
0002d0  f1a50110          SUB      r1,r5,#0x10
0002d4  f0200003          BIC      r0,r0,#3
0002d8  1a0d              SUBS     r5,r1,r0
;;;533    
;;;534                     CPU_CRITICAL_ENTER();
0002da  f7fffffe          BL       CPU_SR_Save
;;;535                     temp                     = CPU_REG_NVIC_PRIO(group);
0002de  00b1              LSLS     r1,r6,#2
0002e0  f10122e0          ADD      r2,r1,#0xe000e000
0002e4  f8d23400          LDR      r3,[r2,#0x400]
;;;536                     temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
0002e8  00e9              LSLS     r1,r5,#3
0002ea  f04f0cff          MOV      r12,#0xff
0002ee  fa0cfc01          LSL      r12,r12,r1
0002f2  ea23030c          BIC      r3,r3,r12
;;;537                     temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
0002f6  fa04f101          LSL      r1,r4,r1
0002fa  4319              ORRS     r1,r1,r3
;;;538                     CPU_REG_NVIC_PRIO(group) = temp;
0002fc  f8c21400          STR      r1,[r2,#0x400]
;;;539                     CPU_CRITICAL_EXIT();
000300  e8bd4070          POP      {r4-r6,lr}
000304  f7ffbffe          B.W      CPU_SR_Restore
                  |L1.776|
;;;540                 }
;;;541                 break;
;;;542        }
;;;543    }
000308  bd70              POP      {r4-r6,pc}
;;;544    
                          ENDP

                  CPU_IntSrcPrioGet PROC
;;;566    
;;;567    CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
00030a  b570              PUSH     {r4-r6,lr}
;;;568    {
;;;569    #if (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
;;;570        CPU_SR      cpu_sr;
;;;571    #endif
;;;572        CPU_INT08U  group;
;;;573        CPU_INT08U  nbr;
;;;574        CPU_INT08U  pos_max;
;;;575        CPU_INT16S  prio;
;;;576        CPU_INT32U  prio_32;
;;;577        CPU_INT32U  temp;
;;;578    
;;;579    
;;;580        switch (pos) {
00030c  2810              CMP      r0,#0x10
00030e  d259              BCS      |L1.964|
000310  e8dff000          TBB      [pc,r0]
000314  080a0d10          DCB      0x08,0x0a,0x0d,0x10
000318  131d2808          DCB      0x13,0x1d,0x28,0x08
00031c  0808082f          DCB      0x08,0x08,0x08,0x2f
000320  3908434e          DCB      0x39,0x08,0x43,0x4e
;;;581            case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
;;;582            case CPU_INT_RSVD_07:
;;;583            case CPU_INT_RSVD_08:
;;;584            case CPU_INT_RSVD_09:
;;;585            case CPU_INT_RSVD_10:
;;;586            case CPU_INT_RSVD_13:
;;;587                 prio = DEF_INT_16S_MIN_VAL;
000324  4c41              LDR      r4,|L1.1068|
;;;588                 break;
000326  e071              B        |L1.1036|
;;;589    
;;;590    
;;;591                                                                    /* ----------------- SYSTEM EXCEPTIONS ---------------- */
;;;592            case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
;;;593                 prio = -3;
000328  f06f0402          MVN      r4,#2
;;;594                 break;
00032c  e06e              B        |L1.1036|
;;;595    
;;;596            case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
;;;597                 prio = -2;
00032e  f06f0401          MVN      r4,#1
;;;598                 break;
000332  e06b              B        |L1.1036|
;;;599    
;;;600            case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
;;;601                 prio = -1;
000334  f04f34ff          MOV      r4,#0xffffffff
;;;602                 break;
000338  e068              B        |L1.1036|
;;;603    
;;;604    
;;;605            case CPU_INT_MEM:                                       /* Memory management.                                   */
;;;606                 CPU_CRITICAL_ENTER();
00033a  f7fffffe          BL       CPU_SR_Save
00033e  4601              MOV      r1,r0
;;;607                 temp = CPU_REG_NVIC_SHPRI1;
000340  4837              LDR      r0,|L1.1056|
000342  6800              LDR      r0,[r0,#0]
;;;608                 prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
000344  b2c4              UXTB     r4,r0
;;;609                 CPU_CRITICAL_EXIT();
000346  4608              MOV      r0,r1
000348  f7fffffe          BL       CPU_SR_Restore
;;;610                 break;
00034c  e05e              B        |L1.1036|
;;;611    
;;;612    
;;;613            case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
;;;614                 CPU_CRITICAL_ENTER();
00034e  f7fffffe          BL       CPU_SR_Save
000352  4601              MOV      r1,r0
;;;615                 temp = CPU_REG_NVIC_SHPRI1;
000354  4832              LDR      r0,|L1.1056|
000356  6800              LDR      r0,[r0,#0]
;;;616                 prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
000358  f3c02407          UBFX     r4,r0,#8,#8
;;;617                 CPU_CRITICAL_EXIT();
00035c  4608              MOV      r0,r1
00035e  f7fffffe          BL       CPU_SR_Restore
;;;618                 break;
000362  e053              B        |L1.1036|
;;;619    
;;;620    
;;;621            case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
;;;622                 CPU_CRITICAL_ENTER();
000364  f7fffffe          BL       CPU_SR_Save
;;;623                 temp = CPU_REG_NVIC_SHPRI1;
000368  482d              LDR      r0,|L1.1056|
00036a  6800              LDR      r0,[r0,#0]
;;;624                 prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
00036c  f3c04407          UBFX     r4,r0,#16,#8
;;;625                 break;
000370  e04c              B        |L1.1036|
;;;626    
;;;627            case CPU_INT_SVCALL:                                    /* SVCall.                                              */
;;;628                 CPU_CRITICAL_ENTER();
000372  f7fffffe          BL       CPU_SR_Save
000376  4601              MOV      r1,r0
;;;629                 temp = CPU_REG_NVIC_SHPRI2;
000378  482a              LDR      r0,|L1.1060|
00037a  6800              LDR      r0,[r0,#0]
;;;630                 prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
00037c  0e04              LSRS     r4,r0,#24
;;;631                 CPU_CRITICAL_EXIT();
00037e  4608              MOV      r0,r1
000380  f7fffffe          BL       CPU_SR_Restore
;;;632                 break;
000384  e042              B        |L1.1036|
;;;633    
;;;634            case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
;;;635                 CPU_CRITICAL_ENTER();
000386  f7fffffe          BL       CPU_SR_Save
00038a  4601              MOV      r1,r0
;;;636                 temp = CPU_REG_NVIC_SHPRI3;
00038c  4826              LDR      r0,|L1.1064|
00038e  6800              LDR      r0,[r0,#0]
;;;637                 prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
000390  b2c4              UXTB     r4,r0
;;;638                 CPU_CRITICAL_EXIT();
000392  4608              MOV      r0,r1
000394  f7fffffe          BL       CPU_SR_Restore
;;;639                 break;
000398  e038              B        |L1.1036|
;;;640    
;;;641            case CPU_INT_PENDSV:                                    /* PendSV.                                              */
;;;642                 CPU_CRITICAL_ENTER();
00039a  f7fffffe          BL       CPU_SR_Save
00039e  4601              MOV      r1,r0
;;;643                 temp = CPU_REG_NVIC_SHPRI3;
0003a0  4821              LDR      r0,|L1.1064|
0003a2  6800              LDR      r0,[r0,#0]
;;;644                 prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
0003a4  f3c04407          UBFX     r4,r0,#16,#8
;;;645                 CPU_CRITICAL_EXIT();
0003a8  4608              MOV      r0,r1
0003aa  f7fffffe          BL       CPU_SR_Restore
;;;646                 break;
0003ae  e02d              B        |L1.1036|
;;;647    
;;;648            case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
;;;649                 CPU_CRITICAL_ENTER();
0003b0  f7fffffe          BL       CPU_SR_Save
0003b4  4601              MOV      r1,r0
;;;650                 temp = CPU_REG_NVIC_SHPRI3;
0003b6  481c              LDR      r0,|L1.1064|
0003b8  6800              LDR      r0,[r0,#0]
;;;651                 prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
0003ba  0e04              LSRS     r4,r0,#24
;;;652                 CPU_CRITICAL_EXIT();
0003bc  4608              MOV      r0,r1
0003be  f7fffffe          BL       CPU_SR_Restore
;;;653                 break;
0003c2  e023              B        |L1.1036|
                  |L1.964|
;;;654    
;;;655    
;;;656                                                                    /* ---------------- EXTERNAL INTERRUPT ---------------- */
;;;657            default:
;;;658                pos_max = CPU_INT_SRC_POS_MAX;
0003c4  f04f21e0          MOV      r1,#0xe000e000
0003c8  6849              LDR      r1,[r1,#4]
0003ca  1c49              ADDS     r1,r1,#1
0003cc  2201              MOVS     r2,#1
0003ce  eb021141          ADD      r1,r2,r1,LSL #5
0003d2  b2c9              UXTB     r1,r1
;;;659                if (pos < pos_max) {                                /* See Note #3.                                         */
0003d4  4288              CMP      r0,r1
0003d6  d218              BCS      |L1.1034|
;;;660                     group = (pos - 16) / 4;
0003d8  f1a00110          SUB      r1,r0,#0x10
0003dc  17ca              ASRS     r2,r1,#31
0003de  eb017192          ADD      r1,r1,r2,LSR #30
0003e2  f3c10587          UBFX     r5,r1,#2,#8
;;;661                     nbr   = (pos - 16) % 4;
0003e6  3810              SUBS     r0,r0,#0x10
0003e8  f0210103          BIC      r1,r1,#3
0003ec  1a44              SUBS     r4,r0,r1
;;;662    
;;;663                     CPU_CRITICAL_ENTER();
0003ee  f7fffffe          BL       CPU_SR_Save
;;;664                     temp  = CPU_REG_NVIC_PRIO(group);
0003f2  00a9              LSLS     r1,r5,#2
0003f4  f10121e0          ADD      r1,r1,#0xe000e000
0003f8  f8d15400          LDR      r5,[r1,#0x400]
;;;665                     CPU_CRITICAL_EXIT();
0003fc  f7fffffe          BL       CPU_SR_Restore
;;;666    
;;;667                     prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
000400  00e0              LSLS     r0,r4,#3
000402  fa25f000          LSR      r0,r5,r0
000406  b2c4              UXTB     r4,r0
000408  e000              B        |L1.1036|
                  |L1.1034|
;;;668                 } else {
;;;669                     prio  = DEF_INT_16S_MIN_VAL;
00040a  4c08              LDR      r4,|L1.1068|
                  |L1.1036|
;;;670                 }
;;;671                 break;
;;;672        }
;;;673    
;;;674        if (prio >= 0) {
00040c  2c00              CMP      r4,#0
00040e  db03              BLT      |L1.1048|
;;;675            prio_32 = CPU_RevBits((CPU_INT32U)prio);
000410  4620              MOV      r0,r4
000412  f7fffffe          BL       CPU_RevBits
;;;676            prio    = (CPU_INT16S)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
000416  0e04              LSRS     r4,r0,#24
                  |L1.1048|
;;;677        }
;;;678    
;;;679        return (prio);
000418  4620              MOV      r0,r4
;;;680    }
00041a  bd70              POP      {r4-r6,pc}
                          ENDP

                  |L1.1052|
                          DCD      0xe000ed24
                  |L1.1056|
                          DCD      0xe000ed18
                  |L1.1060|
                          DCD      0xe000ed1c
                  |L1.1064|
                          DCD      0xe000ed20
                  |L1.1068|
                          DCD      0xffff8000
