# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TopLevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:50 on Jun 04,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture mux of mux2to1
# ** Error: C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd(19): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd(16): (vcom-1339) Selected signal assignment choices cover only 2 out of 9 cases.
# ** Error: C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd(21): VHDL Compiler exiting
# End time: 10:45:50 on Jun 04,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./TopLevel_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/ianku/Documents/github/HMPSoC/HMPSOC/ReCOP/components/general/mux2to1.vhd}"
