

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Thu Jul 20 15:11:23 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.370 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   12|   12|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 12, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_195 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read55"   --->   Operation 13 'read' 'p_read_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_196 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read54"   --->   Operation 14 'read' 'p_read_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_197 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read53"   --->   Operation 15 'read' 'p_read_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_198 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read52"   --->   Operation 16 'read' 'p_read_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_199 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read51"   --->   Operation 17 'read' 'p_read_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_200 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50"   --->   Operation 18 'read' 'p_read_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_201 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49"   --->   Operation 19 'read' 'p_read_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_202 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48"   --->   Operation 20 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_203 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47"   --->   Operation 21 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_204 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46"   --->   Operation 22 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_205 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45"   --->   Operation 23 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_206 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read44"   --->   Operation 24 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_207 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read43"   --->   Operation 25 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_208 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read42"   --->   Operation 26 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_209 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read41"   --->   Operation 27 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_210 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 28 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_211 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 29 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_212 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 30 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_213 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 31 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_221 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 32 'read' 'p_read_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_222 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 33 'read' 'p_read_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_224 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 34 'read' 'p_read_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_241 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 35 'read' 'p_read_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1171_543 = zext i8 %p_read_241"   --->   Operation 36 'zext' 'zext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_599 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_241, i32 1, i32 7"   --->   Operation 37 'partselect' 'mult_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.81ns)   --->   "%mul_ln717_123 = mul i12 %zext_ln1171_543, i12 11"   --->   Operation 38 'mul' 'mul_ln717_123' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mult_V_613 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_123, i32 1, i32 11"   --->   Operation 39 'partselect' 'mult_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1171_699 = zext i8 %p_read_224"   --->   Operation 40 'zext' 'zext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_224, i32 1, i32 7"   --->   Operation 41 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.81ns)   --->   "%mul_ln717_167 = mul i12 %zext_ln1171_699, i12 11"   --->   Operation 42 'mul' 'mul_ln717_167' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_167, i32 1, i32 11"   --->   Operation 43 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1171_719 = zext i8 %p_read_222"   --->   Operation 44 'zext' 'zext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.81ns)   --->   "%mul_ln717_172 = mul i13 %zext_ln1171_719, i13 23"   --->   Operation 45 'mul' 'mul_ln717_172' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_172, i32 1, i32 12"   --->   Operation 46 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1171_727 = zext i8 %p_read_221"   --->   Operation 47 'zext' 'zext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.81ns)   --->   "%mul_ln717_177 = mul i12 %zext_ln1171_727, i12 13"   --->   Operation 48 'mul' 'mul_ln717_177' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_177, i32 1, i32 11"   --->   Operation 49 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_1887 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_221, i32 1, i32 7"   --->   Operation 50 'partselect' 'mult_V_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1171_791 = zext i8 %p_read_213"   --->   Operation 51 'zext' 'zext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_2377 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_213, i32 1, i32 7"   --->   Operation 52 'partselect' 'mult_V_2377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.81ns)   --->   "%mul_ln717_199 = mul i12 %zext_ln1171_791, i12 13"   --->   Operation 53 'mul' 'mul_ln717_199' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_2388 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_199, i32 1, i32 11"   --->   Operation 54 'partselect' 'mult_V_2388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln717_1001 = zext i8 %p_read_212"   --->   Operation 55 'zext' 'zext_ln717_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_2433 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_212, i32 1, i32 7"   --->   Operation 56 'partselect' 'mult_V_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.81ns)   --->   "%mul_ln717_201 = mul i12 %zext_ln717_1001, i12 11"   --->   Operation 57 'mul' 'mul_ln717_201' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_2437 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_201, i32 1, i32 11"   --->   Operation 58 'partselect' 'mult_V_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1171_804 = zext i8 %p_read_211"   --->   Operation 59 'zext' 'zext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.81ns)   --->   "%mul_ln717_202 = mul i13 %zext_ln1171_804, i13 25"   --->   Operation 60 'mul' 'mul_ln717_202' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_2507 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_202, i32 1, i32 12"   --->   Operation 61 'partselect' 'mult_V_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_2530 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_211, i32 1, i32 7"   --->   Operation 62 'partselect' 'mult_V_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_815 = zext i8 %p_read_210"   --->   Operation 63 'zext' 'zext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln717_1031 = zext i8 %p_read_210"   --->   Operation 64 'zext' 'zext_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_2589 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_210, i32 1, i32 7"   --->   Operation 65 'partselect' 'mult_V_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.81ns)   --->   "%mul_ln717_204 = mul i13 %zext_ln717_1031, i13 19"   --->   Operation 66 'mul' 'mul_ln717_204' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_204, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.81ns)   --->   "%mul_ln717_205 = mul i12 %zext_ln1171_815, i12 11"   --->   Operation 68 'mul' 'mul_ln717_205' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_2622 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_205, i32 1, i32 11"   --->   Operation 69 'partselect' 'mult_V_2622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1171_817 = zext i8 %p_read_209"   --->   Operation 70 'zext' 'zext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1171_818 = zext i8 %p_read_209"   --->   Operation 71 'zext' 'zext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.81ns)   --->   "%mul_ln717_206 = mul i12 %zext_ln1171_818, i12 11"   --->   Operation 72 'mul' 'mul_ln717_206' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_2627 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_206, i32 1, i32 11"   --->   Operation 73 'partselect' 'mult_V_2627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_2628 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_209, i32 1, i32 7"   --->   Operation 74 'partselect' 'mult_V_2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (3.81ns)   --->   "%mul_ln717_208 = mul i13 %zext_ln1171_817, i13 22"   --->   Operation 75 'mul' 'mul_ln717_208' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_208, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_826 = zext i8 %p_read_208"   --->   Operation 77 'zext' 'zext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_2693 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_208, i32 1, i32 7"   --->   Operation 78 'partselect' 'mult_V_2693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.81ns)   --->   "%mul_ln717_209 = mul i12 %zext_ln1171_826, i12 13"   --->   Operation 79 'mul' 'mul_ln717_209' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_2708 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_209, i32 1, i32 11"   --->   Operation 80 'partselect' 'mult_V_2708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1171_836 = zext i8 %p_read_207"   --->   Operation 81 'zext' 'zext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_2757 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_207, i32 1, i32 7"   --->   Operation 82 'partselect' 'mult_V_2757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.81ns)   --->   "%mul_ln717_213 = mul i12 %zext_ln1171_836, i12 13"   --->   Operation 83 'mul' 'mul_ln717_213' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_2791 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_213, i32 1, i32 11"   --->   Operation 84 'partselect' 'mult_V_2791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1171_843 = zext i8 %p_read_206"   --->   Operation 85 'zext' 'zext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (3.81ns)   --->   "%mul_ln717_214 = mul i12 %zext_ln1171_843, i12 11"   --->   Operation 86 'mul' 'mul_ln717_214' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_2835 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_214, i32 1, i32 11"   --->   Operation 87 'partselect' 'mult_V_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_2842 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_206, i32 1, i32 7"   --->   Operation 88 'partselect' 'mult_V_2842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln717_1091 = zext i7 %mult_V_2842"   --->   Operation 89 'zext' 'zext_ln717_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (3.81ns)   --->   "%mul_ln717_215 = mul i12 %zext_ln1171_843, i12 13"   --->   Operation 90 'mul' 'mul_ln717_215' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_2868 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_215, i32 1, i32 11"   --->   Operation 91 'partselect' 'mult_V_2868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1171_852 = zext i8 %p_read_205"   --->   Operation 92 'zext' 'zext_ln1171_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_2896 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_205, i32 1, i32 7"   --->   Operation 93 'partselect' 'mult_V_2896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (3.81ns)   --->   "%mul_ln717_217 = mul i13 %zext_ln1171_852, i13 19"   --->   Operation 94 'mul' 'mul_ln717_217' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_2900 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_217, i32 1, i32 12"   --->   Operation 95 'partselect' 'mult_V_2900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1171_860 = zext i8 %p_read_204"   --->   Operation 96 'zext' 'zext_ln1171_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (3.81ns)   --->   "%mul_ln717_218 = mul i12 %zext_ln1171_860, i12 11"   --->   Operation 97 'mul' 'mul_ln717_218' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_2953 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_218, i32 1, i32 11"   --->   Operation 98 'partselect' 'mult_V_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_2970 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_204, i32 1, i32 7"   --->   Operation 99 'partselect' 'mult_V_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln717_1117 = zext i7 %mult_V_2970"   --->   Operation 100 'zext' 'zext_ln717_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1171_873 = zext i8 %p_read_203"   --->   Operation 101 'zext' 'zext_ln1171_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (3.81ns)   --->   "%mul_ln717_221 = mul i13 %zext_ln1171_873, i13 22"   --->   Operation 102 'mul' 'mul_ln717_221' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_3032 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_221, i32 1, i32 12"   --->   Operation 103 'partselect' 'mult_V_3032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (3.81ns)   --->   "%mul_ln717_222 = mul i13 %zext_ln1171_873, i13 21"   --->   Operation 104 'mul' 'mul_ln717_222' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mult_V_3039 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_222, i32 1, i32 12"   --->   Operation 105 'partselect' 'mult_V_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_3042 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_203, i32 1, i32 7"   --->   Operation 106 'partselect' 'mult_V_3042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1171_886 = zext i8 %p_read_202"   --->   Operation 107 'zext' 'zext_ln1171_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_3086 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_202, i32 1, i32 7"   --->   Operation 108 'partselect' 'mult_V_3086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.81ns)   --->   "%mul_ln717_225 = mul i12 %zext_ln1171_886, i12 13"   --->   Operation 109 'mul' 'mul_ln717_225' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_3087 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_225, i32 1, i32 11"   --->   Operation 110 'partselect' 'mult_V_3087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42_603 = zext i8 %p_read_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_3139 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_201, i32 1, i32 7"   --->   Operation 112 'partselect' 'mult_V_3139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.81ns)   --->   "%mul_ln717_228 = mul i12 %zext_ln42_603, i12 11"   --->   Operation 113 'mul' 'mul_ln717_228' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mult_V_3160 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_228, i32 1, i32 11"   --->   Operation 114 'partselect' 'mult_V_3160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1171_898 = zext i8 %p_read_200"   --->   Operation 115 'zext' 'zext_ln1171_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (3.81ns)   --->   "%mul_ln717_229 = mul i12 %zext_ln1171_898, i12 13"   --->   Operation 116 'mul' 'mul_ln717_229' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_3215 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_229, i32 1, i32 11"   --->   Operation 117 'partselect' 'mult_V_3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_3221 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_200, i32 1, i32 7"   --->   Operation 118 'partselect' 'mult_V_3221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1171_906 = zext i8 %p_read_199"   --->   Operation 119 'zext' 'zext_ln1171_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (3.81ns)   --->   "%mul_ln717_230 = mul i12 %zext_ln1171_906, i12 11"   --->   Operation 120 'mul' 'mul_ln717_230' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_3272 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_230, i32 1, i32 11"   --->   Operation 121 'partselect' 'mult_V_3272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1171_911 = zext i8 %p_read_198"   --->   Operation 122 'zext' 'zext_ln1171_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_3334 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_198, i32 1, i32 7"   --->   Operation 123 'partselect' 'mult_V_3334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (3.81ns)   --->   "%mul_ln717_232 = mul i12 %zext_ln1171_911, i12 11"   --->   Operation 124 'mul' 'mul_ln717_232' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_3351 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_232, i32 1, i32 11"   --->   Operation 125 'partselect' 'mult_V_3351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1171_920 = zext i8 %p_read_197"   --->   Operation 126 'zext' 'zext_ln1171_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_3407 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_197, i32 1, i32 7"   --->   Operation 127 'partselect' 'mult_V_3407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (3.81ns)   --->   "%mul_ln717_234 = mul i12 %zext_ln1171_920, i12 11"   --->   Operation 128 'mul' 'mul_ln717_234' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_3413 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_234, i32 1, i32 11"   --->   Operation 129 'partselect' 'mult_V_3413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln717_1206 = zext i8 %p_read_196"   --->   Operation 130 'zext' 'zext_ln717_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_3456 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_196, i32 1, i32 7"   --->   Operation 131 'partselect' 'mult_V_3456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (3.81ns)   --->   "%mul_ln717_235 = mul i12 %zext_ln717_1206, i12 13"   --->   Operation 132 'mul' 'mul_ln717_235' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_3498 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_235, i32 1, i32 11"   --->   Operation 133 'partselect' 'mult_V_3498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1171_936 = zext i8 %p_read_195"   --->   Operation 134 'zext' 'zext_ln1171_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (3.81ns)   --->   "%mul_ln717_237 = mul i12 %zext_ln1171_936, i12 13"   --->   Operation 135 'mul' 'mul_ln717_237' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_3528 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_237, i32 1, i32 11"   --->   Operation 136 'partselect' 'mult_V_3528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mult_V_3546 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_195, i32 1, i32 7"   --->   Operation 137 'partselect' 'mult_V_3546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.31ns)   --->   "%add_ln712_3155 = add i8 %zext_ln717_1091, i8 %zext_ln717_1117"   --->   Operation 138 'add' 'add_ln712_3155' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_read_237 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 139 'read' 'p_read_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_read_238 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 140 'read' 'p_read_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_read_239 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 141 'read' 'p_read_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_read_240 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 142 'read' 'p_read_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_read_242 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 143 'read' 'p_read_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_read_243 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 144 'read' 'p_read_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_read_244 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 145 'read' 'p_read_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_read_245 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 146 'read' 'p_read_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_read_246 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 147 'read' 'p_read_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_read_249 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 148 'read' 'p_read_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_read_250 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 149 'read' 'p_read_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1171_459 = zext i8 %p_read_250"   --->   Operation 150 'zext' 'zext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_250, i32 1, i32 7"   --->   Operation 151 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (3.81ns)   --->   "%mul_ln1171_80 = mul i14 %zext_ln1171_459, i14 16362"   --->   Operation 152 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_80, i32 1, i32 13"   --->   Operation 153 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1171_466 = zext i8 %p_read_249"   --->   Operation 154 'zext' 'zext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_249, i32 1, i32 7"   --->   Operation 155 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (3.81ns)   --->   "%mul_ln717_110 = mul i12 %zext_ln1171_466, i12 11"   --->   Operation 156 'mul' 'mul_ln717_110' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_110, i32 1, i32 11"   --->   Operation 157 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1171_494 = zext i8 %p_read_246"   --->   Operation 158 'zext' 'zext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_246, i32 1, i32 7"   --->   Operation 159 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (3.81ns)   --->   "%mul_ln717_114 = mul i12 %zext_ln1171_494, i12 11"   --->   Operation 160 'mul' 'mul_ln717_114' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_276 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_114, i32 1, i32 11"   --->   Operation 161 'partselect' 'mult_V_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln42_287 = zext i8 %p_read_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'zext' 'zext_ln42_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln42_288 = zext i8 %p_read_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'zext' 'zext_ln42_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (3.81ns)   --->   "%mul_ln1171_86 = mul i13 %zext_ln42_288, i13 8181"   --->   Operation 164 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln717_922 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_86, i32 1, i32 12"   --->   Operation 165 'partselect' 'trunc_ln717_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (3.81ns)   --->   "%mul_ln717_115 = mul i12 %zext_ln42_287, i12 13"   --->   Operation 166 'mul' 'mul_ln717_115' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_324 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_115, i32 1, i32 11"   --->   Operation 167 'partselect' 'mult_V_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1171_514 = zext i8 %p_read_244"   --->   Operation 168 'zext' 'zext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_244, i32 1, i32 7"   --->   Operation 169 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (3.81ns)   --->   "%mul_ln717_117 = mul i12 %zext_ln1171_514, i12 13"   --->   Operation 170 'mul' 'mul_ln717_117' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_117, i32 1, i32 11"   --->   Operation 171 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1171_519 = zext i8 %p_read_243"   --->   Operation 172 'zext' 'zext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1171_520 = zext i8 %p_read_243"   --->   Operation 173 'zext' 'zext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (3.81ns)   --->   "%mul_ln717_118 = mul i12 %zext_ln1171_520, i12 13"   --->   Operation 174 'mul' 'mul_ln717_118' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_118, i32 1, i32 11"   --->   Operation 175 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (3.81ns)   --->   "%mul_ln717_120 = mul i12 %zext_ln1171_520, i12 11"   --->   Operation 176 'mul' 'mul_ln717_120' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_120, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_243, i32 1, i32 7"   --->   Operation 178 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (3.81ns)   --->   "%mul_ln1171_90 = mul i14 %zext_ln1171_519, i14 16365"   --->   Operation 179 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln717_967 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_90, i32 1, i32 13"   --->   Operation 180 'partselect' 'trunc_ln717_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1171_531 = zext i8 %p_read_242"   --->   Operation 181 'zext' 'zext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1171_533 = zext i8 %p_read_242"   --->   Operation 182 'zext' 'zext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (3.81ns)   --->   "%mul_ln1171_91 = mul i13 %zext_ln1171_531, i13 8179"   --->   Operation 183 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln717_973 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_91, i32 1, i32 12"   --->   Operation 184 'partselect' 'trunc_ln717_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_242, i32 1, i32 7"   --->   Operation 185 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (3.81ns)   --->   "%mul_ln1171_92 = mul i13 %zext_ln1171_531, i13 8181"   --->   Operation 186 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln717_980 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_92, i32 1, i32 12"   --->   Operation 187 'partselect' 'trunc_ln717_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (3.81ns)   --->   "%mul_ln717_121 = mul i12 %zext_ln1171_533, i12 11"   --->   Operation 188 'mul' 'mul_ln717_121' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_121, i32 1, i32 11"   --->   Operation 189 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1171_541 = zext i8 %p_read_241"   --->   Operation 190 'zext' 'zext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (3.81ns)   --->   "%mul_ln717_124 = mul i13 %zext_ln1171_541, i13 22"   --->   Operation 191 'mul' 'mul_ln717_124' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_637 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_124, i32 1, i32 12"   --->   Operation 192 'partselect' 'mult_V_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1171_551 = zext i8 %p_read_240"   --->   Operation 193 'zext' 'zext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1171_552 = zext i8 %p_read_240"   --->   Operation 194 'zext' 'zext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (3.81ns)   --->   "%mul_ln717_125 = mul i12 %zext_ln1171_552, i12 11"   --->   Operation 195 'mul' 'mul_ln717_125' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_125, i32 1, i32 11"   --->   Operation 196 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_240, i32 1, i32 7"   --->   Operation 197 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (3.81ns)   --->   "%mul_ln717_126 = mul i13 %zext_ln1171_551, i13 22"   --->   Operation 198 'mul' 'mul_ln717_126' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_670 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_126, i32 1, i32 12"   --->   Operation 199 'partselect' 'mult_V_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (3.81ns)   --->   "%mul_ln1171_94 = mul i13 %zext_ln1171_551, i13 8179"   --->   Operation 200 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln717_1019 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_94, i32 1, i32 12"   --->   Operation 201 'partselect' 'trunc_ln717_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1171_561 = zext i8 %p_read_239"   --->   Operation 202 'zext' 'zext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1171_563 = zext i8 %p_read_239"   --->   Operation 203 'zext' 'zext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (3.81ns)   --->   "%mul_ln717_127 = mul i12 %zext_ln1171_561, i12 13"   --->   Operation 204 'mul' 'mul_ln717_127' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_719 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_127, i32 1, i32 11"   --->   Operation 205 'partselect' 'mult_V_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_724 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_239, i32 1, i32 7"   --->   Operation 206 'partselect' 'mult_V_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (3.81ns)   --->   "%mul_ln717_128 = mul i13 %zext_ln1171_563, i13 26"   --->   Operation 207 'mul' 'mul_ln717_128' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_726 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_128, i32 1, i32 12"   --->   Operation 208 'partselect' 'mult_V_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (3.81ns)   --->   "%mul_ln1171_95 = mul i13 %zext_ln1171_563, i13 8181"   --->   Operation 209 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln717_1029 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_95, i32 1, i32 12"   --->   Operation 210 'partselect' 'trunc_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1171_568 = zext i8 %p_read_238"   --->   Operation 211 'zext' 'zext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1171_570 = zext i8 %p_read_238"   --->   Operation 212 'zext' 'zext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (3.81ns)   --->   "%mul_ln717_129 = mul i13 %zext_ln1171_568, i13 19"   --->   Operation 213 'mul' 'mul_ln717_129' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_129, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_238, i32 1, i32 7"   --->   Operation 215 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (3.81ns)   --->   "%mul_ln717_130 = mul i12 %zext_ln1171_570, i12 13"   --->   Operation 216 'mul' 'mul_ln717_130' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%mult_V_815 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_130, i32 1, i32 11"   --->   Operation 217 'partselect' 'mult_V_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (3.81ns)   --->   "%mul_ln717_131 = mul i12 %zext_ln1171_570, i12 11"   --->   Operation 218 'mul' 'mul_ln717_131' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_826 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_131, i32 1, i32 11"   --->   Operation 219 'partselect' 'mult_V_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1171_577 = zext i8 %p_read_237"   --->   Operation 220 'zext' 'zext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1171_579 = zext i8 %p_read_237"   --->   Operation 221 'zext' 'zext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_838 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_237, i32 1, i32 7"   --->   Operation 222 'partselect' 'mult_V_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (3.81ns)   --->   "%mul_ln717_132 = mul i12 %zext_ln1171_579, i12 11"   --->   Operation 223 'mul' 'mul_ln717_132' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_848 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_132, i32 1, i32 11"   --->   Operation 224 'partselect' 'mult_V_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (3.81ns)   --->   "%mul_ln717_134 = mul i13 %zext_ln1171_577, i13 21"   --->   Operation 225 'mul' 'mul_ln717_134' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_134, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (3.81ns)   --->   "%mul_ln717_135 = mul i13 %zext_ln1171_577, i13 19"   --->   Operation 227 'mul' 'mul_ln717_135' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_865 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_135, i32 1, i32 12"   --->   Operation 228 'partselect' 'mult_V_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (3.81ns)   --->   "%mul_ln717_136 = mul i13 %zext_ln1171_577, i13 22"   --->   Operation 229 'mul' 'mul_ln717_136' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_893 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_136, i32 1, i32 12"   --->   Operation 230 'partselect' 'mult_V_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (3.81ns)   --->   "%mul_ln717_238 = mul i12 %zext_ln1171_936, i12 11"   --->   Operation 231 'mul' 'mul_ln717_238' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln42_101 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_238, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'partselect' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_read_226 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 233 'read' 'p_read_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_read_227 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 234 'read' 'p_read_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_read_228 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 235 'read' 'p_read_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_read_229 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 236 'read' 'p_read_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_read_230 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 237 'read' 'p_read_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%p_read_231 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 238 'read' 'p_read_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_read_232 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 239 'read' 'p_read_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_read_233 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 240 'read' 'p_read_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_read_234 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 241 'read' 'p_read_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_read_235 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 242 'read' 'p_read_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_read_236 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 243 'read' 'p_read_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1171_583 = zext i8 %p_read_236"   --->   Operation 244 'zext' 'zext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_236, i32 1, i32 7"   --->   Operation 245 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (3.81ns)   --->   "%mul_ln717_137 = mul i13 %zext_ln1171_583, i13 19"   --->   Operation 246 'mul' 'mul_ln717_137' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_137, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (3.81ns)   --->   "%mul_ln1171_101 = mul i13 %zext_ln1171_583, i13 8179"   --->   Operation 248 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_1081 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_101, i32 1, i32 12"   --->   Operation 249 'partselect' 'trunc_ln717_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (3.81ns)   --->   "%mul_ln717_138 = mul i13 %zext_ln1171_583, i13 22"   --->   Operation 250 'mul' 'mul_ln717_138' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_138, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1171_594 = zext i8 %p_read_235"   --->   Operation 252 'zext' 'zext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (3.81ns)   --->   "%mul_ln717_139 = mul i12 %zext_ln1171_594, i12 11"   --->   Operation 253 'mul' 'mul_ln717_139' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_139, i32 1, i32 11"   --->   Operation 254 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_235, i32 1, i32 7"   --->   Operation 255 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln1171_602 = zext i8 %p_read_234"   --->   Operation 256 'zext' 'zext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1171_603 = zext i8 %p_read_234"   --->   Operation 257 'zext' 'zext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1171_604 = zext i8 %p_read_234"   --->   Operation 258 'zext' 'zext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (3.81ns)   --->   "%mul_ln717_140 = mul i13 %zext_ln1171_602, i13 19"   --->   Operation 259 'mul' 'mul_ln717_140' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_140, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (3.81ns)   --->   "%mul_ln717_141 = mul i12 %zext_ln1171_604, i12 13"   --->   Operation 261 'mul' 'mul_ln717_141' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_141, i32 1, i32 11"   --->   Operation 262 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (3.81ns)   --->   "%mul_ln717_142 = mul i13 %zext_ln1171_602, i13 21"   --->   Operation 263 'mul' 'mul_ln717_142' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_142, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (3.81ns)   --->   "%mul_ln1171_102 = mul i14 %zext_ln1171_603, i14 16361"   --->   Operation 265 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln717_1105 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_102, i32 1, i32 13"   --->   Operation 266 'partselect' 'trunc_ln717_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_234, i32 1, i32 7"   --->   Operation 267 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (3.81ns)   --->   "%mul_ln717_143 = mul i12 %zext_ln1171_604, i12 11"   --->   Operation 268 'mul' 'mul_ln717_143' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_1068 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_143, i32 1, i32 11"   --->   Operation 269 'partselect' 'mult_V_1068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1171_615 = zext i8 %p_read_233"   --->   Operation 270 'zext' 'zext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (3.81ns)   --->   "%mul_ln717_144 = mul i12 %zext_ln1171_615, i12 11"   --->   Operation 271 'mul' 'mul_ln717_144' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_1095 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_144, i32 1, i32 11"   --->   Operation 272 'partselect' 'mult_V_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%mult_V_1140 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_233, i32 1, i32 7"   --->   Operation 273 'partselect' 'mult_V_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1171_622 = zext i8 %p_read_232"   --->   Operation 274 'zext' 'zext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1171_625 = zext i8 %p_read_232"   --->   Operation 275 'zext' 'zext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_232, i32 1, i32 7"   --->   Operation 276 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (3.81ns)   --->   "%mul_ln717_145 = mul i12 %zext_ln1171_625, i12 13"   --->   Operation 277 'mul' 'mul_ln717_145' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_1184 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_145, i32 1, i32 11"   --->   Operation 278 'partselect' 'mult_V_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (3.81ns)   --->   "%mul_ln1171_105 = mul i13 %zext_ln1171_622, i13 8181"   --->   Operation 279 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln717_1149 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_105, i32 1, i32 12"   --->   Operation 280 'partselect' 'trunc_ln717_1149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1171_629 = zext i8 %p_read_231"   --->   Operation 281 'zext' 'zext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1171_633 = zext i8 %p_read_231"   --->   Operation 282 'zext' 'zext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (3.81ns)   --->   "%mul_ln717_146 = mul i13 %zext_ln1171_633, i13 23"   --->   Operation 283 'mul' 'mul_ln717_146' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_1221 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_146, i32 1, i32 12"   --->   Operation 284 'partselect' 'mult_V_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (3.81ns)   --->   "%mul_ln717_148 = mul i12 %zext_ln1171_629, i12 11"   --->   Operation 285 'mul' 'mul_ln717_148' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_1278 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_148, i32 1, i32 11"   --->   Operation 286 'partselect' 'mult_V_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1171_641 = zext i8 %p_read_230"   --->   Operation 287 'zext' 'zext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1171_644 = zext i8 %p_read_230"   --->   Operation 288 'zext' 'zext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_1292 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_230, i32 1, i32 7"   --->   Operation 289 'partselect' 'mult_V_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (3.81ns)   --->   "%mul_ln717_149 = mul i12 %zext_ln1171_644, i12 13"   --->   Operation 290 'mul' 'mul_ln717_149' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_1294 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_149, i32 1, i32 11"   --->   Operation 291 'partselect' 'mult_V_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (3.81ns)   --->   "%mul_ln717_150 = mul i13 %zext_ln1171_641, i13 21"   --->   Operation 292 'mul' 'mul_ln717_150' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_1298 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_150, i32 1, i32 12"   --->   Operation 293 'partselect' 'mult_V_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (3.81ns)   --->   "%mul_ln717_151 = mul i12 %zext_ln1171_644, i12 11"   --->   Operation 294 'mul' 'mul_ln717_151' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_151, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (3.81ns)   --->   "%mul_ln1171_107 = mul i13 %zext_ln1171_641, i13 8179"   --->   Operation 296 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln717_1180 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_107, i32 1, i32 12"   --->   Operation 297 'partselect' 'trunc_ln717_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1171_653 = zext i8 %p_read_229"   --->   Operation 298 'zext' 'zext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (3.81ns)   --->   "%mul_ln717_152 = mul i12 %zext_ln1171_653, i12 11"   --->   Operation 299 'mul' 'mul_ln717_152' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_152, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_1357 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_229, i32 1, i32 7"   --->   Operation 301 'partselect' 'mult_V_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (3.81ns)   --->   "%mul_ln717_153 = mul i12 %zext_ln1171_653, i12 13"   --->   Operation 302 'mul' 'mul_ln717_153' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_1359 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_153, i32 1, i32 11"   --->   Operation 303 'partselect' 'mult_V_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1171_663 = zext i8 %p_read_228"   --->   Operation 304 'zext' 'zext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1171_665 = zext i8 %p_read_228"   --->   Operation 305 'zext' 'zext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (3.81ns)   --->   "%mul_ln717_154 = mul i12 %zext_ln1171_665, i12 11"   --->   Operation 306 'mul' 'mul_ln717_154' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_154, i32 1, i32 11"   --->   Operation 307 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (3.81ns)   --->   "%mul_ln717_155 = mul i12 %zext_ln1171_665, i12 13"   --->   Operation 308 'mul' 'mul_ln717_155' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_155, i32 1, i32 11"   --->   Operation 309 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (3.81ns)   --->   "%mul_ln1171_109 = mul i13 %zext_ln1171_663, i13 8181"   --->   Operation 310 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln717_1202 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_109, i32 1, i32 12"   --->   Operation 311 'partselect' 'trunc_ln717_1202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%mult_V_1439 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_228, i32 1, i32 7"   --->   Operation 312 'partselect' 'mult_V_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1171_671 = zext i8 %p_read_227"   --->   Operation 313 'zext' 'zext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1171_672 = zext i8 %p_read_227"   --->   Operation 314 'zext' 'zext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (3.81ns)   --->   "%mul_ln717_156 = mul i12 %zext_ln1171_671, i12 11"   --->   Operation 315 'mul' 'mul_ln717_156' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_156, i32 1, i32 11"   --->   Operation 316 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_1487 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_227, i32 1, i32 7"   --->   Operation 317 'partselect' 'mult_V_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (3.81ns)   --->   "%mul_ln717_158 = mul i12 %zext_ln1171_671, i12 13"   --->   Operation 318 'mul' 'mul_ln717_158' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_1494 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_158, i32 1, i32 11"   --->   Operation 319 'partselect' 'mult_V_1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (3.81ns)   --->   "%mul_ln1171_113 = mul i13 %zext_ln1171_672, i13 8181"   --->   Operation 320 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln717_1222 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_113, i32 1, i32 12"   --->   Operation 321 'partselect' 'trunc_ln717_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1171_680 = zext i8 %p_read_226"   --->   Operation 322 'zext' 'zext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_226, i32 1, i32 7"   --->   Operation 323 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (3.81ns)   --->   "%mul_ln717_159 = mul i12 %zext_ln1171_680, i12 13"   --->   Operation 324 'mul' 'mul_ln717_159' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_159, i32 1, i32 11"   --->   Operation 325 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%p_read_218 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 326 'read' 'p_read_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%p_read_219 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 327 'read' 'p_read_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%p_read_220 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 328 'read' 'p_read_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%p_read_223 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 329 'read' 'p_read_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%p_read_225 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 330 'read' 'p_read_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln717_830 = zext i8 %p_read_226"   --->   Operation 331 'zext' 'zext_ln717_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (3.81ns)   --->   "%mul_ln717_160 = mul i13 %zext_ln717_830, i13 23"   --->   Operation 332 'mul' 'mul_ln717_160' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_160, i32 1, i32 12"   --->   Operation 333 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1171_689 = zext i8 %p_read_225"   --->   Operation 334 'zext' 'zext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1171_690 = zext i8 %p_read_225"   --->   Operation 335 'zext' 'zext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1171_692 = zext i8 %p_read_225"   --->   Operation 336 'zext' 'zext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (3.81ns)   --->   "%mul_ln717_161 = mul i12 %zext_ln1171_690, i12 11"   --->   Operation 337 'mul' 'mul_ln717_161' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_161, i32 1, i32 11"   --->   Operation 338 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_225, i32 1, i32 7"   --->   Operation 339 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (3.81ns)   --->   "%mul_ln717_162 = mul i12 %zext_ln1171_690, i12 13"   --->   Operation 340 'mul' 'mul_ln717_162' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_162, i32 1, i32 11"   --->   Operation 341 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (3.81ns)   --->   "%mul_ln717_163 = mul i13 %zext_ln1171_692, i13 21"   --->   Operation 342 'mul' 'mul_ln717_163' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_163, i32 1, i32 12"   --->   Operation 343 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (3.81ns)   --->   "%mul_ln717_164 = mul i13 %zext_ln1171_692, i13 23"   --->   Operation 344 'mul' 'mul_ln717_164' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_164, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (3.81ns)   --->   "%mul_ln1171_115 = mul i14 %zext_ln1171_689, i14 16365"   --->   Operation 346 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln717_1255 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_115, i32 1, i32 13"   --->   Operation 347 'partselect' 'trunc_ln717_1255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1171_702 = zext i8 %p_read_224"   --->   Operation 348 'zext' 'zext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (3.81ns)   --->   "%mul_ln717_165 = mul i13 %zext_ln1171_702, i13 21"   --->   Operation 349 'mul' 'mul_ln717_165' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln42_72 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_165, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (3.81ns)   --->   "%mul_ln1171_116 = mul i13 %zext_ln1171_702, i13 8179"   --->   Operation 351 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln717_1267 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_116, i32 1, i32 12"   --->   Operation 352 'partselect' 'trunc_ln717_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (3.81ns)   --->   "%mul_ln717_166 = mul i12 %zext_ln1171_699, i12 13"   --->   Operation 353 'mul' 'mul_ln717_166' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_1690 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_166, i32 1, i32 11"   --->   Operation 354 'partselect' 'mult_V_1690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1171_706 = zext i8 %p_read_223"   --->   Operation 355 'zext' 'zext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1171_707 = zext i8 %p_read_223"   --->   Operation 356 'zext' 'zext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (3.81ns)   --->   "%mul_ln717_169 = mul i13 %zext_ln1171_707, i13 19"   --->   Operation 357 'mul' 'mul_ln717_169' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%mult_V_1754 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_169, i32 1, i32 12"   --->   Operation 358 'partselect' 'mult_V_1754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (3.81ns)   --->   "%mul_ln717_170 = mul i13 %zext_ln1171_707, i13 23"   --->   Operation 359 'mul' 'mul_ln717_170' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_170, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'partselect' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (3.81ns)   --->   "%mul_ln1171_120 = mul i14 %zext_ln1171_706, i14 16362"   --->   Operation 361 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln717_1290 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_120, i32 1, i32 13"   --->   Operation 362 'partselect' 'trunc_ln717_1290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1171_717 = zext i8 %p_read_222"   --->   Operation 363 'zext' 'zext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1171_718 = zext i8 %p_read_222"   --->   Operation 364 'zext' 'zext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (3.81ns)   --->   "%mul_ln717_173 = mul i13 %zext_ln1171_719, i13 22"   --->   Operation 365 'mul' 'mul_ln717_173' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_173, i32 1, i32 12"   --->   Operation 366 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (3.81ns)   --->   "%mul_ln717_174 = mul i12 %zext_ln1171_717, i12 13"   --->   Operation 367 'mul' 'mul_ln717_174' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_174, i32 1, i32 11"   --->   Operation 368 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (3.81ns)   --->   "%mul_ln1171_122 = mul i14 %zext_ln1171_718, i14 16362"   --->   Operation 369 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln717_1301 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_122, i32 1, i32 13"   --->   Operation 370 'partselect' 'trunc_ln717_1301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (3.81ns)   --->   "%mul_ln1171_124 = mul i13 %zext_ln1171_719, i13 8181"   --->   Operation 371 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln717_1305 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_124, i32 1, i32 12"   --->   Operation 372 'partselect' 'trunc_ln717_1305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (3.81ns)   --->   "%mul_ln717_175 = mul i12 %zext_ln1171_717, i12 11"   --->   Operation 373 'mul' 'mul_ln717_175' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%mult_V_1846 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_175, i32 1, i32 11"   --->   Operation 374 'partselect' 'mult_V_1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1171_726 = zext i8 %p_read_221"   --->   Operation 375 'zext' 'zext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (3.81ns)   --->   "%mul_ln1171_127 = mul i13 %zext_ln1171_726, i13 8181"   --->   Operation 376 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln717_1314 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_127, i32 1, i32 12"   --->   Operation 377 'partselect' 'trunc_ln717_1314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (3.81ns)   --->   "%mul_ln717_176 = mul i12 %zext_ln1171_727, i12 11"   --->   Operation 378 'mul' 'mul_ln717_176' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_176, i32 1, i32 11"   --->   Operation 379 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (3.81ns)   --->   "%mul_ln717_178 = mul i13 %zext_ln1171_726, i13 19"   --->   Operation 380 'mul' 'mul_ln717_178' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_178, i32 1, i32 12"   --->   Operation 381 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (3.81ns)   --->   "%mul_ln717_179 = mul i13 %zext_ln1171_726, i13 21"   --->   Operation 382 'mul' 'mul_ln717_179' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_1905 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_179, i32 1, i32 12"   --->   Operation 383 'partselect' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1171_732 = zext i8 %p_read_220"   --->   Operation 384 'zext' 'zext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1171_733 = zext i8 %p_read_220"   --->   Operation 385 'zext' 'zext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_220, i32 1, i32 7"   --->   Operation 386 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (3.81ns)   --->   "%mul_ln717_180 = mul i12 %zext_ln1171_732, i12 11"   --->   Operation 387 'mul' 'mul_ln717_180' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_180, i32 1, i32 11"   --->   Operation 388 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (3.81ns)   --->   "%mul_ln1171_128 = mul i13 %zext_ln1171_733, i13 8179"   --->   Operation 389 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln717_1327 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_128, i32 1, i32 12"   --->   Operation 390 'partselect' 'trunc_ln717_1327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1171_741 = zext i8 %p_read_219"   --->   Operation 391 'zext' 'zext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln1171_742 = zext i8 %p_read_219"   --->   Operation 392 'zext' 'zext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (3.81ns)   --->   "%mul_ln717_181 = mul i12 %zext_ln1171_741, i12 11"   --->   Operation 393 'mul' 'mul_ln717_181' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_2015 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_181, i32 1, i32 11"   --->   Operation 394 'partselect' 'mult_V_2015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_2016 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_219, i32 1, i32 7"   --->   Operation 395 'partselect' 'mult_V_2016' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (3.81ns)   --->   "%mul_ln717_182 = mul i13 %zext_ln1171_742, i13 19"   --->   Operation 396 'mul' 'mul_ln717_182' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_2047 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_182, i32 1, i32 12"   --->   Operation 397 'partselect' 'mult_V_2047' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1171_748 = zext i8 %p_read_218"   --->   Operation 398 'zext' 'zext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1171_750 = zext i8 %p_read_218"   --->   Operation 399 'zext' 'zext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (3.81ns)   --->   "%mul_ln717_183 = mul i12 %zext_ln1171_748, i12 13"   --->   Operation 400 'mul' 'mul_ln717_183' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_183, i32 1, i32 11"   --->   Operation 401 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_2073 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_218, i32 1, i32 7"   --->   Operation 402 'partselect' 'mult_V_2073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (3.81ns)   --->   "%mul_ln717_184 = mul i13 %zext_ln1171_750, i13 19"   --->   Operation 403 'mul' 'mul_ln717_184' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_184, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'partselect' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.81>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%p_read_214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 405 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%p_read_215 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 406 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%p_read_216 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 407 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%p_read_217 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 408 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln42_297 = zext i7 %mult_V_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'zext' 'zext_ln42_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_980 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_235, i3 0"   --->   Operation 410 'bitconcatenate' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1171_598 = zext i11 %mult_V_980"   --->   Operation 411 'zext' 'zext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (1.48ns)   --->   "%add_ln717_199 = add i12 %zext_ln1171_598, i12 %zext_ln1171_594"   --->   Operation 412 'add' 'add_ln717_199' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_199, i32 1, i32 11"   --->   Operation 413 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_1036 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_234, i3 0"   --->   Operation 414 'bitconcatenate' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1171_607 = zext i11 %mult_V_1036"   --->   Operation 415 'zext' 'zext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_1042 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_234, i1 0"   --->   Operation 416 'bitconcatenate' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1171_610 = zext i9 %mult_V_1042"   --->   Operation 417 'zext' 'zext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (1.48ns)   --->   "%add_ln717_201 = add i12 %zext_ln1171_607, i12 %zext_ln1171_610"   --->   Operation 418 'add' 'add_ln717_201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_1061 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_201, i32 1, i32 11"   --->   Operation 419 'partselect' 'mult_V_1061' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1171_639 = zext i8 %p_read_230"   --->   Operation 420 'zext' 'zext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln717_123 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_224, i3 0"   --->   Operation 421 'bitconcatenate' 'shl_ln717_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln717_860 = zext i11 %shl_ln717_123"   --->   Operation 422 'zext' 'zext_ln717_860' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (1.48ns)   --->   "%add_ln717_233 = add i12 %zext_ln717_860, i12 %zext_ln1171_699"   --->   Operation 423 'add' 'add_ln717_233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_233, i32 1, i32 11"   --->   Operation 424 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%mult_V_1858 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_221, i3 0"   --->   Operation 425 'bitconcatenate' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln717_895 = zext i11 %mult_V_1858"   --->   Operation 426 'zext' 'zext_ln717_895' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (1.48ns)   --->   "%add_ln717_240 = add i12 %zext_ln717_895, i12 %zext_ln1171_727"   --->   Operation 427 'add' 'add_ln717_240' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_240, i32 1, i32 11"   --->   Operation 428 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1171_758 = zext i8 %p_read_217"   --->   Operation 429 'zext' 'zext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1171_759 = zext i8 %p_read_217"   --->   Operation 430 'zext' 'zext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_2119 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_217, i32 1, i32 7"   --->   Operation 431 'partselect' 'mult_V_2119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (3.81ns)   --->   "%mul_ln717_185 = mul i13 %zext_ln1171_759, i13 19"   --->   Operation 432 'mul' 'mul_ln717_185' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_185, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (3.81ns)   --->   "%mul_ln717_186 = mul i12 %zext_ln1171_758, i12 11"   --->   Operation 434 'mul' 'mul_ln717_186' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_2141 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_186, i32 1, i32 11"   --->   Operation 435 'partselect' 'mult_V_2141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (3.81ns)   --->   "%mul_ln717_187 = mul i12 %zext_ln1171_758, i12 13"   --->   Operation 436 'mul' 'mul_ln717_187' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_2143 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_187, i32 1, i32 11"   --->   Operation 437 'partselect' 'mult_V_2143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (3.81ns)   --->   "%mul_ln717_188 = mul i13 %zext_ln1171_759, i13 21"   --->   Operation 438 'mul' 'mul_ln717_188' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_188, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (3.81ns)   --->   "%mul_ln717_189 = mul i13 %zext_ln1171_759, i13 26"   --->   Operation 440 'mul' 'mul_ln717_189' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_2173 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_189, i32 1, i32 12"   --->   Operation 441 'partselect' 'mult_V_2173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln1171_765 = zext i8 %p_read_216"   --->   Operation 442 'zext' 'zext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_2183 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_216, i32 1, i32 7"   --->   Operation 443 'partselect' 'mult_V_2183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (3.81ns)   --->   "%mul_ln717_190 = mul i12 %zext_ln1171_765, i12 11"   --->   Operation 444 'mul' 'mul_ln717_190' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_2188 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_190, i32 1, i32 11"   --->   Operation 445 'partselect' 'mult_V_2188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1171_775 = zext i8 %p_read_215"   --->   Operation 446 'zext' 'zext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln1171_776 = zext i8 %p_read_215"   --->   Operation 447 'zext' 'zext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (3.81ns)   --->   "%mul_ln717_191 = mul i13 %zext_ln1171_776, i13 21"   --->   Operation 448 'mul' 'mul_ln717_191' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_191, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'partselect' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_2245 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_215, i32 1, i32 7"   --->   Operation 450 'partselect' 'mult_V_2245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (3.81ns)   --->   "%mul_ln717_192 = mul i12 %zext_ln1171_775, i12 13"   --->   Operation 451 'mul' 'mul_ln717_192' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%mult_V_2256 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_192, i32 1, i32 11"   --->   Operation 452 'partselect' 'mult_V_2256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (3.81ns)   --->   "%mul_ln717_193 = mul i12 %zext_ln1171_775, i12 11"   --->   Operation 453 'mul' 'mul_ln717_193' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_2281 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_193, i32 1, i32 11"   --->   Operation 454 'partselect' 'mult_V_2281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (3.81ns)   --->   "%mul_ln717_194 = mul i13 %zext_ln1171_776, i13 22"   --->   Operation 455 'mul' 'mul_ln717_194' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_2300 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_194, i32 1, i32 12"   --->   Operation 456 'partselect' 'mult_V_2300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1171_784 = zext i8 %p_read_214"   --->   Operation 457 'zext' 'zext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln1171_785 = zext i8 %p_read_214"   --->   Operation 458 'zext' 'zext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1171_786 = zext i8 %p_read_214"   --->   Operation 459 'zext' 'zext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_2305 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_214, i2 0"   --->   Operation 460 'bitconcatenate' 'mult_V_2305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln717_983 = zext i10 %mult_V_2305"   --->   Operation 461 'zext' 'zext_ln717_983' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (1.41ns)   --->   "%add_ln717_262 = add i11 %zext_ln717_983, i11 %zext_ln1171_785"   --->   Operation 462 'add' 'add_ln717_262' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%mult_V_2307 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_262, i32 1, i32 10"   --->   Operation 463 'partselect' 'mult_V_2307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (3.81ns)   --->   "%mul_ln717_195 = mul i12 %zext_ln1171_786, i12 13"   --->   Operation 464 'mul' 'mul_ln717_195' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_2311 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_195, i32 1, i32 11"   --->   Operation 465 'partselect' 'mult_V_2311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (3.81ns)   --->   "%mul_ln717_196 = mul i12 %zext_ln1171_786, i12 11"   --->   Operation 466 'mul' 'mul_ln717_196' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_2312 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_196, i32 1, i32 11"   --->   Operation 467 'partselect' 'mult_V_2312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (3.81ns)   --->   "%mul_ln717_197 = mul i13 %zext_ln1171_784, i13 19"   --->   Operation 468 'mul' 'mul_ln717_197' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_197, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_2321 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_214, i32 1, i32 7"   --->   Operation 470 'partselect' 'mult_V_2321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1171_790 = zext i8 %p_read_213"   --->   Operation 471 'zext' 'zext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (3.81ns)   --->   "%mul_ln717_198 = mul i13 %zext_ln1171_790, i13 22"   --->   Operation 472 'mul' 'mul_ln717_198' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_198, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (3.81ns)   --->   "%mul_ln717_200 = mul i12 %zext_ln1171_791, i12 11"   --->   Operation 474 'mul' 'mul_ln717_200' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_2393 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_200, i32 1, i32 11"   --->   Operation 475 'partselect' 'mult_V_2393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (3.81ns)   --->   "%mul_ln1171_140 = mul i13 %zext_ln1171_790, i13 8179"   --->   Operation 476 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln717_1458 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_140, i32 1, i32 12"   --->   Operation 477 'partselect' 'trunc_ln717_1458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%mult_V_2456 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_212, i1 0"   --->   Operation 478 'bitconcatenate' 'mult_V_2456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln717_1007 = zext i9 %mult_V_2456"   --->   Operation 479 'zext' 'zext_ln717_1007' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_2460 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_212, i3 0"   --->   Operation 480 'bitconcatenate' 'mult_V_2460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1171_801 = zext i11 %mult_V_2460"   --->   Operation 481 'zext' 'zext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (1.48ns)   --->   "%add_ln717_269 = add i12 %zext_ln1171_801, i12 %zext_ln717_1001"   --->   Operation 482 'add' 'add_ln717_269' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%mult_V_2443 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_269, i32 1, i32 11"   --->   Operation 483 'partselect' 'mult_V_2443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (1.48ns)   --->   "%add_ln717_270 = add i12 %zext_ln1171_801, i12 %zext_ln717_1007"   --->   Operation 484 'add' 'add_ln717_270' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_2450 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_270, i32 1, i32 11"   --->   Operation 485 'partselect' 'mult_V_2450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1171_807 = zext i8 %p_read_211"   --->   Operation 486 'zext' 'zext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%mult_V_2550 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_211, i2 0"   --->   Operation 487 'bitconcatenate' 'mult_V_2550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1171_808 = zext i10 %mult_V_2550"   --->   Operation 488 'zext' 'zext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (1.41ns)   --->   "%add_ln717_273 = add i11 %zext_ln1171_808, i11 %zext_ln1171_807"   --->   Operation 489 'add' 'add_ln717_273' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_2502 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_273, i32 1, i32 10"   --->   Operation 490 'partselect' 'mult_V_2502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln717_141 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_211, i4 0"   --->   Operation 491 'bitconcatenate' 'shl_ln717_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln717_1025 = zext i12 %shl_ln717_141"   --->   Operation 492 'zext' 'zext_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (1.54ns)   --->   "%add_ln717_274 = add i13 %zext_ln717_1025, i13 %zext_ln1171_804"   --->   Operation 493 'add' 'add_ln717_274' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_2514 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_274, i32 1, i32 12"   --->   Operation 494 'partselect' 'mult_V_2514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (3.81ns)   --->   "%mul_ln717_203 = mul i13 %zext_ln1171_804, i13 19"   --->   Operation 495 'mul' 'mul_ln717_203' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_203, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1171_816 = zext i8 %p_read_209"   --->   Operation 497 'zext' 'zext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (3.81ns)   --->   "%mul_ln717_207 = mul i12 %zext_ln1171_818, i12 13"   --->   Operation 498 'mul' 'mul_ln717_207' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_2632 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_207, i32 1, i32 11"   --->   Operation 499 'partselect' 'mult_V_2632' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (3.81ns)   --->   "%mul_ln1171_145 = mul i14 %zext_ln1171_816, i14 16359"   --->   Operation 500 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln717_1523 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_145, i32 1, i32 13"   --->   Operation 501 'partselect' 'trunc_ln717_1523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln1171_828 = zext i8 %p_read_208"   --->   Operation 502 'zext' 'zext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln1171_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_208, i3 0"   --->   Operation 503 'bitconcatenate' 'shl_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1171_830 = zext i11 %shl_ln1171_111"   --->   Operation 504 'zext' 'zext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%mult_V_2692 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_208, i1 0"   --->   Operation 505 'bitconcatenate' 'mult_V_2692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln717_1060 = zext i9 %mult_V_2692"   --->   Operation 506 'zext' 'zext_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (1.48ns)   --->   "%add_ln717_284 = add i12 %zext_ln1171_830, i12 %zext_ln717_1060"   --->   Operation 507 'add' 'add_ln717_284' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_2709 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_284, i32 1, i32 11"   --->   Operation 508 'partselect' 'mult_V_2709' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (1.48ns)   --->   "%sub_ln717_384 = sub i12 %zext_ln1171_830, i12 %zext_ln717_1060"   --->   Operation 509 'sub' 'sub_ln717_384' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%mult_V_2730 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_384, i32 1, i32 11"   --->   Operation 510 'partselect' 'mult_V_2730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (3.81ns)   --->   "%mul_ln1171_146 = mul i13 %zext_ln1171_828, i13 8181"   --->   Operation 511 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln717_1540 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_146, i32 1, i32 12"   --->   Operation 512 'partselect' 'trunc_ln717_1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (3.81ns)   --->   "%mul_ln717_210 = mul i12 %zext_ln1171_826, i12 11"   --->   Operation 513 'mul' 'mul_ln717_210' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_210, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'partselect' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (3.81ns)   --->   "%mul_ln717_211 = mul i13 %zext_ln1171_828, i13 19"   --->   Operation 515 'mul' 'mul_ln717_211' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_211, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'partselect' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln1171_834 = zext i8 %p_read_207"   --->   Operation 517 'zext' 'zext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%mult_V_2794 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_207, i2 0"   --->   Operation 518 'bitconcatenate' 'mult_V_2794' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1171_837 = zext i10 %mult_V_2794"   --->   Operation 519 'zext' 'zext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln1171_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_207, i4 0"   --->   Operation 520 'bitconcatenate' 'shl_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1171_838 = zext i12 %shl_ln1171_112"   --->   Operation 521 'zext' 'zext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln717_1073 = zext i10 %mult_V_2794"   --->   Operation 522 'zext' 'zext_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (1.54ns)   --->   "%sub_ln717_386 = sub i13 %zext_ln1171_838, i13 %zext_ln717_1073"   --->   Operation 523 'sub' 'sub_ln717_386' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_2755 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_386, i32 1, i32 12"   --->   Operation 524 'partselect' 'mult_V_2755' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (1.54ns)   --->   "%add_ln717_288 = add i13 %zext_ln1171_838, i13 %zext_ln717_1073"   --->   Operation 525 'add' 'add_ln717_288' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%mult_V_2772 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_288, i32 1, i32 12"   --->   Operation 526 'partselect' 'mult_V_2772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (3.81ns)   --->   "%mul_ln717_212 = mul i12 %zext_ln1171_836, i12 11"   --->   Operation 527 'mul' 'mul_ln717_212' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_2775 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_212, i32 1, i32 11"   --->   Operation 528 'partselect' 'mult_V_2775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (1.41ns)   --->   "%add_ln717_289 = add i11 %zext_ln1171_837, i11 %zext_ln1171_834"   --->   Operation 529 'add' 'add_ln717_289' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%mult_V_2777 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_289, i32 1, i32 10"   --->   Operation 530 'partselect' 'mult_V_2777' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1171_840 = zext i8 %p_read_206"   --->   Operation 531 'zext' 'zext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln717_147 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_206, i4 0"   --->   Operation 532 'bitconcatenate' 'shl_ln717_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln717_1087 = zext i12 %shl_ln717_147"   --->   Operation 533 'zext' 'zext_ln717_1087' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (1.54ns)   --->   "%add_ln717_293 = add i13 %zext_ln717_1087, i13 %zext_ln1171_840"   --->   Operation 534 'add' 'add_ln717_293' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_2834 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_293, i32 1, i32 12"   --->   Operation 535 'partselect' 'mult_V_2834' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln1171_854 = zext i8 %p_read_205"   --->   Operation 536 'zext' 'zext_ln1171_854' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (3.81ns)   --->   "%mul_ln717_216 = mul i12 %zext_ln1171_854, i12 11"   --->   Operation 537 'mul' 'mul_ln717_216' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_2891 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_216, i32 1, i32 11"   --->   Operation 538 'partselect' 'mult_V_2891' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (3.81ns)   --->   "%mul_ln1171_148 = mul i13 %zext_ln1171_852, i13 8179"   --->   Operation 539 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln717_1578 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_148, i32 1, i32 12"   --->   Operation 540 'partselect' 'trunc_ln717_1578' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1171_859 = zext i8 %p_read_204"   --->   Operation 541 'zext' 'zext_ln1171_859' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (3.81ns)   --->   "%mul_ln717_219 = mul i13 %zext_ln1171_859, i13 21"   --->   Operation 542 'mul' 'mul_ln717_219' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%mult_V_2964 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_219, i32 1, i32 12"   --->   Operation 543 'partselect' 'mult_V_2964' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (3.81ns)   --->   "%mul_ln717_220 = mul i13 %zext_ln1171_859, i13 19"   --->   Operation 544 'mul' 'mul_ln717_220' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_220, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'partselect' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%mult_V_3177 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_201, i3 0"   --->   Operation 546 'bitconcatenate' 'mult_V_3177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1171_893 = zext i11 %mult_V_3177"   --->   Operation 547 'zext' 'zext_ln1171_893' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (1.48ns)   --->   "%add_ln717_307 = add i12 %zext_ln1171_893, i12 %zext_ln42_603"   --->   Operation 548 'add' 'add_ln717_307' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%mult_V_3145 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_307, i32 1, i32 11"   --->   Operation 549 'partselect' 'mult_V_3145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1171_117 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_200, i3 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1171_902 = zext i11 %shl_ln1171_117"   --->   Operation 551 'zext' 'zext_ln1171_902' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (1.48ns)   --->   "%add_ln717_313 = add i12 %zext_ln1171_902, i12 %zext_ln1171_898"   --->   Operation 552 'add' 'add_ln717_313' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_3208 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_313, i32 1, i32 11"   --->   Operation 553 'partselect' 'mult_V_3208' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1171_905 = zext i8 %p_read_199"   --->   Operation 554 'zext' 'zext_ln1171_905' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln717_1164 = zext i8 %p_read_199"   --->   Operation 555 'zext' 'zext_ln717_1164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln717_154 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_199, i2 0"   --->   Operation 556 'bitconcatenate' 'shl_ln717_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln717_1166 = zext i10 %shl_ln717_154"   --->   Operation 557 'zext' 'zext_ln717_1166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (1.41ns)   --->   "%add_ln717_316 = add i11 %zext_ln717_1166, i11 %zext_ln1171_905"   --->   Operation 558 'add' 'add_ln717_316' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_3264 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_316, i32 1, i32 10"   --->   Operation 559 'partselect' 'mult_V_3264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln717_155 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_199, i4 0"   --->   Operation 560 'bitconcatenate' 'shl_ln717_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln717_1168 = zext i12 %shl_ln717_155"   --->   Operation 561 'zext' 'zext_ln717_1168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 562 [1/1] (1.54ns)   --->   "%sub_ln717_417 = sub i13 %zext_ln717_1168, i13 %zext_ln717_1164"   --->   Operation 562 'sub' 'sub_ln717_417' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%mult_V_3267 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_417, i32 1, i32 12"   --->   Operation 563 'partselect' 'mult_V_3267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln717_156 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_199, i3 0"   --->   Operation 564 'bitconcatenate' 'shl_ln717_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln717_1174 = zext i11 %shl_ln717_156"   --->   Operation 565 'zext' 'zext_ln717_1174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln717_157 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_199, i1 0"   --->   Operation 566 'bitconcatenate' 'shl_ln717_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln717_1176 = zext i9 %shl_ln717_157"   --->   Operation 567 'zext' 'zext_ln717_1176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (1.48ns)   --->   "%add_ln717_317 = add i12 %zext_ln717_1174, i12 %zext_ln717_1176"   --->   Operation 568 'add' 'add_ln717_317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_3284 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_317, i32 1, i32 11"   --->   Operation 569 'partselect' 'mult_V_3284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (1.48ns)   --->   "%add_ln717_318 = add i12 %zext_ln717_1174, i12 %zext_ln1171_906"   --->   Operation 570 'add' 'add_ln717_318' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%mult_V_3288 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_318, i32 1, i32 11"   --->   Operation 571 'partselect' 'mult_V_3288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (1.48ns)   --->   "%sub_ln717_421 = sub i12 %zext_ln717_1174, i12 %zext_ln717_1176"   --->   Operation 572 'sub' 'sub_ln717_421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%mult_V_3289 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_421, i32 1, i32 11"   --->   Operation 573 'partselect' 'mult_V_3289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (1.54ns)   --->   "%add_ln717_319 = add i13 %zext_ln717_1168, i13 %zext_ln717_1164"   --->   Operation 574 'add' 'add_ln717_319' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_319, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'partselect' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%mult_V_3365 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_198, i1 0"   --->   Operation 576 'bitconcatenate' 'mult_V_3365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1171_913 = zext i9 %mult_V_3365"   --->   Operation 577 'zext' 'zext_ln1171_913' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1171_915 = zext i9 %mult_V_3365"   --->   Operation 578 'zext' 'zext_ln1171_915' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln717_158 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_198, i3 0"   --->   Operation 579 'bitconcatenate' 'shl_ln717_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln717_1180 = zext i11 %shl_ln717_158"   --->   Operation 580 'zext' 'zext_ln717_1180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (1.48ns)   --->   "%add_ln717_321 = add i12 %zext_ln717_1180, i12 %zext_ln1171_913"   --->   Operation 581 'add' 'add_ln717_321' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_3336 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_321, i32 1, i32 11"   --->   Operation 582 'partselect' 'mult_V_3336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (1.48ns)   --->   "%sub_ln717_425 = sub i12 %zext_ln717_1180, i12 %zext_ln1171_911"   --->   Operation 583 'sub' 'sub_ln717_425' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%mult_V_3355 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_425, i32 1, i32 11"   --->   Operation 584 'partselect' 'mult_V_3355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%shl_ln1171_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_197, i3 0"   --->   Operation 585 'bitconcatenate' 'shl_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln1171_923 = zext i11 %shl_ln1171_119"   --->   Operation 586 'zext' 'zext_ln1171_923' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_3403 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_197, i1 0"   --->   Operation 587 'bitconcatenate' 'mult_V_3403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1171_925 = zext i9 %mult_V_3403"   --->   Operation 588 'zext' 'zext_ln1171_925' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (1.48ns)   --->   "%add_ln717_324 = add i12 %zext_ln1171_923, i12 %zext_ln1171_920"   --->   Operation 589 'add' 'add_ln717_324' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_3396 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_324, i32 1, i32 11"   --->   Operation 590 'partselect' 'mult_V_3396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln42_632 = zext i7 %mult_V_3407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'zext' 'zext_ln42_632' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (1.48ns)   --->   "%sub_ln717_427 = sub i12 %zext_ln1171_923, i12 %zext_ln1171_925"   --->   Operation 592 'sub' 'sub_ln717_427' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%mult_V_3414 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_427, i32 1, i32 11"   --->   Operation 593 'partselect' 'mult_V_3414' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln717_1204 = zext i8 %p_read_196"   --->   Operation 594 'zext' 'zext_ln717_1204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_3482 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_196, i3 0"   --->   Operation 595 'bitconcatenate' 'mult_V_3482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln717_1209 = zext i11 %mult_V_3482"   --->   Operation 596 'zext' 'zext_ln717_1209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (1.48ns)   --->   "%sub_ln717_430 = sub i12 %zext_ln717_1209, i12 %zext_ln717_1206"   --->   Operation 597 'sub' 'sub_ln717_430' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%mult_V_3464 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_430, i32 1, i32 11"   --->   Operation 598 'partselect' 'mult_V_3464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_3479 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_196, i2 0"   --->   Operation 599 'bitconcatenate' 'mult_V_3479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln1171_930 = zext i10 %mult_V_3479"   --->   Operation 600 'zext' 'zext_ln1171_930' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (1.41ns)   --->   "%add_ln717_329 = add i11 %zext_ln1171_930, i11 %zext_ln717_1204"   --->   Operation 601 'add' 'add_ln717_329' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_3483 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_329, i32 1, i32 10"   --->   Operation 602 'partselect' 'mult_V_3483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1171_935 = zext i8 %p_read_195"   --->   Operation 603 'zext' 'zext_ln1171_935' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln717_159 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_195, i4 0"   --->   Operation 604 'bitconcatenate' 'shl_ln717_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln717_1218 = zext i12 %shl_ln717_159"   --->   Operation 605 'zext' 'zext_ln717_1218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (1.54ns)   --->   "%sub_ln717_433 = sub i13 %zext_ln717_1218, i13 %zext_ln1171_935"   --->   Operation 606 'sub' 'sub_ln717_433' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%mult_V_3520 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_433, i32 1, i32 12"   --->   Operation 607 'partselect' 'mult_V_3520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (1.54ns)   --->   "%add_ln717_332 = add i13 %zext_ln717_1218, i13 %zext_ln1171_935"   --->   Operation 608 'add' 'add_ln717_332' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%mult_V_3544 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_332, i32 1, i32 12"   --->   Operation 609 'partselect' 'mult_V_3544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (1.48ns)   --->   "%add_ln712_2012 = add i11 %zext_ln42_297, i11 %mult_V_613"   --->   Operation 610 'add' 'add_ln712_2012' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (1.36ns)   --->   "%add_ln712_2139 = add i10 %zext_ln1171_915, i10 %zext_ln42_632"   --->   Operation 611 'add' 'add_ln712_2139' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (1.41ns)   --->   "%add_ln712_3033 = add i10 %zext_ln1171_639, i10 384"   --->   Operation 612 'add' 'add_ln712_3033' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 613 [1/1] (0.00ns)   --->   "%p_read_247 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 613 'read' 'p_read_247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%p_read_248 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 614 'read' 'p_read_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_250"   --->   Operation 615 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1171_458 = zext i8 %p_read_250"   --->   Operation 616 'zext' 'zext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1171_460 = zext i8 %p_read_250"   --->   Operation 617 'zext' 'zext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1171_461 = zext i8 %p_read_250"   --->   Operation 618 'zext' 'zext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (3.81ns)   --->   "%mul_ln717 = mul i12 %zext_ln1171_461, i12 13"   --->   Operation 619 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717, i32 1, i32 11"   --->   Operation 620 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%mult_V_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_250, i2 0"   --->   Operation 621 'bitconcatenate' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1171_463 = zext i10 %mult_V_49"   --->   Operation 622 'zext' 'zext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (1.41ns)   --->   "%sub_ln1171 = sub i11 0, i11 %zext_ln1171_463"   --->   Operation 623 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_459, i14 16363"   --->   Operation 624 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171, i32 1, i32 13"   --->   Operation 625 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 626 [1/1] (1.41ns)   --->   "%sub_ln1171_920 = sub i11 %zext_ln1171_458, i11 %zext_ln1171_463"   --->   Operation 626 'sub' 'sub_ln1171_920' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_920, i32 1, i32 10"   --->   Operation 627 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 628 [1/1] (3.81ns)   --->   "%mul_ln717_109 = mul i12 %zext_ln1171_461, i12 11"   --->   Operation 628 'mul' 'mul_ln717_109' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_109, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (1.41ns)   --->   "%sub_ln717 = sub i11 %zext_ln1171_463, i11 %zext_ln1171_458"   --->   Operation 630 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717, i32 1, i32 10"   --->   Operation 631 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (1.41ns)   --->   "%add_ln717_147 = add i11 %zext_ln1171_463, i11 %zext_ln1171_458"   --->   Operation 632 'add' 'add_ln717_147' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_147, i32 1, i32 10"   --->   Operation 633 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (3.81ns)   --->   "%mul_ln1171_79 = mul i14 %zext_ln1171_459, i14 16359"   --->   Operation 634 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_79, i32 1, i32 13"   --->   Operation 635 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (1.30ns)   --->   "%sub_ln1171_417 = sub i9 0, i9 %zext_ln1171"   --->   Operation 636 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_417, i32 1, i32 8"   --->   Operation 637 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1171_467 = zext i8 %p_read_249"   --->   Operation 638 'zext' 'zext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1171_468 = zext i8 %p_read_249"   --->   Operation 639 'zext' 'zext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln1171_470 = zext i8 %p_read_249"   --->   Operation 640 'zext' 'zext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_249, i2 0"   --->   Operation 641 'bitconcatenate' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln717_588 = zext i10 %mult_V_67"   --->   Operation 642 'zext' 'zext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_112 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_249, i3 0"   --->   Operation 643 'bitconcatenate' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln717_592 = zext i11 %mult_V_112"   --->   Operation 644 'zext' 'zext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (1.48ns)   --->   "%sub_ln1171_418 = sub i12 0, i12 %zext_ln717_592"   --->   Operation 645 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln717_857 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_418, i32 1, i32 11"   --->   Operation 646 'partselect' 'trunc_ln717_857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (1.41ns)   --->   "%sub_ln1171_419 = sub i11 0, i11 %zext_ln717_588"   --->   Operation 647 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_419, i32 1, i32 10"   --->   Operation 648 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (1.30ns)   --->   "%sub_ln1171_420 = sub i9 0, i9 %zext_ln1171_468"   --->   Operation 649 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_420, i32 1, i32 8"   --->   Operation 650 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 651 [1/1] (1.48ns)   --->   "%sub_ln717_198 = sub i12 %zext_ln717_592, i12 %zext_ln1171_466"   --->   Operation 651 'sub' 'sub_ln717_198' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_198, i32 1, i32 11"   --->   Operation 652 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (3.81ns)   --->   "%mul_ln1171_81 = mul i13 %zext_ln1171_467, i13 8181"   --->   Operation 653 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_81, i32 1, i32 12"   --->   Operation 654 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (1.41ns)   --->   "%add_ln717_151 = add i11 %zext_ln717_588, i11 %zext_ln1171_470"   --->   Operation 655 'add' 'add_ln717_151' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_151, i32 1, i32 10"   --->   Operation 656 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln717_601 = zext i10 %mult_V_93"   --->   Operation 657 'zext' 'zext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (1.48ns)   --->   "%sub_ln1171_922 = sub i12 %zext_ln1171_466, i12 %zext_ln717_592"   --->   Operation 658 'sub' 'sub_ln1171_922' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln717_868 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_922, i32 1, i32 11"   --->   Operation 659 'partselect' 'trunc_ln717_868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (1.48ns)   --->   "%add_ln717_152 = add i12 %zext_ln717_592, i12 %zext_ln1171_466"   --->   Operation 660 'add' 'add_ln717_152' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_152, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1171_474 = zext i8 %p_read_248"   --->   Operation 662 'zext' 'zext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln1171_475 = zext i8 %p_read_248"   --->   Operation 663 'zext' 'zext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1171_476 = zext i8 %p_read_248"   --->   Operation 664 'zext' 'zext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln1171_477 = zext i8 %p_read_248"   --->   Operation 665 'zext' 'zext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln1171_478 = zext i8 %p_read_248"   --->   Operation 666 'zext' 'zext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1171_479 = zext i8 %p_read_248"   --->   Operation 667 'zext' 'zext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln717_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_248, i4 0"   --->   Operation 668 'bitconcatenate' 'shl_ln717_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln717_603 = zext i12 %shl_ln717_100"   --->   Operation 669 'zext' 'zext_ln717_603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_140 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_248, i1 0"   --->   Operation 670 'bitconcatenate' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln717_604 = zext i9 %mult_V_140"   --->   Operation 671 'zext' 'zext_ln717_604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln717_605 = zext i9 %mult_V_140"   --->   Operation 672 'zext' 'zext_ln717_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 673 [1/1] (1.54ns)   --->   "%sub_ln717_201 = sub i13 %zext_ln717_603, i13 %zext_ln717_605"   --->   Operation 673 'sub' 'sub_ln717_201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln717_870 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_201, i32 1, i32 12"   --->   Operation 674 'partselect' 'trunc_ln717_870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%mult_V_134 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_248, i3 0"   --->   Operation 675 'bitconcatenate' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln717_607 = zext i11 %mult_V_134"   --->   Operation 676 'zext' 'zext_ln717_607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln717_608 = zext i11 %mult_V_134"   --->   Operation 677 'zext' 'zext_ln717_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 678 [1/1] (1.48ns)   --->   "%sub_ln717_202 = sub i12 %zext_ln717_608, i12 %zext_ln1171_475"   --->   Operation 678 'sub' 'sub_ln717_202' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln717_871 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_202, i32 1, i32 11"   --->   Operation 679 'partselect' 'trunc_ln717_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1171_481 = zext i9 %mult_V_140"   --->   Operation 680 'zext' 'zext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (1.36ns)   --->   "%sub_ln1171_426 = sub i10 0, i10 %zext_ln1171_481"   --->   Operation 681 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln717_873 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_426, i32 1, i32 9"   --->   Operation 682 'partselect' 'trunc_ln717_873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%mult_V_151 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_248, i2 0"   --->   Operation 683 'bitconcatenate' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln1171_482 = zext i10 %mult_V_151"   --->   Operation 684 'zext' 'zext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (1.41ns)   --->   "%sub_ln1171_924 = sub i11 %zext_ln1171_477, i11 %zext_ln1171_482"   --->   Operation 685 'sub' 'sub_ln1171_924' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln717_875 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_924, i32 1, i32 10"   --->   Operation 686 'partselect' 'trunc_ln717_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 687 [1/1] (1.48ns)   --->   "%add_ln717_154 = add i12 %zext_ln717_608, i12 %zext_ln1171_475"   --->   Operation 687 'add' 'add_ln717_154' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_154, i32 1, i32 11"   --->   Operation 688 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln42_647 = zext i11 %mult_V_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'zext' 'zext_ln42_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln42_267 = zext i9 %mult_V_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'zext' 'zext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 691 [1/1] (1.41ns)   --->   "%sub_ln1171_428 = sub i11 0, i11 %zext_ln1171_482"   --->   Operation 691 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln717_877 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_428, i32 1, i32 10"   --->   Operation 692 'partselect' 'trunc_ln717_877' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 693 [1/1] (3.81ns)   --->   "%mul_ln1171_82 = mul i13 %zext_ln1171_478, i13 8179"   --->   Operation 693 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln717_880 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_82, i32 1, i32 12"   --->   Operation 694 'partselect' 'trunc_ln717_880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 695 [1/1] (1.48ns)   --->   "%add_ln717_155 = add i12 %zext_ln717_608, i12 %zext_ln717_604"   --->   Operation 695 'add' 'add_ln717_155' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_155, i32 1, i32 11"   --->   Operation 696 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (1.30ns)   --->   "%sub_ln1171_434 = sub i9 0, i9 %zext_ln1171_479"   --->   Operation 697 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln717_882 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_434, i32 1, i32 8"   --->   Operation 698 'partselect' 'trunc_ln717_882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (1.41ns)   --->   "%add_ln717_156 = add i11 %zext_ln1171_482, i11 %zext_ln1171_477"   --->   Operation 699 'add' 'add_ln717_156' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_156, i32 1, i32 10"   --->   Operation 700 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln717_612 = zext i10 %mult_V_164"   --->   Operation 701 'zext' 'zext_ln717_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 702 [1/1] (1.54ns)   --->   "%add_ln717_157 = add i13 %zext_ln717_603, i13 %zext_ln1171_478"   --->   Operation 702 'add' 'add_ln717_157' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_157, i32 1, i32 12"   --->   Operation 703 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (3.81ns)   --->   "%mul_ln717_111 = mul i12 %zext_ln1171_475, i12 11"   --->   Operation 704 'mul' 'mul_ln717_111' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_111, i32 1, i32 11"   --->   Operation 705 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (1.48ns)   --->   "%sub_ln1171_925 = sub i12 %zext_ln1171_475, i12 %zext_ln717_608"   --->   Operation 706 'sub' 'sub_ln1171_925' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln717_885 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_925, i32 1, i32 11"   --->   Operation 707 'partselect' 'trunc_ln717_885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (3.81ns)   --->   "%mul_ln717_112 = mul i13 %zext_ln1171_478, i13 22"   --->   Operation 708 'mul' 'mul_ln717_112' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_112, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 710 [1/1] (1.41ns)   --->   "%sub_ln717_205 = sub i11 %zext_ln1171_482, i11 %zext_ln1171_477"   --->   Operation 710 'sub' 'sub_ln717_205' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_205, i32 1, i32 10"   --->   Operation 711 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 712 [1/1] (3.81ns)   --->   "%mul_ln1171_83 = mul i14 %zext_ln1171_474, i14 16362"   --->   Operation 712 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln717_887 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_83, i32 1, i32 13"   --->   Operation 713 'partselect' 'trunc_ln717_887' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%shl_ln717_101 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_248, i5 0"   --->   Operation 714 'bitconcatenate' 'shl_ln717_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln717_615 = zext i13 %shl_ln717_101"   --->   Operation 715 'zext' 'zext_ln717_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (1.53ns)   --->   "%sub_ln717_206 = sub i14 %zext_ln717_615, i14 %zext_ln717_607"   --->   Operation 716 'sub' 'sub_ln717_206' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_206, i32 1, i32 13"   --->   Operation 717 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln717_497 = sext i13 %mult_V_191"   --->   Operation 718 'sext' 'sext_ln717_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln717_616 = zext i14 %sext_ln717_497"   --->   Operation 719 'zext' 'zext_ln717_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln1171_484 = zext i8 %p_read_247"   --->   Operation 720 'zext' 'zext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1171_485 = zext i8 %p_read_247"   --->   Operation 721 'zext' 'zext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln1171_486 = zext i8 %p_read_247"   --->   Operation 722 'zext' 'zext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1171_487 = zext i8 %p_read_247"   --->   Operation 723 'zext' 'zext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln1171_488 = zext i8 %p_read_247"   --->   Operation 724 'zext' 'zext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%mult_V_252 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_247, i2 0"   --->   Operation 725 'bitconcatenate' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln1171_489 = zext i10 %mult_V_252"   --->   Operation 726 'zext' 'zext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (1.41ns)   --->   "%sub_ln1171_926 = sub i11 %zext_ln1171_488, i11 %zext_ln1171_489"   --->   Operation 727 'sub' 'sub_ln1171_926' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln717_889 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_926, i32 1, i32 10"   --->   Operation 728 'partselect' 'trunc_ln717_889' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_247, i32 1, i32 7"   --->   Operation 729 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln717_617 = zext i7 %mult_V_194"   --->   Operation 730 'zext' 'zext_ln717_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln42_649 = zext i7 %mult_V_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'zext' 'zext_ln42_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln42_270 = zext i7 %mult_V_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'zext' 'zext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%shl_ln717_102 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_247, i3 0"   --->   Operation 733 'bitconcatenate' 'shl_ln717_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln717_618 = zext i11 %shl_ln717_102"   --->   Operation 734 'zext' 'zext_ln717_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 735 [1/1] (1.48ns)   --->   "%add_ln717_158 = add i12 %zext_ln717_618, i12 %zext_ln1171_486"   --->   Operation 735 'add' 'add_ln717_158' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_158, i32 1, i32 11"   --->   Operation 736 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 737 [1/1] (1.41ns)   --->   "%add_ln717_159 = add i11 %zext_ln1171_489, i11 %zext_ln1171_488"   --->   Operation 737 'add' 'add_ln717_159' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_159, i32 1, i32 10"   --->   Operation 738 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln717_622 = zext i10 %mult_V_196"   --->   Operation 739 'zext' 'zext_ln717_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%mult_V_203 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_247, i1 0"   --->   Operation 740 'bitconcatenate' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln1171_490 = zext i9 %mult_V_203"   --->   Operation 741 'zext' 'zext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1171_492 = zext i9 %mult_V_203"   --->   Operation 742 'zext' 'zext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 743 [1/1] (1.36ns)   --->   "%sub_ln1171_435 = sub i10 0, i10 %zext_ln1171_492"   --->   Operation 743 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln717_890 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_435, i32 1, i32 9"   --->   Operation 744 'partselect' 'trunc_ln717_890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (1.48ns)   --->   "%sub_ln1171_436 = sub i12 0, i12 %zext_ln717_618"   --->   Operation 745 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln717_500 = sext i12 %sub_ln1171_436"   --->   Operation 746 'sext' 'sext_ln717_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln717_891 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_436, i32 1, i32 11"   --->   Operation 747 'partselect' 'trunc_ln717_891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_247, i4 0"   --->   Operation 748 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1171_493 = zext i12 %shl_ln1171_s"   --->   Operation 749 'zext' 'zext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 750 [1/1] (1.54ns)   --->   "%sub_ln717_207 = sub i13 %zext_ln1171_493, i13 %zext_ln1171_484"   --->   Operation 750 'sub' 'sub_ln717_207' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 751 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_207, i32 1, i32 12"   --->   Operation 751 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 752 [1/1] (1.48ns)   --->   "%sub_ln717_208 = sub i12 %zext_ln717_618, i12 %zext_ln1171_486"   --->   Operation 752 'sub' 'sub_ln717_208' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_208, i32 1, i32 11"   --->   Operation 753 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln717_504 = sext i11 %mult_V_202"   --->   Operation 754 'sext' 'sext_ln717_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln717_624 = zext i14 %sext_ln717_504"   --->   Operation 755 'zext' 'zext_ln717_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 756 [1/1] (1.48ns)   --->   "%sub_ln1171_927 = sub i12 %zext_ln1171_486, i12 %zext_ln717_618"   --->   Operation 756 'sub' 'sub_ln1171_927' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln717_896 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_927, i32 1, i32 11"   --->   Operation 757 'partselect' 'trunc_ln717_896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 758 [1/1] (1.30ns)   --->   "%sub_ln1171_439 = sub i9 0, i9 %zext_ln1171_487"   --->   Operation 758 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_898 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_439, i32 1, i32 8"   --->   Operation 759 'partselect' 'trunc_ln717_898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 760 [1/1] (1.54ns)   --->   "%sub_ln1171_440 = sub i13 %sext_ln717_500, i13 %zext_ln1171_484"   --->   Operation 760 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln717_899 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_440, i32 1, i32 12"   --->   Operation 761 'partselect' 'trunc_ln717_899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 762 [1/1] (1.41ns)   --->   "%sub_ln717_210 = sub i11 %zext_ln1171_489, i11 %zext_ln1171_488"   --->   Operation 762 'sub' 'sub_ln717_210' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_210, i32 1, i32 10"   --->   Operation 763 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 764 [1/1] (3.81ns)   --->   "%mul_ln1171_84 = mul i14 %zext_ln1171_485, i14 16361"   --->   Operation 764 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln717_901 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_84, i32 1, i32 13"   --->   Operation 765 'partselect' 'trunc_ln717_901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 766 [1/1] (1.54ns)   --->   "%sub_ln1171_442 = sub i13 %sext_ln717_500, i13 %zext_ln1171_490"   --->   Operation 766 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln717_904 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_442, i32 1, i32 12"   --->   Operation 767 'partselect' 'trunc_ln717_904' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 768 [1/1] (3.81ns)   --->   "%mul_ln717_113 = mul i12 %zext_ln1171_486, i12 11"   --->   Operation 768 'mul' 'mul_ln717_113' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%mult_V_245 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_113, i32 1, i32 11"   --->   Operation 769 'partselect' 'mult_V_245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln1171_495 = zext i8 %p_read_246"   --->   Operation 770 'zext' 'zext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1171_496 = zext i8 %p_read_246"   --->   Operation 771 'zext' 'zext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln1171_497 = zext i8 %p_read_246"   --->   Operation 772 'zext' 'zext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln1171_498 = zext i8 %p_read_246"   --->   Operation 773 'zext' 'zext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%mult_V_256 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_246, i1 0"   --->   Operation 774 'bitconcatenate' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln717_629 = zext i9 %mult_V_256"   --->   Operation 775 'zext' 'zext_ln717_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln717_630 = zext i9 %mult_V_256"   --->   Operation 776 'zext' 'zext_ln717_630' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln42_280 = zext i9 %mult_V_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln717_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_246, i4 0"   --->   Operation 778 'bitconcatenate' 'shl_ln717_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln717_632 = zext i12 %shl_ln717_103"   --->   Operation 779 'zext' 'zext_ln717_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 780 [1/1] (1.54ns)   --->   "%sub_ln717_212 = sub i13 %zext_ln717_632, i13 %zext_ln717_630"   --->   Operation 780 'sub' 'sub_ln717_212' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_212, i32 1, i32 12"   --->   Operation 781 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln717_635 = zext i7 %mult_V_258"   --->   Operation 782 'zext' 'zext_ln717_635' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln1171_81 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_246, i3 0"   --->   Operation 783 'bitconcatenate' 'shl_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1171_499 = zext i11 %shl_ln1171_81"   --->   Operation 784 'zext' 'zext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 785 [1/1] (1.48ns)   --->   "%sub_ln1171_443 = sub i12 0, i12 %zext_ln1171_499"   --->   Operation 785 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i12 %sub_ln1171_443"   --->   Operation 786 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 787 [1/1] (1.54ns)   --->   "%sub_ln1171_444 = sub i13 %sext_ln1171_108, i13 %zext_ln1171_497"   --->   Operation 787 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_906 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_444, i32 1, i32 12"   --->   Operation 788 'partselect' 'trunc_ln717_906' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_246, i2 0"   --->   Operation 789 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1171_500 = zext i10 %tmp_s"   --->   Operation 790 'zext' 'zext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 791 [1/1] (1.41ns)   --->   "%sub_ln1171_928 = sub i11 %zext_ln1171_498, i11 %zext_ln1171_500"   --->   Operation 791 'sub' 'sub_ln1171_928' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln717_907 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_928, i32 1, i32 10"   --->   Operation 792 'partselect' 'trunc_ln717_907' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 793 [1/1] (1.54ns)   --->   "%sub_ln1171_445 = sub i13 %sext_ln1171_108, i13 %zext_ln717_630"   --->   Operation 793 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln717_908 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_445, i32 1, i32 12"   --->   Operation 794 'partselect' 'trunc_ln717_908' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 795 [1/1] (1.54ns)   --->   "%add_ln717_160 = add i13 %zext_ln717_632, i13 %zext_ln717_630"   --->   Operation 795 'add' 'add_ln717_160' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 796 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_160, i32 1, i32 12"   --->   Operation 796 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 797 [1/1] (1.41ns)   --->   "%sub_ln1171_446 = sub i11 0, i11 %zext_ln1171_500"   --->   Operation 797 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln717_511 = sext i11 %sub_ln1171_446"   --->   Operation 798 'sext' 'sext_ln717_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln717_909 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_446, i32 1, i32 10"   --->   Operation 799 'partselect' 'trunc_ln717_909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 800 [1/1] (1.48ns)   --->   "%sub_ln717_213 = sub i12 %zext_ln1171_499, i12 %zext_ln1171_494"   --->   Operation 800 'sub' 'sub_ln717_213' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 801 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_213, i32 1, i32 11"   --->   Operation 801 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln717_514 = sext i11 %mult_V_266"   --->   Operation 802 'sext' 'sext_ln717_514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln717_636 = zext i14 %sext_ln717_514"   --->   Operation 803 'zext' 'zext_ln717_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 804 [1/1] (1.48ns)   --->   "%sub_ln1171_447 = sub i12 %zext_ln717_629, i12 %zext_ln1171_499"   --->   Operation 804 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln717_911 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_447, i32 1, i32 11"   --->   Operation 805 'partselect' 'trunc_ln717_911' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 806 [1/1] (1.48ns)   --->   "%add_ln717_161 = add i12 %zext_ln1171_499, i12 %zext_ln717_629"   --->   Operation 806 'add' 'add_ln717_161' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 807 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_161, i32 1, i32 11"   --->   Operation 807 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 808 [1/1] (1.41ns)   --->   "%sub_ln717_214 = sub i11 %zext_ln1171_500, i11 %zext_ln1171_498"   --->   Operation 808 'sub' 'sub_ln717_214' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 809 [1/1] (0.00ns)   --->   "%mult_V_280 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_214, i32 1, i32 10"   --->   Operation 809 'partselect' 'mult_V_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 810 [1/1] (1.48ns)   --->   "%sub_ln1171_449 = sub i12 %sext_ln717_511, i12 %zext_ln1171_494"   --->   Operation 810 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln717_914 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_449, i32 1, i32 11"   --->   Operation 811 'partselect' 'trunc_ln717_914' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 812 [1/1] (1.41ns)   --->   "%add_ln717_162 = add i11 %zext_ln1171_500, i11 %zext_ln1171_498"   --->   Operation 812 'add' 'add_ln717_162' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_162, i32 1, i32 10"   --->   Operation 813 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln717_640 = zext i10 %mult_V_290"   --->   Operation 814 'zext' 'zext_ln717_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 815 [1/1] (1.48ns)   --->   "%sub_ln717_215 = sub i12 %zext_ln1171_499, i12 %zext_ln717_629"   --->   Operation 815 'sub' 'sub_ln717_215' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln717_915 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_215, i32 1, i32 11"   --->   Operation 816 'partselect' 'trunc_ln717_915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 817 [1/1] (1.30ns)   --->   "%sub_ln1171_450 = sub i9 0, i9 %zext_ln1171_496"   --->   Operation 817 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln717_916 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_450, i32 1, i32 8"   --->   Operation 818 'partselect' 'trunc_ln717_916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 819 [1/1] (3.81ns)   --->   "%mul_ln1171_85 = mul i13 %zext_ln1171_497, i13 8181"   --->   Operation 819 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln717_917 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_85, i32 1, i32 12"   --->   Operation 820 'partselect' 'trunc_ln717_917' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 821 [1/1] (1.54ns)   --->   "%sub_ln1171_929 = sub i13 %zext_ln1171_497, i13 %zext_ln717_632"   --->   Operation 821 'sub' 'sub_ln1171_929' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln717_919 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_929, i32 1, i32 12"   --->   Operation 822 'partselect' 'trunc_ln717_919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln42_286 = zext i8 %p_read_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'zext' 'zext_ln42_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln42_289 = zext i8 %p_read_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'zext' 'zext_ln42_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 825 [1/1] (1.30ns)   --->   "%sub_ln1171_452 = sub i9 0, i9 %zext_ln42_289"   --->   Operation 825 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln717_921 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_452, i32 1, i32 8"   --->   Operation 826 'partselect' 'trunc_ln717_921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln717_104 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_245, i3 0"   --->   Operation 827 'bitconcatenate' 'shl_ln717_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln717_643 = zext i11 %shl_ln717_104"   --->   Operation 828 'zext' 'zext_ln717_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 829 [1/1] (1.48ns)   --->   "%add_ln717_163 = add i12 %zext_ln717_643, i12 %zext_ln42_287"   --->   Operation 829 'add' 'add_ln717_163' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_163, i32 1, i32 11"   --->   Operation 830 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 831 [1/1] (0.00ns)   --->   "%shl_ln1171_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_245, i4 0"   --->   Operation 831 'bitconcatenate' 'shl_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln1171_502 = zext i12 %shl_ln1171_82"   --->   Operation 832 'zext' 'zext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%mult_V_345 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_245, i1 0"   --->   Operation 833 'bitconcatenate' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln1171_503 = zext i9 %mult_V_345"   --->   Operation 834 'zext' 'zext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln1171_504 = zext i9 %mult_V_345"   --->   Operation 835 'zext' 'zext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln1171_505 = zext i9 %mult_V_345"   --->   Operation 836 'zext' 'zext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1171_506 = zext i9 %mult_V_345"   --->   Operation 837 'zext' 'zext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (1.54ns)   --->   "%sub_ln1171_453 = sub i13 %zext_ln1171_506, i13 %zext_ln1171_502"   --->   Operation 838 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln717_923 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_453, i32 1, i32 12"   --->   Operation 839 'partselect' 'trunc_ln717_923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln42_116 = sext i12 %trunc_ln717_923" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'sext' 'sext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%mult_V_337 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_245, i2 0"   --->   Operation 841 'bitconcatenate' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1171_507 = zext i10 %mult_V_337"   --->   Operation 842 'zext' 'zext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln1171_508 = zext i10 %mult_V_337"   --->   Operation 843 'zext' 'zext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1171_509 = zext i10 %mult_V_337"   --->   Operation 844 'zext' 'zext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 845 [1/1] (1.41ns)   --->   "%sub_ln1171_454 = sub i11 0, i11 %zext_ln1171_509"   --->   Operation 845 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln717_521 = sext i11 %sub_ln1171_454"   --->   Operation 846 'sext' 'sext_ln717_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln717_924 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_454, i32 1, i32 10"   --->   Operation 847 'partselect' 'trunc_ln717_924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 848 [1/1] (3.81ns)   --->   "%mul_ln717_116 = mul i12 %zext_ln42_287, i12 11"   --->   Operation 848 'mul' 'mul_ln717_116' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_116, i32 1, i32 11"   --->   Operation 849 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (1.48ns)   --->   "%sub_ln1171_455 = sub i12 %sext_ln717_521, i12 %zext_ln42_287"   --->   Operation 850 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln717_925 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_455, i32 1, i32 11"   --->   Operation 851 'partselect' 'trunc_ln717_925' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (1.54ns)   --->   "%add_ln717_164 = add i13 %zext_ln1171_502, i13 %zext_ln1171_507"   --->   Operation 852 'add' 'add_ln717_164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_164, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 854 [1/1] (1.48ns)   --->   "%sub_ln1171_930 = sub i12 %zext_ln42_287, i12 %zext_ln717_643"   --->   Operation 854 'sub' 'sub_ln1171_930' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln717_926 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_930, i32 1, i32 11"   --->   Operation 855 'partselect' 'trunc_ln717_926' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 856 [1/1] (1.36ns)   --->   "%sub_ln1171_456 = sub i10 0, i10 %zext_ln1171_505"   --->   Operation 856 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln717_927 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_456, i32 1, i32 9"   --->   Operation 857 'partselect' 'trunc_ln717_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 858 [1/1] (1.54ns)   --->   "%sub_ln1171_457 = sub i13 0, i13 %zext_ln1171_502"   --->   Operation 858 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i13 %sub_ln1171_457"   --->   Operation 859 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 860 [1/1] (1.53ns)   --->   "%sub_ln1171_458 = sub i14 %sext_ln1171_109, i14 %zext_ln1171_508"   --->   Operation 860 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln717_928 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_458, i32 1, i32 13"   --->   Operation 861 'partselect' 'trunc_ln717_928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 862 [1/1] (1.41ns)   --->   "%sub_ln717_217 = sub i11 %zext_ln1171_509, i11 %zext_ln42_286"   --->   Operation 862 'sub' 'sub_ln717_217' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_342 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_217, i32 1, i32 10"   --->   Operation 863 'partselect' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln42_293 = zext i9 %mult_V_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'zext' 'zext_ln42_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 865 [1/1] (1.41ns)   --->   "%add_ln717_165 = add i11 %zext_ln1171_509, i11 %zext_ln42_286"   --->   Operation 865 'add' 'add_ln717_165' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 866 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_165, i32 1, i32 10"   --->   Operation 866 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 867 [1/1] (1.48ns)   --->   "%sub_ln1171_459 = sub i12 0, i12 %zext_ln717_643"   --->   Operation 867 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i12 %sub_ln1171_459"   --->   Operation 868 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 869 [1/1] (1.54ns)   --->   "%sub_ln1171_460 = sub i13 %sext_ln1171_110, i13 %zext_ln1171_506"   --->   Operation 869 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln717_930 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_460, i32 1, i32 12"   --->   Operation 870 'partselect' 'trunc_ln717_930' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 871 [1/1] (1.48ns)   --->   "%sub_ln1171_461 = sub i12 %zext_ln1171_504, i12 %zext_ln717_643"   --->   Operation 871 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln717_931 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_461, i32 1, i32 11"   --->   Operation 872 'partselect' 'trunc_ln717_931' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 873 [1/1] (1.54ns)   --->   "%sub_ln717_218 = sub i13 %zext_ln1171_502, i13 %zext_ln1171_506"   --->   Operation 873 'sub' 'sub_ln717_218' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_218, i32 1, i32 12"   --->   Operation 874 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 875 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %zext_ln1171_507, i13 %zext_ln1171_502"   --->   Operation 875 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln717_933 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_462, i32 1, i32 12"   --->   Operation 876 'partselect' 'trunc_ln717_933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 877 [1/1] (1.41ns)   --->   "%sub_ln1171_931 = sub i11 %zext_ln42_286, i11 %zext_ln1171_509"   --->   Operation 877 'sub' 'sub_ln1171_931' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln717_934 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_931, i32 1, i32 10"   --->   Operation 878 'partselect' 'trunc_ln717_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 879 [1/1] (1.54ns)   --->   "%sub_ln717_219 = sub i13 %zext_ln1171_502, i13 %zext_ln1171_507"   --->   Operation 879 'sub' 'sub_ln717_219' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_935 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_219, i32 1, i32 12"   --->   Operation 880 'partselect' 'trunc_ln717_935' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln717_936 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_457, i32 1, i32 12"   --->   Operation 881 'partselect' 'trunc_ln717_936' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 882 [1/1] (1.53ns)   --->   "%sub_ln1171_463 = sub i14 %sext_ln1171_109, i14 %zext_ln1171_503"   --->   Operation 882 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln717_937 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_463, i32 1, i32 13"   --->   Operation 883 'partselect' 'trunc_ln717_937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln1171_510 = zext i8 %p_read_244"   --->   Operation 884 'zext' 'zext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln1171_511 = zext i8 %p_read_244"   --->   Operation 885 'zext' 'zext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1171_512 = zext i8 %p_read_244"   --->   Operation 886 'zext' 'zext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln1171_513 = zext i8 %p_read_244"   --->   Operation 887 'zext' 'zext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln1171_515 = zext i8 %p_read_244"   --->   Operation 888 'zext' 'zext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_420 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_244, i2 0"   --->   Operation 889 'bitconcatenate' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln717_651 = zext i10 %mult_V_420"   --->   Operation 890 'zext' 'zext_ln717_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln717_652 = zext i10 %mult_V_420"   --->   Operation 891 'zext' 'zext_ln717_652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 892 [1/1] (1.41ns)   --->   "%sub_ln717_220 = sub i11 %zext_ln717_652, i11 %zext_ln1171_512"   --->   Operation 892 'sub' 'sub_ln717_220' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_220, i32 1, i32 10"   --->   Operation 893 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 894 [1/1] (1.30ns)   --->   "%sub_ln1171_464 = sub i9 0, i9 %zext_ln1171_515"   --->   Operation 894 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln717_939 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_464, i32 1, i32 8"   --->   Operation 895 'partselect' 'trunc_ln717_939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln1171_83 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_244, i4 0"   --->   Operation 896 'bitconcatenate' 'shl_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1171_516 = zext i12 %shl_ln1171_83"   --->   Operation 897 'zext' 'zext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 898 [1/1] (1.54ns)   --->   "%sub_ln1171_465 = sub i13 %zext_ln717_651, i13 %zext_ln1171_516"   --->   Operation 898 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln717_940 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_465, i32 1, i32 12"   --->   Operation 899 'partselect' 'trunc_ln717_940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln42_122 = sext i12 %trunc_ln717_940" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'sext' 'sext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln42_296 = zext i7 %mult_V_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'zext' 'zext_ln42_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_408 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_244, i1 0"   --->   Operation 902 'bitconcatenate' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln1171_517 = zext i9 %mult_V_408"   --->   Operation 903 'zext' 'zext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 904 [1/1] (1.54ns)   --->   "%sub_ln717_221 = sub i13 %zext_ln1171_516, i13 %zext_ln1171_511"   --->   Operation 904 'sub' 'sub_ln717_221' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 905 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_221, i32 1, i32 12"   --->   Operation 905 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln717_534 = sext i12 %mult_V_394"   --->   Operation 906 'sext' 'sext_ln717_534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln717_654 = zext i14 %sext_ln717_534"   --->   Operation 907 'zext' 'zext_ln717_654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 908 [1/1] (0.00ns)   --->   "%shl_ln717_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_244, i3 0"   --->   Operation 908 'bitconcatenate' 'shl_ln717_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln717_655 = zext i11 %shl_ln717_105"   --->   Operation 909 'zext' 'zext_ln717_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 910 [1/1] (1.41ns)   --->   "%sub_ln1171_467 = sub i11 0, i11 %zext_ln717_652"   --->   Operation 910 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln717_943 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_467, i32 1, i32 10"   --->   Operation 911 'partselect' 'trunc_ln717_943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln717_657 = zext i9 %mult_V_408"   --->   Operation 912 'zext' 'zext_ln717_657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 913 [1/1] (1.54ns)   --->   "%sub_ln717_222 = sub i13 %zext_ln1171_516, i13 %zext_ln1171_517"   --->   Operation 913 'sub' 'sub_ln717_222' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_222, i32 1, i32 12"   --->   Operation 914 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 915 [1/1] (1.48ns)   --->   "%sub_ln1171_468 = sub i12 0, i12 %zext_ln717_655"   --->   Operation 915 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln717_945 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_468, i32 1, i32 11"   --->   Operation 916 'partselect' 'trunc_ln717_945' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln42_651 = zext i9 %mult_V_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'zext' 'zext_ln42_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 918 [1/1] (3.81ns)   --->   "%mul_ln1171_87 = mul i13 %zext_ln1171_511, i13 8181"   --->   Operation 918 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln717_947 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_87, i32 1, i32 12"   --->   Operation 919 'partselect' 'trunc_ln717_947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 920 [1/1] (3.81ns)   --->   "%mul_ln1171_88 = mul i14 %zext_ln1171_510, i14 16361"   --->   Operation 920 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln717_948 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_88, i32 1, i32 13"   --->   Operation 921 'partselect' 'trunc_ln717_948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 922 [1/1] (1.48ns)   --->   "%add_ln717_167 = add i12 %zext_ln717_655, i12 %zext_ln717_657"   --->   Operation 922 'add' 'add_ln717_167' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%mult_V_422 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_167, i32 1, i32 11"   --->   Operation 923 'partselect' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (1.54ns)   --->   "%sub_ln1171_469 = sub i13 %zext_ln1171_517, i13 %zext_ln1171_516"   --->   Operation 924 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln717_949 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_469, i32 1, i32 12"   --->   Operation 925 'partselect' 'trunc_ln717_949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln717_542 = sext i12 %trunc_ln717_949"   --->   Operation 926 'sext' 'sext_ln717_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (1.41ns)   --->   "%sub_ln1171_933 = sub i11 %zext_ln1171_512, i11 %zext_ln717_652"   --->   Operation 927 'sub' 'sub_ln1171_933' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln717_951 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_933, i32 1, i32 10"   --->   Operation 928 'partselect' 'trunc_ln717_951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (1.54ns)   --->   "%sub_ln1171_470 = sub i13 0, i13 %zext_ln1171_516"   --->   Operation 929 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i13 %sub_ln1171_470"   --->   Operation 930 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (1.53ns)   --->   "%sub_ln1171_471 = sub i14 %sext_ln1171_111, i14 %zext_ln1171_510"   --->   Operation 931 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln717_953 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_471, i32 1, i32 13"   --->   Operation 932 'partselect' 'trunc_ln717_953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (1.54ns)   --->   "%add_ln717_168 = add i13 %zext_ln1171_516, i13 %zext_ln717_651"   --->   Operation 933 'add' 'add_ln717_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_168, i32 1, i32 12"   --->   Operation 934 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln1171_521 = zext i8 %p_read_243"   --->   Operation 935 'zext' 'zext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln1171_522 = zext i8 %p_read_243"   --->   Operation 936 'zext' 'zext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln1171_523 = zext i8 %p_read_243"   --->   Operation 937 'zext' 'zext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln1171_524 = zext i8 %p_read_243"   --->   Operation 938 'zext' 'zext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%mult_V_496 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_243, i2 0"   --->   Operation 939 'bitconcatenate' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln717_662 = zext i10 %mult_V_496"   --->   Operation 940 'zext' 'zext_ln717_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 941 [1/1] (1.41ns)   --->   "%add_ln717_169 = add i11 %zext_ln717_662, i11 %zext_ln1171_524"   --->   Operation 941 'add' 'add_ln717_169' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 942 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_169, i32 1, i32 10"   --->   Operation 942 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln42_306 = zext i10 %mult_V_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'zext' 'zext_ln42_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (1.41ns)   --->   "%sub_ln717_225 = sub i11 %zext_ln717_662, i11 %zext_ln1171_524"   --->   Operation 944 'sub' 'sub_ln717_225' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_225, i32 1, i32 10"   --->   Operation 945 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 946 [1/1] (0.00ns)   --->   "%shl_ln1171_84 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_243, i3 0"   --->   Operation 946 'bitconcatenate' 'shl_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln1171_525 = zext i11 %shl_ln1171_84"   --->   Operation 947 'zext' 'zext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 948 [1/1] (1.48ns)   --->   "%sub_ln1171_472 = sub i12 0, i12 %zext_ln1171_525"   --->   Operation 948 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln717_955 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_472, i32 1, i32 11"   --->   Operation 949 'partselect' 'trunc_ln717_955' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 950 [1/1] (3.81ns)   --->   "%mul_ln1171_89 = mul i13 %zext_ln1171_523, i13 8181"   --->   Operation 950 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_956 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_89, i32 1, i32 12"   --->   Operation 951 'partselect' 'trunc_ln717_956' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 952 [1/1] (0.00ns)   --->   "%mult_V_510 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_243, i1 0"   --->   Operation 952 'bitconcatenate' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln1171_526 = zext i9 %mult_V_510"   --->   Operation 953 'zext' 'zext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln1171_527 = zext i9 %mult_V_510"   --->   Operation 954 'zext' 'zext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 955 [1/1] (1.48ns)   --->   "%sub_ln1171_473 = sub i12 %zext_ln1171_527, i12 %zext_ln1171_525"   --->   Operation 955 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln717_957 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_473, i32 1, i32 11"   --->   Operation 956 'partselect' 'trunc_ln717_957' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 957 [1/1] (0.00ns)   --->   "%shl_ln717_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_243, i4 0"   --->   Operation 957 'bitconcatenate' 'shl_ln717_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln717_665 = zext i12 %shl_ln717_106"   --->   Operation 958 'zext' 'zext_ln717_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 959 [1/1] (1.54ns)   --->   "%sub_ln717_226 = sub i13 %zext_ln717_665, i13 %zext_ln1171_526"   --->   Operation 959 'sub' 'sub_ln717_226' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_226, i32 1, i32 12"   --->   Operation 960 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln717_548 = sext i12 %mult_V_458"   --->   Operation 961 'sext' 'sext_ln717_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln717_666 = zext i14 %sext_ln717_548"   --->   Operation 962 'zext' 'zext_ln717_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 963 [1/1] (1.54ns)   --->   "%sub_ln1171_934 = sub i13 %zext_ln1171_523, i13 %zext_ln717_665"   --->   Operation 963 'sub' 'sub_ln1171_934' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln717_959 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_934, i32 1, i32 12"   --->   Operation 964 'partselect' 'trunc_ln717_959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln717_667 = zext i11 %mult_V_460"   --->   Operation 965 'zext' 'zext_ln717_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 966 [1/1] (3.81ns)   --->   "%mul_ln717_119 = mul i13 %zext_ln1171_523, i13 21"   --->   Operation 966 'mul' 'mul_ln717_119' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_119, i32 1, i32 12"   --->   Operation 967 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1171_528 = zext i10 %mult_V_496"   --->   Operation 968 'zext' 'zext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln1171_529 = zext i10 %mult_V_496"   --->   Operation 969 'zext' 'zext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 970 [1/1] (1.41ns)   --->   "%sub_ln1171_474 = sub i11 0, i11 %zext_ln717_662"   --->   Operation 970 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln717_960 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_474, i32 1, i32 10"   --->   Operation 971 'partselect' 'trunc_ln717_960' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 972 [1/1] (1.41ns)   --->   "%sub_ln1171_935 = sub i11 %zext_ln1171_524, i11 %zext_ln717_662"   --->   Operation 972 'sub' 'sub_ln1171_935' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln717_961 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_935, i32 1, i32 10"   --->   Operation 973 'partselect' 'trunc_ln717_961' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 974 [1/1] (1.48ns)   --->   "%sub_ln717_227 = sub i12 %zext_ln1171_525, i12 %zext_ln1171_527"   --->   Operation 974 'sub' 'sub_ln717_227' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_227, i32 1, i32 11"   --->   Operation 975 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 976 [1/1] (1.48ns)   --->   "%add_ln717_170 = add i12 %zext_ln1171_525, i12 %zext_ln1171_520"   --->   Operation 976 'add' 'add_ln717_170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_170, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 977 'partselect' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln42_308 = zext i7 %mult_V_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 978 'zext' 'zext_ln42_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 979 [1/1] (1.54ns)   --->   "%sub_ln717_228 = sub i13 %zext_ln717_665, i13 %zext_ln1171_523"   --->   Operation 979 'sub' 'sub_ln717_228' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_228, i32 1, i32 12"   --->   Operation 980 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 981 [1/1] (1.30ns)   --->   "%sub_ln1171_475 = sub i9 0, i9 %zext_ln1171_522"   --->   Operation 981 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln717_964 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_475, i32 1, i32 8"   --->   Operation 982 'partselect' 'trunc_ln717_964' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 983 [1/1] (1.54ns)   --->   "%sub_ln1171_476 = sub i13 0, i13 %zext_ln717_665"   --->   Operation 983 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln717_554 = sext i13 %sub_ln1171_476"   --->   Operation 984 'sext' 'sext_ln717_554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln717_965 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_476, i32 1, i32 12"   --->   Operation 985 'partselect' 'trunc_ln717_965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 986 [1/1] (1.53ns)   --->   "%sub_ln1171_477 = sub i14 %sext_ln717_554, i14 %zext_ln1171_529"   --->   Operation 986 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln717_966 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_477, i32 1, i32 13"   --->   Operation 987 'partselect' 'trunc_ln717_966' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln42_310 = zext i10 %mult_V_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 988 'zext' 'zext_ln42_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 989 [1/1] (1.54ns)   --->   "%sub_ln1171_478 = sub i13 %zext_ln1171_528, i13 %zext_ln717_665"   --->   Operation 989 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln717_968 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_478, i32 1, i32 12"   --->   Operation 990 'partselect' 'trunc_ln717_968' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 991 [1/1] (1.54ns)   --->   "%sub_ln1171_479 = sub i13 %zext_ln1171_526, i13 %zext_ln717_665"   --->   Operation 991 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln717_969 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_479, i32 1, i32 12"   --->   Operation 992 'partselect' 'trunc_ln717_969' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 993 [1/1] (1.48ns)   --->   "%sub_ln717_229 = sub i12 %zext_ln1171_525, i12 %zext_ln1171_520"   --->   Operation 993 'sub' 'sub_ln717_229' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.00ns)   --->   "%mult_V_502 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_229, i32 1, i32 11"   --->   Operation 994 'partselect' 'mult_V_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 995 [1/1] (1.54ns)   --->   "%add_ln717_171 = add i13 %zext_ln717_665, i13 %zext_ln1171_526"   --->   Operation 995 'add' 'add_ln717_171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_171, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 996 'partselect' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln42_311 = zext i9 %mult_V_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 997 'zext' 'zext_ln42_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1171_530 = zext i8 %p_read_242"   --->   Operation 998 'zext' 'zext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 999 [1/1] (0.00ns)   --->   "%shl_ln1171_85 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_242, i2 0"   --->   Operation 999 'bitconcatenate' 'shl_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln1171_535 = zext i10 %shl_ln1171_85"   --->   Operation 1000 'zext' 'zext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1001 [1/1] (1.41ns)   --->   "%sub_ln1171_480 = sub i11 0, i11 %zext_ln1171_535"   --->   Operation 1001 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln717_557 = sext i11 %sub_ln1171_480"   --->   Operation 1002 'sext' 'sext_ln717_557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln717_971 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_480, i32 1, i32 10"   --->   Operation 1003 'partselect' 'trunc_ln717_971' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1171_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_242, i4 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1171_536 = zext i12 %shl_ln1171_86"   --->   Operation 1005 'zext' 'zext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1006 [1/1] (0.00ns)   --->   "%shl_ln1171_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_242, i1 0"   --->   Operation 1006 'bitconcatenate' 'shl_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln1171_537 = zext i9 %shl_ln1171_87"   --->   Operation 1007 'zext' 'zext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln1171_538 = zext i9 %shl_ln1171_87"   --->   Operation 1008 'zext' 'zext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln1171_539 = zext i9 %shl_ln1171_87"   --->   Operation 1009 'zext' 'zext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1171_540 = zext i9 %shl_ln1171_87"   --->   Operation 1010 'zext' 'zext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (1.54ns)   --->   "%sub_ln1171_481 = sub i13 %zext_ln1171_540, i13 %zext_ln1171_536"   --->   Operation 1011 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln717_972 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_481, i32 1, i32 12"   --->   Operation 1012 'partselect' 'trunc_ln717_972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln717_671 = zext i10 %shl_ln1171_85"   --->   Operation 1013 'zext' 'zext_ln717_671' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1014 [1/1] (1.41ns)   --->   "%sub_ln717_230 = sub i11 %zext_ln1171_535, i11 %zext_ln1171_530"   --->   Operation 1014 'sub' 'sub_ln717_230' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_230, i32 1, i32 10"   --->   Operation 1015 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1016 [1/1] (0.00ns)   --->   "%mult_V_523 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_242, i3 0"   --->   Operation 1016 'bitconcatenate' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln717_674 = zext i11 %mult_V_523"   --->   Operation 1017 'zext' 'zext_ln717_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1018 [1/1] (1.48ns)   --->   "%sub_ln717_231 = sub i12 %zext_ln717_674, i12 %zext_ln1171_533"   --->   Operation 1018 'sub' 'sub_ln717_231' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_231, i32 1, i32 11"   --->   Operation 1019 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1020 [1/1] (1.48ns)   --->   "%sub_ln1171_482 = sub i12 0, i12 %zext_ln717_674"   --->   Operation 1020 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i12 %sub_ln1171_482"   --->   Operation 1021 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (1.54ns)   --->   "%sub_ln1171_483 = sub i13 %sext_ln1171_112, i13 %zext_ln1171_540"   --->   Operation 1022 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln717_976 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_483, i32 1, i32 12"   --->   Operation 1023 'partselect' 'trunc_ln717_976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln42_312 = zext i7 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1024 'zext' 'zext_ln42_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln42_313 = zext i7 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1025 'zext' 'zext_ln42_313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln42_314 = zext i7 %mult_V_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1026 'zext' 'zext_ln42_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1027 [1/1] (1.41ns)   --->   "%add_ln717_172 = add i11 %zext_ln1171_535, i11 %zext_ln1171_530"   --->   Operation 1027 'add' 'add_ln717_172' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_172, i32 1, i32 10"   --->   Operation 1028 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1029 [1/1] (1.41ns)   --->   "%sub_ln1171_936 = sub i11 %zext_ln1171_530, i11 %zext_ln1171_535"   --->   Operation 1029 'sub' 'sub_ln1171_936' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln717_977 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_936, i32 1, i32 10"   --->   Operation 1030 'partselect' 'trunc_ln717_977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1031 [1/1] (1.54ns)   --->   "%sub_ln717_232 = sub i13 %zext_ln1171_536, i13 %zext_ln717_671"   --->   Operation 1031 'sub' 'sub_ln717_232' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_526 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_232, i32 1, i32 12"   --->   Operation 1032 'partselect' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1033 [1/1] (1.36ns)   --->   "%sub_ln1171_484 = sub i10 0, i10 %zext_ln1171_539"   --->   Operation 1033 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln717_979 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_484, i32 1, i32 9"   --->   Operation 1034 'partselect' 'trunc_ln717_979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1035 [1/1] (1.54ns)   --->   "%add_ln717_173 = add i13 %zext_ln1171_536, i13 %zext_ln717_671"   --->   Operation 1035 'add' 'add_ln717_173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_173, i32 1, i32 12"   --->   Operation 1036 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1037 [1/1] (1.48ns)   --->   "%sub_ln1171_485 = sub i12 %sext_ln717_557, i12 %zext_ln1171_533"   --->   Operation 1037 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln717_981 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_485, i32 1, i32 11"   --->   Operation 1038 'partselect' 'trunc_ln717_981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln717_982 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_482, i32 1, i32 11"   --->   Operation 1039 'partselect' 'trunc_ln717_982' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1040 [1/1] (1.48ns)   --->   "%sub_ln1171_487 = sub i12 %zext_ln1171_538, i12 %zext_ln717_674"   --->   Operation 1040 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln717_984 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_487, i32 1, i32 11"   --->   Operation 1041 'partselect' 'trunc_ln717_984' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1042 [1/1] (1.54ns)   --->   "%sub_ln1171_937 = sub i13 %zext_ln1171_531, i13 %zext_ln1171_536"   --->   Operation 1042 'sub' 'sub_ln1171_937' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln717_985 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_937, i32 1, i32 12"   --->   Operation 1043 'partselect' 'trunc_ln717_985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1044 [1/1] (1.48ns)   --->   "%sub_ln1171_938 = sub i12 %zext_ln1171_533, i12 %zext_ln717_674"   --->   Operation 1044 'sub' 'sub_ln1171_938' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln717_986 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_938, i32 1, i32 11"   --->   Operation 1045 'partselect' 'trunc_ln717_986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1046 [1/1] (1.54ns)   --->   "%sub_ln1171_488 = sub i13 0, i13 %zext_ln1171_536"   --->   Operation 1046 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln717_565 = sext i13 %sub_ln1171_488"   --->   Operation 1047 'sext' 'sext_ln717_565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln717_987 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_488, i32 1, i32 12"   --->   Operation 1048 'partselect' 'trunc_ln717_987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1049 [1/1] (1.54ns)   --->   "%add_ln717_174 = add i13 %zext_ln1171_536, i13 %zext_ln1171_531"   --->   Operation 1049 'add' 'add_ln717_174' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_174, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1050 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1051 [1/1] (1.53ns)   --->   "%sub_ln1171_489 = sub i14 %sext_ln717_565, i14 %zext_ln1171_537"   --->   Operation 1051 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln717_988 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_489, i32 1, i32 13"   --->   Operation 1052 'partselect' 'trunc_ln717_988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1053 [1/1] (1.48ns)   --->   "%add_ln717_175 = add i12 %zext_ln717_674, i12 %zext_ln1171_538"   --->   Operation 1053 'add' 'add_ln717_175' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_568 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_175, i32 1, i32 11"   --->   Operation 1054 'partselect' 'mult_V_568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln717_679 = zext i11 %mult_V_568"   --->   Operation 1055 'zext' 'zext_ln717_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1056 [1/1] (1.48ns)   --->   "%add_ln717_176 = add i12 %zext_ln717_674, i12 %zext_ln1171_533"   --->   Operation 1056 'add' 'add_ln717_176' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_573 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_176, i32 1, i32 11"   --->   Operation 1057 'partselect' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln1171_542 = zext i8 %p_read_241"   --->   Operation 1058 'zext' 'zext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln1171_544 = zext i8 %p_read_241"   --->   Operation 1059 'zext' 'zext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_577 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_241, i2 0"   --->   Operation 1060 'bitconcatenate' 'mult_V_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln717_680 = zext i10 %mult_V_577"   --->   Operation 1061 'zext' 'zext_ln717_680' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1062 [1/1] (1.41ns)   --->   "%sub_ln717_233 = sub i11 %zext_ln717_680, i11 %zext_ln1171_542"   --->   Operation 1062 'sub' 'sub_ln717_233' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.00ns)   --->   "%mult_V_576 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_233, i32 1, i32 10"   --->   Operation 1063 'partselect' 'mult_V_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1064 [1/1] (1.41ns)   --->   "%add_ln717_177 = add i11 %zext_ln717_680, i11 %zext_ln1171_542"   --->   Operation 1064 'add' 'add_ln717_177' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_579 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_177, i32 1, i32 10"   --->   Operation 1065 'partselect' 'mult_V_579' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln717_682 = zext i10 %mult_V_579"   --->   Operation 1066 'zext' 'zext_ln717_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln42_320 = zext i10 %mult_V_579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1067 'zext' 'zext_ln42_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_610 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_241, i1 0"   --->   Operation 1068 'bitconcatenate' 'mult_V_610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln1171_545 = zext i9 %mult_V_610"   --->   Operation 1069 'zext' 'zext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln1171_546 = zext i9 %mult_V_610"   --->   Operation 1070 'zext' 'zext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln1171_547 = zext i9 %mult_V_610"   --->   Operation 1071 'zext' 'zext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1072 [1/1] (0.00ns)   --->   "%shl_ln1171_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_241, i4 0"   --->   Operation 1072 'bitconcatenate' 'shl_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln1171_549 = zext i12 %shl_ln1171_88"   --->   Operation 1073 'zext' 'zext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1074 [1/1] (1.54ns)   --->   "%sub_ln1171_491 = sub i13 0, i13 %zext_ln1171_549"   --->   Operation 1074 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i13 %sub_ln1171_491"   --->   Operation 1075 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1076 [1/1] (1.53ns)   --->   "%sub_ln1171_492 = sub i14 %sext_ln1171_113, i14 %zext_ln1171_547"   --->   Operation 1076 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln717_991 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_492, i32 1, i32 13"   --->   Operation 1077 'partselect' 'trunc_ln717_991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1078 [1/1] (0.00ns)   --->   "%mult_V_593 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_241, i3 0"   --->   Operation 1078 'bitconcatenate' 'mult_V_593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln1171_550 = zext i11 %mult_V_593"   --->   Operation 1079 'zext' 'zext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1080 [1/1] (1.48ns)   --->   "%sub_ln1171_493 = sub i12 0, i12 %zext_ln1171_550"   --->   Operation 1080 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i12 %sub_ln1171_493"   --->   Operation 1081 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1082 [1/1] (1.54ns)   --->   "%sub_ln1171_494 = sub i13 %sext_ln1171_114, i13 %zext_ln1171_546"   --->   Operation 1082 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln717_992 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_494, i32 1, i32 12"   --->   Operation 1083 'partselect' 'trunc_ln717_992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1084 [1/1] (1.48ns)   --->   "%sub_ln1171_939 = sub i12 %zext_ln1171_543, i12 %zext_ln1171_550"   --->   Operation 1084 'sub' 'sub_ln1171_939' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln717_993 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_939, i32 1, i32 11"   --->   Operation 1085 'partselect' 'trunc_ln717_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (1.54ns)   --->   "%sub_ln1171_495 = sub i13 %zext_ln1171_546, i13 %zext_ln1171_549"   --->   Operation 1086 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln717_994 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_495, i32 1, i32 12"   --->   Operation 1087 'partselect' 'trunc_ln717_994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (1.41ns)   --->   "%sub_ln1171_496 = sub i11 0, i11 %zext_ln717_680"   --->   Operation 1088 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln717_569 = sext i11 %sub_ln1171_496"   --->   Operation 1089 'sext' 'sext_ln717_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln717_995 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_496, i32 1, i32 10"   --->   Operation 1090 'partselect' 'trunc_ln717_995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (1.30ns)   --->   "%sub_ln1171_497 = sub i9 0, i9 %zext_ln1171_544"   --->   Operation 1091 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln717_996 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_497, i32 1, i32 8"   --->   Operation 1092 'partselect' 'trunc_ln717_996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1093 [1/1] (1.41ns)   --->   "%sub_ln1171_940 = sub i11 %zext_ln1171_542, i11 %zext_ln717_680"   --->   Operation 1093 'sub' 'sub_ln1171_940' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln717_997 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_940, i32 1, i32 10"   --->   Operation 1094 'partselect' 'trunc_ln717_997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1095 [1/1] (1.48ns)   --->   "%sub_ln1171_498 = sub i12 %zext_ln1171_545, i12 %zext_ln1171_550"   --->   Operation 1095 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln717_998 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_498, i32 1, i32 11"   --->   Operation 1096 'partselect' 'trunc_ln717_998' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1097 [1/1] (1.54ns)   --->   "%add_ln717_178 = add i13 %zext_ln1171_549, i13 %zext_ln1171_546"   --->   Operation 1097 'add' 'add_ln717_178' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_178, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1098 'partselect' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1099 [1/1] (1.48ns)   --->   "%sub_ln1171_499 = sub i12 %sext_ln717_569, i12 %zext_ln1171_543"   --->   Operation 1099 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln717_999 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_499, i32 1, i32 11"   --->   Operation 1100 'partselect' 'trunc_ln717_999' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln42_323 = zext i9 %mult_V_610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1101 'zext' 'zext_ln42_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1102 [1/1] (3.81ns)   --->   "%mul_ln717_122 = mul i13 %zext_ln1171_541, i13 23"   --->   Operation 1102 'mul' 'mul_ln717_122' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_122, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1103 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1104 [1/1] (1.54ns)   --->   "%add_ln717_179 = add i13 %zext_ln1171_549, i13 %zext_ln1171_541"   --->   Operation 1104 'add' 'add_ln717_179' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_615 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_179, i32 1, i32 12"   --->   Operation 1105 'partselect' 'mult_V_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1106 [1/1] (1.54ns)   --->   "%sub_ln717_234 = sub i13 %zext_ln1171_549, i13 %zext_ln1171_546"   --->   Operation 1106 'sub' 'sub_ln717_234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln717_1000 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_234, i32 1, i32 12"   --->   Operation 1107 'partselect' 'trunc_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1108 [1/1] (1.48ns)   --->   "%add_ln717_180 = add i12 %zext_ln1171_550, i12 %zext_ln1171_543"   --->   Operation 1108 'add' 'add_ln717_180' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_622 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_180, i32 1, i32 11"   --->   Operation 1109 'partselect' 'mult_V_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1110 [1/1] (1.48ns)   --->   "%sub_ln717_235 = sub i12 %zext_ln1171_550, i12 %zext_ln1171_545"   --->   Operation 1110 'sub' 'sub_ln717_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_V_623 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_235, i32 1, i32 11"   --->   Operation 1111 'partselect' 'mult_V_623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (1.54ns)   --->   "%sub_ln717_236 = sub i13 %zext_ln1171_549, i13 %zext_ln1171_541"   --->   Operation 1112 'sub' 'sub_ln717_236' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln717_1002 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_236, i32 1, i32 12"   --->   Operation 1113 'partselect' 'trunc_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1114 [1/1] (1.48ns)   --->   "%add_ln717_181 = add i12 %zext_ln1171_550, i12 %zext_ln1171_545"   --->   Operation 1114 'add' 'add_ln717_181' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_631 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_181, i32 1, i32 11"   --->   Operation 1115 'partselect' 'mult_V_631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1116 [1/1] (3.81ns)   --->   "%mul_ln1171_93 = mul i13 %zext_ln1171_541, i13 8181"   --->   Operation 1116 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln717_1003 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_93, i32 1, i32 12"   --->   Operation 1117 'partselect' 'trunc_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln1171_553 = zext i8 %p_read_240"   --->   Operation 1118 'zext' 'zext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln1171_554 = zext i8 %p_read_240"   --->   Operation 1119 'zext' 'zext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln1171_555 = zext i8 %p_read_240"   --->   Operation 1120 'zext' 'zext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1121 [1/1] (0.00ns)   --->   "%shl_ln1171_89 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_240, i3 0"   --->   Operation 1121 'bitconcatenate' 'shl_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln1171_556 = zext i11 %shl_ln1171_89"   --->   Operation 1122 'zext' 'zext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_644 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_240, i1 0"   --->   Operation 1123 'bitconcatenate' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln1171_557 = zext i9 %mult_V_644"   --->   Operation 1124 'zext' 'zext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln1171_558 = zext i9 %mult_V_644"   --->   Operation 1125 'zext' 'zext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1126 [1/1] (1.48ns)   --->   "%sub_ln1171_500 = sub i12 %zext_ln1171_558, i12 %zext_ln1171_556"   --->   Operation 1126 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln717_1004 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_500, i32 1, i32 11"   --->   Operation 1127 'partselect' 'trunc_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1128 [1/1] (1.48ns)   --->   "%sub_ln1171_501 = sub i12 0, i12 %zext_ln1171_556"   --->   Operation 1128 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln717_576 = sext i12 %sub_ln1171_501"   --->   Operation 1129 'sext' 'sext_ln717_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln717_1005 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_501, i32 1, i32 11"   --->   Operation 1130 'partselect' 'trunc_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1131 [1/1] (1.30ns)   --->   "%sub_ln1171_502 = sub i9 0, i9 %zext_ln1171_554"   --->   Operation 1131 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln717_1006 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_502, i32 1, i32 8"   --->   Operation 1132 'partselect' 'trunc_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln717_107 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_240, i4 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln717_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln717_688 = zext i12 %shl_ln717_107"   --->   Operation 1134 'zext' 'zext_ln717_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln717_689 = zext i9 %mult_V_644"   --->   Operation 1135 'zext' 'zext_ln717_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1136 [1/1] (1.54ns)   --->   "%sub_ln717_237 = sub i13 %zext_ln717_688, i13 %zext_ln717_689"   --->   Operation 1136 'sub' 'sub_ln717_237' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1137 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_237, i32 1, i32 12"   --->   Operation 1137 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln717_578 = sext i12 %mult_V_643"   --->   Operation 1138 'sext' 'sext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln717_690 = zext i14 %sext_ln717_578"   --->   Operation 1139 'zext' 'zext_ln717_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln42_328 = zext i9 %mult_V_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1140 'zext' 'zext_ln42_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1141 [1/1] (1.36ns)   --->   "%sub_ln1171_503 = sub i10 0, i10 %zext_ln1171_557"   --->   Operation 1141 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln717_1008 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_503, i32 1, i32 9"   --->   Operation 1142 'partselect' 'trunc_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1143 [1/1] (0.00ns)   --->   "%mult_V_653 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_240, i2 0"   --->   Operation 1143 'bitconcatenate' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln1171_559 = zext i10 %mult_V_653"   --->   Operation 1144 'zext' 'zext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1145 [1/1] (1.41ns)   --->   "%sub_ln1171_941 = sub i11 %zext_ln1171_555, i11 %zext_ln1171_559"   --->   Operation 1145 'sub' 'sub_ln1171_941' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1146 [1/1] (0.00ns)   --->   "%trunc_ln717_1009 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_941, i32 1, i32 10"   --->   Operation 1146 'partselect' 'trunc_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln717_580 = sext i10 %trunc_ln717_1009"   --->   Operation 1147 'sext' 'sext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln717_691 = zext i11 %mult_V_649"   --->   Operation 1148 'zext' 'zext_ln717_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln1171_560 = zext i10 %mult_V_653"   --->   Operation 1149 'zext' 'zext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1150 [1/1] (1.41ns)   --->   "%sub_ln1171_504 = sub i11 0, i11 %zext_ln1171_559"   --->   Operation 1150 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i11 %sub_ln1171_504"   --->   Operation 1151 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1152 [1/1] (1.48ns)   --->   "%sub_ln1171_505 = sub i12 %sext_ln1171_115, i12 %zext_ln1171_552"   --->   Operation 1152 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln717_1010 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_505, i32 1, i32 11"   --->   Operation 1153 'partselect' 'trunc_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1154 [1/1] (1.54ns)   --->   "%sub_ln717_238 = sub i13 %zext_ln717_688, i13 %zext_ln1171_551"   --->   Operation 1154 'sub' 'sub_ln717_238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1155 [1/1] (0.00ns)   --->   "%mult_V_655 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_238, i32 1, i32 12"   --->   Operation 1155 'partselect' 'mult_V_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln717_582 = sext i12 %mult_V_655"   --->   Operation 1156 'sext' 'sext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln717_692 = zext i14 %sext_ln717_582"   --->   Operation 1157 'zext' 'zext_ln717_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1158 [1/1] (1.41ns)   --->   "%add_ln717_182 = add i11 %zext_ln1171_559, i11 %zext_ln1171_555"   --->   Operation 1158 'add' 'add_ln717_182' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1159 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_182, i32 1, i32 10"   --->   Operation 1159 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln717_693 = zext i10 %mult_V_656"   --->   Operation 1160 'zext' 'zext_ln717_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1161 [1/1] (1.54ns)   --->   "%sub_ln1171_506 = sub i13 %sext_ln717_576, i13 %zext_ln1171_551"   --->   Operation 1161 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln717_1012 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_506, i32 1, i32 12"   --->   Operation 1162 'partselect' 'trunc_ln717_1012' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1163 [1/1] (1.48ns)   --->   "%add_ln717_183 = add i12 %zext_ln1171_556, i12 %zext_ln1171_558"   --->   Operation 1163 'add' 'add_ln717_183' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_183, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1164 'partselect' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln717_694 = zext i7 %mult_V_660"   --->   Operation 1165 'zext' 'zext_ln717_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1166 [1/1] (1.54ns)   --->   "%add_ln717_184 = add i13 %zext_ln717_688, i13 %zext_ln1171_551"   --->   Operation 1166 'add' 'add_ln717_184' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1167 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_184, i32 1, i32 12"   --->   Operation 1167 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln717_1013 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_504, i32 1, i32 10"   --->   Operation 1168 'partselect' 'trunc_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1169 [1/1] (1.54ns)   --->   "%sub_ln1171_942 = sub i13 %zext_ln1171_551, i13 %zext_ln717_688"   --->   Operation 1169 'sub' 'sub_ln1171_942' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln717_1014 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_942, i32 1, i32 12"   --->   Operation 1170 'partselect' 'trunc_ln717_1014' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln717_584 = sext i12 %trunc_ln717_1014"   --->   Operation 1171 'sext' 'sext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1172 [1/1] (1.48ns)   --->   "%sub_ln717_239 = sub i12 %zext_ln1171_556, i12 %zext_ln1171_552"   --->   Operation 1172 'sub' 'sub_ln717_239' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1173 [1/1] (0.00ns)   --->   "%mult_V_676 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_239, i32 1, i32 11"   --->   Operation 1173 'partselect' 'mult_V_676' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1174 [1/1] (1.54ns)   --->   "%sub_ln1171_507 = sub i13 %zext_ln1171_560, i13 %zext_ln717_688"   --->   Operation 1174 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln717_1016 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_507, i32 1, i32 12"   --->   Operation 1175 'partselect' 'trunc_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1176 [1/1] (1.48ns)   --->   "%sub_ln1171_943 = sub i12 %zext_ln1171_552, i12 %zext_ln1171_556"   --->   Operation 1176 'sub' 'sub_ln1171_943' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln717_1017 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_943, i32 1, i32 11"   --->   Operation 1177 'partselect' 'trunc_ln717_1017' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1178 [1/1] (1.48ns)   --->   "%add_ln717_185 = add i12 %zext_ln1171_556, i12 %zext_ln1171_552"   --->   Operation 1178 'add' 'add_ln717_185' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/1] (0.00ns)   --->   "%mult_V_691 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_185, i32 1, i32 11"   --->   Operation 1179 'partselect' 'mult_V_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln717_696 = zext i11 %mult_V_691"   --->   Operation 1180 'zext' 'zext_ln717_696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1181 [1/1] (1.41ns)   --->   "%sub_ln717_240 = sub i11 %zext_ln1171_559, i11 %zext_ln1171_555"   --->   Operation 1181 'sub' 'sub_ln717_240' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1182 [1/1] (0.00ns)   --->   "%mult_V_695 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_240, i32 1, i32 10"   --->   Operation 1182 'partselect' 'mult_V_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln1171_562 = zext i8 %p_read_239"   --->   Operation 1183 'zext' 'zext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1171_564 = zext i8 %p_read_239"   --->   Operation 1184 'zext' 'zext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1185 [1/1] (0.00ns)   --->   "%mult_V_704 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_239, i1 0"   --->   Operation 1185 'bitconcatenate' 'mult_V_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln717_699 = zext i9 %mult_V_704"   --->   Operation 1186 'zext' 'zext_ln717_699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln717_108 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_239, i3 0"   --->   Operation 1187 'bitconcatenate' 'shl_ln717_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln717_701 = zext i11 %shl_ln717_108"   --->   Operation 1188 'zext' 'zext_ln717_701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1189 [1/1] (1.48ns)   --->   "%sub_ln717_241 = sub i12 %zext_ln717_701, i12 %zext_ln1171_561"   --->   Operation 1189 'sub' 'sub_ln717_241' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_241, i32 1, i32 11"   --->   Operation 1190 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1191 [1/1] (1.48ns)   --->   "%sub_ln1171_508 = sub i12 0, i12 %zext_ln717_701"   --->   Operation 1191 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1192 [1/1] (0.00ns)   --->   "%mult_V_713 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_239, i2 0"   --->   Operation 1192 'bitconcatenate' 'mult_V_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln1171_565 = zext i10 %mult_V_713"   --->   Operation 1193 'zext' 'zext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1194 [1/1] (1.41ns)   --->   "%sub_ln1171_944 = sub i11 %zext_ln1171_564, i11 %zext_ln1171_565"   --->   Operation 1194 'sub' 'sub_ln1171_944' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln717_1022 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_944, i32 1, i32 10"   --->   Operation 1195 'partselect' 'trunc_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln717_109 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_239, i4 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln717_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln717_704 = zext i12 %shl_ln717_109"   --->   Operation 1197 'zext' 'zext_ln717_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1198 [1/1] (1.54ns)   --->   "%sub_ln717_242 = sub i13 %zext_ln717_704, i13 %zext_ln1171_563"   --->   Operation 1198 'sub' 'sub_ln717_242' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [1/1] (0.00ns)   --->   "%mult_V_710 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_242, i32 1, i32 12"   --->   Operation 1199 'partselect' 'mult_V_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln42_335 = zext i10 %mult_V_713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1200 'zext' 'zext_ln42_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1201 [1/1] (1.48ns)   --->   "%add_ln717_186 = add i12 %zext_ln717_701, i12 %zext_ln717_699"   --->   Operation 1201 'add' 'add_ln717_186' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_V_714 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_186, i32 1, i32 11"   --->   Operation 1202 'partselect' 'mult_V_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln42_336 = zext i11 %mult_V_714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1203 'zext' 'zext_ln42_336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1204 [1/1] (1.41ns)   --->   "%sub_ln717_243 = sub i11 %zext_ln1171_565, i11 %zext_ln1171_564"   --->   Operation 1204 'sub' 'sub_ln717_243' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1205 [1/1] (0.00ns)   --->   "%mult_V_715 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_243, i32 1, i32 10"   --->   Operation 1205 'partselect' 'mult_V_715' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln1171_566 = zext i9 %mult_V_704"   --->   Operation 1206 'zext' 'zext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1207 [1/1] (1.48ns)   --->   "%sub_ln1171_510 = sub i12 %zext_ln717_699, i12 %zext_ln717_701"   --->   Operation 1207 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln717_1025 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_510, i32 1, i32 11"   --->   Operation 1208 'partselect' 'trunc_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln717_594 = sext i11 %trunc_ln717_1025"   --->   Operation 1209 'sext' 'sext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln717_708 = zext i11 %mult_V_719"   --->   Operation 1210 'zext' 'zext_ln717_708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln717_709 = zext i7 %mult_V_724"   --->   Operation 1211 'zext' 'zext_ln717_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln42_337 = zext i7 %mult_V_724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1212 'zext' 'zext_ln42_337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1213 [1/1] (1.30ns)   --->   "%sub_ln1171_514 = sub i9 0, i9 %zext_ln1171_562"   --->   Operation 1213 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln717_1028 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_514, i32 1, i32 8"   --->   Operation 1214 'partselect' 'trunc_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln717_1030 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_508, i32 1, i32 11"   --->   Operation 1215 'partselect' 'trunc_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1171_426 = sext i11 %trunc_ln717_1030"   --->   Operation 1216 'sext' 'sext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1217 [1/1] (1.36ns)   --->   "%sub_ln1171_515 = sub i10 0, i10 %zext_ln1171_566"   --->   Operation 1217 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln717_1032 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_515, i32 1, i32 9"   --->   Operation 1218 'partselect' 'trunc_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1219 [1/1] (1.41ns)   --->   "%sub_ln1171_516 = sub i11 0, i11 %zext_ln1171_565"   --->   Operation 1219 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln717_1033 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_516, i32 1, i32 10"   --->   Operation 1220 'partselect' 'trunc_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln42_150 = sext i10 %trunc_ln717_1033" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1221 'sext' 'sext_ln42_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1222 [1/1] (1.54ns)   --->   "%add_ln717_187 = add i13 %zext_ln717_704, i13 %zext_ln1171_563"   --->   Operation 1222 'add' 'add_ln717_187' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_187, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1223 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1171_569 = zext i8 %p_read_238"   --->   Operation 1224 'zext' 'zext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln1171_572 = zext i8 %p_read_238"   --->   Operation 1225 'zext' 'zext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln1171_573 = zext i8 %p_read_238"   --->   Operation 1226 'zext' 'zext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%shl_ln717_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_238, i4 0"   --->   Operation 1227 'bitconcatenate' 'shl_ln717_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln717_713 = zext i12 %shl_ln717_110"   --->   Operation 1228 'zext' 'zext_ln717_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1229 [1/1] (0.00ns)   --->   "%mult_V_804 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_238, i1 0"   --->   Operation 1229 'bitconcatenate' 'mult_V_804' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln717_714 = zext i9 %mult_V_804"   --->   Operation 1230 'zext' 'zext_ln717_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln717_715 = zext i9 %mult_V_804"   --->   Operation 1231 'zext' 'zext_ln717_715' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1232 [1/1] (1.54ns)   --->   "%add_ln717_188 = add i13 %zext_ln717_713, i13 %zext_ln717_715"   --->   Operation 1232 'add' 'add_ln717_188' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_188, i32 1, i32 12"   --->   Operation 1233 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln42_339 = zext i12 %mult_V_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1234 'zext' 'zext_ln42_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln1171_574 = zext i9 %mult_V_804"   --->   Operation 1235 'zext' 'zext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1236 [1/1] (1.36ns)   --->   "%sub_ln1171_517 = sub i10 0, i10 %zext_ln1171_574"   --->   Operation 1236 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln717_1036 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_517, i32 1, i32 9"   --->   Operation 1237 'partselect' 'trunc_ln717_1036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln42_340 = zext i7 %mult_V_772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1238 'zext' 'zext_ln42_340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1239 [1/1] (0.00ns)   --->   "%mult_V_780 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_238, i3 0"   --->   Operation 1239 'bitconcatenate' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln1171_575 = zext i11 %mult_V_780"   --->   Operation 1240 'zext' 'zext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1241 [1/1] (1.48ns)   --->   "%sub_ln1171_518 = sub i12 0, i12 %zext_ln1171_575"   --->   Operation 1241 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln717_598 = sext i12 %sub_ln1171_518"   --->   Operation 1242 'sext' 'sext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln717_1037 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_518, i32 1, i32 11"   --->   Operation 1243 'partselect' 'trunc_ln717_1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1171_428 = sext i11 %trunc_ln717_1037"   --->   Operation 1244 'sext' 'sext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1245 [1/1] (0.00ns)   --->   "%mult_V_806 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_238, i2 0"   --->   Operation 1245 'bitconcatenate' 'mult_V_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln1171_576 = zext i10 %mult_V_806"   --->   Operation 1246 'zext' 'zext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1247 [1/1] (1.41ns)   --->   "%sub_ln1171_946 = sub i11 %zext_ln1171_572, i11 %zext_ln1171_576"   --->   Operation 1247 'sub' 'sub_ln1171_946' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln717_1038 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_946, i32 1, i32 10"   --->   Operation 1248 'partselect' 'trunc_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1249 [1/1] (1.48ns)   --->   "%sub_ln1171_519 = sub i12 %zext_ln717_714, i12 %zext_ln1171_575"   --->   Operation 1249 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln717_1039 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_519, i32 1, i32 11"   --->   Operation 1250 'partselect' 'trunc_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1251 [1/1] (1.48ns)   --->   "%sub_ln717_245 = sub i12 %zext_ln1171_575, i12 %zext_ln1171_570"   --->   Operation 1251 'sub' 'sub_ln717_245' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1252 [1/1] (0.00ns)   --->   "%mult_V_782 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_245, i32 1, i32 11"   --->   Operation 1252 'partselect' 'mult_V_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1253 [1/1] (1.41ns)   --->   "%sub_ln1171_521 = sub i11 0, i11 %zext_ln1171_576"   --->   Operation 1253 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i11 %sub_ln1171_521"   --->   Operation 1254 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1255 [1/1] (1.48ns)   --->   "%sub_ln1171_522 = sub i12 %sext_ln1171_118, i12 %zext_ln1171_570"   --->   Operation 1255 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln717_1045 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_522, i32 1, i32 11"   --->   Operation 1256 'partselect' 'trunc_ln717_1045' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1257 [1/1] (1.54ns)   --->   "%sub_ln1171_523 = sub i13 %sext_ln717_598, i13 %zext_ln1171_568"   --->   Operation 1257 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln717_1046 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_523, i32 1, i32 12"   --->   Operation 1258 'partselect' 'trunc_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln717_1047 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_521, i32 1, i32 10"   --->   Operation 1259 'partselect' 'trunc_ln717_1047' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1260 [1/1] (1.48ns)   --->   "%sub_ln717_247 = sub i12 %zext_ln1171_575, i12 %zext_ln717_714"   --->   Operation 1260 'sub' 'sub_ln717_247' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_801 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_247, i32 1, i32 11"   --->   Operation 1261 'partselect' 'mult_V_801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1262 [1/1] (1.54ns)   --->   "%sub_ln1171_524 = sub i13 %sext_ln717_598, i13 %zext_ln717_715"   --->   Operation 1262 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln717_1049 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_524, i32 1, i32 12"   --->   Operation 1263 'partselect' 'trunc_ln717_1049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1264 [1/1] (1.54ns)   --->   "%sub_ln717_248 = sub i13 %zext_ln717_713, i13 %zext_ln1171_568"   --->   Operation 1264 'sub' 'sub_ln717_248' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1265 [1/1] (0.00ns)   --->   "%mult_V_816 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_248, i32 1, i32 12"   --->   Operation 1265 'partselect' 'mult_V_816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln717_607 = sext i12 %mult_V_816"   --->   Operation 1266 'sext' 'sext_ln717_607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln717_721 = zext i14 %sext_ln717_607"   --->   Operation 1267 'zext' 'zext_ln717_721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1268 [1/1] (1.30ns)   --->   "%sub_ln1171_525 = sub i9 0, i9 %zext_ln1171_573"   --->   Operation 1268 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln717_1051 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_525, i32 1, i32 8"   --->   Operation 1269 'partselect' 'trunc_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln42_155 = sext i8 %trunc_ln717_1051" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1270 'sext' 'sext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1271 [1/1] (1.41ns)   --->   "%sub_ln717_249 = sub i11 %zext_ln1171_576, i11 %zext_ln1171_572"   --->   Operation 1271 'sub' 'sub_ln717_249' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_822 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_249, i32 1, i32 10"   --->   Operation 1272 'partselect' 'mult_V_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1273 [1/1] (1.48ns)   --->   "%add_ln717_190 = add i12 %zext_ln1171_575, i12 %zext_ln717_714"   --->   Operation 1273 'add' 'add_ln717_190' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1274 [1/1] (0.00ns)   --->   "%mult_V_824 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_190, i32 1, i32 11"   --->   Operation 1274 'partselect' 'mult_V_824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln717_723 = zext i11 %mult_V_824"   --->   Operation 1275 'zext' 'zext_ln717_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1276 [1/1] (1.48ns)   --->   "%add_ln717_191 = add i12 %zext_ln1171_575, i12 %zext_ln1171_570"   --->   Operation 1276 'add' 'add_ln717_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_830 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_191, i32 1, i32 11"   --->   Operation 1277 'partselect' 'mult_V_830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln1171_578 = zext i8 %p_read_237"   --->   Operation 1278 'zext' 'zext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln1171_580 = zext i8 %p_read_237"   --->   Operation 1279 'zext' 'zext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln1171_581 = zext i8 %p_read_237"   --->   Operation 1280 'zext' 'zext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1281 [1/1] (0.00ns)   --->   "%shl_ln717_111 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_237, i3 0"   --->   Operation 1281 'bitconcatenate' 'shl_ln717_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln717_724 = zext i11 %shl_ln717_111"   --->   Operation 1282 'zext' 'zext_ln717_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1283 [1/1] (1.48ns)   --->   "%sub_ln717_250 = sub i12 %zext_ln717_724, i12 %zext_ln1171_579"   --->   Operation 1283 'sub' 'sub_ln717_250' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1284 [1/1] (0.00ns)   --->   "%mult_V_833 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_250, i32 1, i32 11"   --->   Operation 1284 'partselect' 'mult_V_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln717_610 = sext i11 %mult_V_833"   --->   Operation 1285 'sext' 'sext_ln717_610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln717_725 = zext i14 %sext_ln717_610"   --->   Operation 1286 'zext' 'zext_ln717_725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1287 [1/1] (0.00ns)   --->   "%mult_V_857 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_237, i2 0"   --->   Operation 1287 'bitconcatenate' 'mult_V_857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln717_726 = zext i10 %mult_V_857"   --->   Operation 1288 'zext' 'zext_ln717_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1289 [1/1] (1.41ns)   --->   "%sub_ln717_251 = sub i11 %zext_ln717_726, i11 %zext_ln1171_581"   --->   Operation 1289 'sub' 'sub_ln717_251' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1290 [1/1] (0.00ns)   --->   "%mult_V_835 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_251, i32 1, i32 10"   --->   Operation 1290 'partselect' 'mult_V_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln717_611 = sext i10 %mult_V_835"   --->   Operation 1291 'sext' 'sext_ln717_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln717_727 = zext i14 %sext_ln717_611"   --->   Operation 1292 'zext' 'zext_ln717_727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1293 [1/1] (1.41ns)   --->   "%add_ln717_192 = add i11 %zext_ln717_726, i11 %zext_ln1171_581"   --->   Operation 1293 'add' 'add_ln717_192' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_192, i32 1, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1294 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln42_345 = zext i7 %mult_V_838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1295 'zext' 'zext_ln42_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_839 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_237, i1 0"   --->   Operation 1296 'bitconcatenate' 'mult_V_839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln717_728 = zext i9 %mult_V_839"   --->   Operation 1297 'zext' 'zext_ln717_728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln717_729 = zext i9 %mult_V_839"   --->   Operation 1298 'zext' 'zext_ln717_729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln42_347 = zext i9 %mult_V_839" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1299 'zext' 'zext_ln42_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1300 [1/1] (1.41ns)   --->   "%sub_ln1171_947 = sub i11 %zext_ln1171_581, i11 %zext_ln717_726"   --->   Operation 1300 'sub' 'sub_ln1171_947' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln717_1056 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_947, i32 1, i32 10"   --->   Operation 1301 'partselect' 'trunc_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1302 [1/1] (1.41ns)   --->   "%sub_ln1171_526 = sub i11 0, i11 %zext_ln717_726"   --->   Operation 1302 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i11 %sub_ln1171_526"   --->   Operation 1303 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1304 [1/1] (1.48ns)   --->   "%sub_ln1171_527 = sub i12 %sext_ln1171_119, i12 %zext_ln1171_579"   --->   Operation 1304 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln717_1057 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_527, i32 1, i32 11"   --->   Operation 1305 'partselect' 'trunc_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1306 [1/1] (1.36ns)   --->   "%sub_ln1171_528 = sub i10 0, i10 %zext_ln42_347"   --->   Operation 1306 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln717_1058 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_528, i32 1, i32 9"   --->   Operation 1307 'partselect' 'trunc_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln1171_438 = sext i9 %trunc_ln717_1058"   --->   Operation 1308 'sext' 'sext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1309 [1/1] (0.00ns)   --->   "%shl_ln1171_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_237, i4 0"   --->   Operation 1309 'bitconcatenate' 'shl_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln1171_582 = zext i12 %shl_ln1171_90"   --->   Operation 1310 'zext' 'zext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1311 [1/1] (1.54ns)   --->   "%sub_ln1171_529 = sub i13 %zext_ln717_729, i13 %zext_ln1171_582"   --->   Operation 1311 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln717_1059 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_529, i32 1, i32 12"   --->   Operation 1312 'partselect' 'trunc_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1313 [1/1] (1.30ns)   --->   "%sub_ln1171_530 = sub i9 0, i9 %zext_ln1171_578"   --->   Operation 1313 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln717_1060 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_530, i32 1, i32 8"   --->   Operation 1314 'partselect' 'trunc_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1315 [1/1] (1.48ns)   --->   "%sub_ln1171_531 = sub i12 0, i12 %zext_ln717_724"   --->   Operation 1315 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln717_614 = sext i12 %sub_ln1171_531"   --->   Operation 1316 'sext' 'sext_ln717_614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln717_1061 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_531, i32 1, i32 11"   --->   Operation 1317 'partselect' 'trunc_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1318 [1/1] (1.48ns)   --->   "%sub_ln1171_532 = sub i12 %zext_ln717_728, i12 %zext_ln717_724"   --->   Operation 1318 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln717_1062 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_532, i32 1, i32 11"   --->   Operation 1319 'partselect' 'trunc_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1320 [1/1] (1.54ns)   --->   "%sub_ln717_252 = sub i13 %zext_ln1171_582, i13 %zext_ln717_729"   --->   Operation 1320 'sub' 'sub_ln717_252' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1321 [1/1] (0.00ns)   --->   "%mult_V_856 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_252, i32 1, i32 12"   --->   Operation 1321 'partselect' 'mult_V_856' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1322 [1/1] (1.48ns)   --->   "%sub_ln1171_948 = sub i12 %zext_ln1171_579, i12 %zext_ln717_724"   --->   Operation 1322 'sub' 'sub_ln1171_948' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln717_1065 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_948, i32 1, i32 11"   --->   Operation 1323 'partselect' 'trunc_ln717_1065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln717_619 = sext i11 %trunc_ln717_1065"   --->   Operation 1324 'sext' 'sext_ln717_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln717_1066 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_526, i32 1, i32 10"   --->   Operation 1325 'partselect' 'trunc_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1326 [1/1] (1.48ns)   --->   "%sub_ln717_253 = sub i12 %zext_ln717_724, i12 %zext_ln717_728"   --->   Operation 1326 'sub' 'sub_ln717_253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1327 [1/1] (0.00ns)   --->   "%mult_V_871 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_253, i32 1, i32 11"   --->   Operation 1327 'partselect' 'mult_V_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1328 [1/1] (1.48ns)   --->   "%add_ln717_193 = add i12 %zext_ln717_724, i12 %zext_ln717_728"   --->   Operation 1328 'add' 'add_ln717_193' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1329 [1/1] (0.00ns)   --->   "%mult_V_875 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_193, i32 1, i32 11"   --->   Operation 1329 'partselect' 'mult_V_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1330 [1/1] (1.54ns)   --->   "%sub_ln1171_533 = sub i13 %sext_ln717_614, i13 %zext_ln717_729"   --->   Operation 1330 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln717_1068 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_533, i32 1, i32 12"   --->   Operation 1331 'partselect' 'trunc_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1332 [1/1] (1.54ns)   --->   "%sub_ln717_254 = sub i13 %zext_ln1171_582, i13 %zext_ln1171_577"   --->   Operation 1332 'sub' 'sub_ln717_254' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1333 [1/1] (0.00ns)   --->   "%mult_V_884 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_254, i32 1, i32 12"   --->   Operation 1333 'partselect' 'mult_V_884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln717_624 = sext i12 %mult_V_884"   --->   Operation 1334 'sext' 'sext_ln717_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln717_732 = zext i14 %sext_ln717_624"   --->   Operation 1335 'zext' 'zext_ln717_732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1336 [1/1] (1.48ns)   --->   "%add_ln717_194 = add i12 %zext_ln717_724, i12 %zext_ln1171_579"   --->   Operation 1336 'add' 'add_ln717_194' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_194, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1337 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln1171_584 = zext i8 %p_read_236"   --->   Operation 1338 'zext' 'zext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1171_585 = zext i8 %p_read_236"   --->   Operation 1339 'zext' 'zext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln1171_586 = zext i8 %p_read_236"   --->   Operation 1340 'zext' 'zext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1341 [1/1] (0.00ns)   --->   "%mult_V_927 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_236, i3 0"   --->   Operation 1341 'bitconcatenate' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln1171_587 = zext i11 %mult_V_927"   --->   Operation 1342 'zext' 'zext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1343 [1/1] (1.48ns)   --->   "%sub_ln1171_949 = sub i12 %zext_ln1171_586, i12 %zext_ln1171_587"   --->   Operation 1343 'sub' 'sub_ln1171_949' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln717_1070 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_949, i32 1, i32 11"   --->   Operation 1344 'partselect' 'trunc_ln717_1070' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1345 [1/1] (1.48ns)   --->   "%sub_ln1171_534 = sub i12 0, i12 %zext_ln1171_587"   --->   Operation 1345 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln717_625 = sext i12 %sub_ln1171_534"   --->   Operation 1346 'sext' 'sext_ln717_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln717_1071 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_534, i32 1, i32 11"   --->   Operation 1347 'partselect' 'trunc_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln42_354 = zext i7 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1348 'zext' 'zext_ln42_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln42_356 = zext i7 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1349 'zext' 'zext_ln42_356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_903 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_236, i1 0"   --->   Operation 1350 'bitconcatenate' 'mult_V_903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1171_588 = zext i9 %mult_V_903"   --->   Operation 1351 'zext' 'zext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln1171_589 = zext i9 %mult_V_903"   --->   Operation 1352 'zext' 'zext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1353 [1/1] (1.48ns)   --->   "%sub_ln1171_535 = sub i12 %zext_ln1171_589, i12 %zext_ln1171_587"   --->   Operation 1353 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln717_1072 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_535, i32 1, i32 11"   --->   Operation 1354 'partselect' 'trunc_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1355 [1/1] (1.30ns)   --->   "%sub_ln1171_536 = sub i9 0, i9 %zext_ln1171_584"   --->   Operation 1355 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln717_1073 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_536, i32 1, i32 8"   --->   Operation 1356 'partselect' 'trunc_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln717_628 = sext i8 %trunc_ln717_1073"   --->   Operation 1357 'sext' 'sext_ln717_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln717_629 = sext i8 %trunc_ln717_1073"   --->   Operation 1358 'sext' 'sext_ln717_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln717_734 = zext i9 %mult_V_903"   --->   Operation 1359 'zext' 'zext_ln717_734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1360 [1/1] (0.00ns)   --->   "%shl_ln1171_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_236, i4 0"   --->   Operation 1360 'bitconcatenate' 'shl_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln1171_590 = zext i12 %shl_ln1171_91"   --->   Operation 1361 'zext' 'zext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1362 [1/1] (1.54ns)   --->   "%sub_ln1171_537 = sub i13 0, i13 %zext_ln1171_590"   --->   Operation 1362 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i13 %sub_ln1171_537"   --->   Operation 1363 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_922 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_236, i2 0"   --->   Operation 1364 'bitconcatenate' 'mult_V_922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln1171_591 = zext i10 %mult_V_922"   --->   Operation 1365 'zext' 'zext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln1171_592 = zext i10 %mult_V_922"   --->   Operation 1366 'zext' 'zext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1367 [1/1] (1.53ns)   --->   "%sub_ln1171_538 = sub i14 %sext_ln1171_120, i14 %zext_ln1171_592"   --->   Operation 1367 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln717_1074 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_538, i32 1, i32 13"   --->   Operation 1368 'partselect' 'trunc_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1369 [1/1] (1.41ns)   --->   "%sub_ln717_255 = sub i11 %zext_ln1171_591, i11 %zext_ln1171_585"   --->   Operation 1369 'sub' 'sub_ln717_255' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_255, i32 1, i32 10"   --->   Operation 1370 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1371 [1/1] (1.41ns)   --->   "%sub_ln1171_539 = sub i11 0, i11 %zext_ln1171_591"   --->   Operation 1371 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln717_632 = sext i11 %sub_ln1171_539"   --->   Operation 1372 'sext' 'sext_ln717_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln717_1076 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_539, i32 1, i32 10"   --->   Operation 1373 'partselect' 'trunc_ln717_1076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1374 [1/1] (1.54ns)   --->   "%sub_ln717_256 = sub i13 %zext_ln1171_590, i13 %zext_ln717_734"   --->   Operation 1374 'sub' 'sub_ln717_256' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_256, i32 1, i32 12"   --->   Operation 1375 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln717_633 = sext i12 %mult_V_917"   --->   Operation 1376 'sext' 'sext_ln717_633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln717_736 = zext i14 %sext_ln717_633"   --->   Operation 1377 'zext' 'zext_ln717_736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1378 [1/1] (1.48ns)   --->   "%add_ln717_195 = add i12 %zext_ln1171_587, i12 %zext_ln1171_586"   --->   Operation 1378 'add' 'add_ln717_195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1379 [1/1] (0.00ns)   --->   "%mult_V_919 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_195, i32 1, i32 11"   --->   Operation 1379 'partselect' 'mult_V_919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1380 [1/1] (1.48ns)   --->   "%sub_ln1171_540 = sub i12 %sext_ln717_632, i12 %zext_ln1171_586"   --->   Operation 1380 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln717_1078 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_540, i32 1, i32 11"   --->   Operation 1381 'partselect' 'trunc_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1382 [1/1] (1.48ns)   --->   "%sub_ln717_257 = sub i12 %zext_ln1171_587, i12 %zext_ln1171_586"   --->   Operation 1382 'sub' 'sub_ln717_257' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1383 [1/1] (0.00ns)   --->   "%mult_V_921 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_257, i32 1, i32 11"   --->   Operation 1383 'partselect' 'mult_V_921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln717_636 = sext i11 %mult_V_921"   --->   Operation 1384 'sext' 'sext_ln717_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln717_738 = zext i14 %sext_ln717_636"   --->   Operation 1385 'zext' 'zext_ln717_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln42_359 = zext i10 %mult_V_922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1386 'zext' 'zext_ln42_359' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1387 [1/1] (1.54ns)   --->   "%sub_ln1171_541 = sub i13 %sext_ln717_625, i13 %zext_ln1171_583"   --->   Operation 1387 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln717_1080 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_541, i32 1, i32 12"   --->   Operation 1388 'partselect' 'trunc_ln717_1080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1389 [1/1] (1.41ns)   --->   "%add_ln717_196 = add i11 %zext_ln1171_591, i11 %zext_ln1171_585"   --->   Operation 1389 'add' 'add_ln717_196' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_196, i32 1, i32 10"   --->   Operation 1390 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (1.36ns)   --->   "%sub_ln1171_542 = sub i10 0, i10 %zext_ln1171_588"   --->   Operation 1391 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln717_1082 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_542, i32 1, i32 9"   --->   Operation 1392 'partselect' 'trunc_ln717_1082' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1393 [1/1] (1.54ns)   --->   "%sub_ln717_258 = sub i13 %zext_ln1171_590, i13 %zext_ln1171_583"   --->   Operation 1393 'sub' 'sub_ln717_258' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1394 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_258, i32 1, i32 12"   --->   Operation 1394 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1395 [1/1] (1.41ns)   --->   "%sub_ln1171_950 = sub i11 %zext_ln1171_585, i11 %zext_ln1171_591"   --->   Operation 1395 'sub' 'sub_ln1171_950' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln717_1084 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_950, i32 1, i32 10"   --->   Operation 1396 'partselect' 'trunc_ln717_1084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln1171_593 = zext i8 %p_read_235"   --->   Operation 1397 'zext' 'zext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln1171_595 = zext i8 %p_read_235"   --->   Operation 1398 'zext' 'zext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln1171_596 = zext i8 %p_read_235"   --->   Operation 1399 'zext' 'zext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln1171_597 = zext i8 %p_read_235"   --->   Operation 1400 'zext' 'zext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1401 [1/1] (1.48ns)   --->   "%sub_ln1171_543 = sub i12 0, i12 %zext_ln1171_598"   --->   Operation 1401 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i12 %sub_ln1171_543"   --->   Operation 1402 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1403 [1/1] (0.00ns)   --->   "%mult_V_975 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_235, i1 0"   --->   Operation 1403 'bitconcatenate' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln1171_599 = zext i9 %mult_V_975"   --->   Operation 1404 'zext' 'zext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln1171_600 = zext i9 %mult_V_975"   --->   Operation 1405 'zext' 'zext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1406 [1/1] (1.54ns)   --->   "%sub_ln1171_544 = sub i13 %sext_ln1171_121, i13 %zext_ln1171_600"   --->   Operation 1406 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln717_1085 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_544, i32 1, i32 12"   --->   Operation 1407 'partselect' 'trunc_ln717_1085' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1408 [1/1] (0.00ns)   --->   "%mult_V_964 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_235, i2 0"   --->   Operation 1408 'bitconcatenate' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln717_742 = zext i10 %mult_V_964"   --->   Operation 1409 'zext' 'zext_ln717_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln717_743 = zext i11 %mult_V_966"   --->   Operation 1410 'zext' 'zext_ln717_743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln1171_601 = zext i10 %mult_V_964"   --->   Operation 1411 'zext' 'zext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (1.41ns)   --->   "%sub_ln1171_545 = sub i11 0, i11 %zext_ln717_742"   --->   Operation 1412 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln717_644 = sext i11 %sub_ln1171_545"   --->   Operation 1413 'sext' 'sext_ln717_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln717_1086 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_545, i32 1, i32 10"   --->   Operation 1414 'partselect' 'trunc_ln717_1086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1415 [1/1] (1.41ns)   --->   "%sub_ln1171_951 = sub i11 %zext_ln1171_597, i11 %zext_ln717_742"   --->   Operation 1415 'sub' 'sub_ln1171_951' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln717_1087 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_951, i32 1, i32 10"   --->   Operation 1416 'partselect' 'trunc_ln717_1087' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1417 [1/1] (1.48ns)   --->   "%add_ln717_197 = add i12 %zext_ln1171_598, i12 %zext_ln1171_599"   --->   Operation 1417 'add' 'add_ln717_197' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_197, i32 1, i32 11"   --->   Operation 1418 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1419 [1/1] (1.41ns)   --->   "%add_ln717_198 = add i11 %zext_ln717_742, i11 %zext_ln1171_597"   --->   Operation 1419 'add' 'add_ln717_198' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_198, i32 1, i32 10"   --->   Operation 1420 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln42_364 = zext i10 %mult_V_972" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1421 'zext' 'zext_ln42_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln42_365 = zext i9 %mult_V_975" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1422 'zext' 'zext_ln42_365' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1423 [1/1] (1.48ns)   --->   "%sub_ln717_259 = sub i12 %zext_ln1171_598, i12 %zext_ln1171_599"   --->   Operation 1423 'sub' 'sub_ln717_259' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_259, i32 1, i32 11"   --->   Operation 1424 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln717_112 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_235, i4 0"   --->   Operation 1425 'bitconcatenate' 'shl_ln717_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln717_746 = zext i12 %shl_ln717_112"   --->   Operation 1426 'zext' 'zext_ln717_746' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1427 [1/1] (1.54ns)   --->   "%sub_ln717_260 = sub i13 %zext_ln717_746, i13 %zext_ln1171_600"   --->   Operation 1427 'sub' 'sub_ln717_260' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_260, i32 1, i32 12"   --->   Operation 1428 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln717_646 = sext i12 %mult_V_981"   --->   Operation 1429 'sext' 'sext_ln717_646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln717_747 = zext i14 %sext_ln717_646"   --->   Operation 1430 'zext' 'zext_ln717_747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln717_748 = zext i11 %mult_V_985"   --->   Operation 1431 'zext' 'zext_ln717_748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln42_367 = zext i11 %mult_V_985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1432 'zext' 'zext_ln42_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/1] (1.48ns)   --->   "%sub_ln1171_546 = sub i12 %sext_ln717_644, i12 %zext_ln1171_594"   --->   Operation 1433 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln717_1090 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_546, i32 1, i32 11"   --->   Operation 1434 'partselect' 'trunc_ln717_1090' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1435 [1/1] (1.54ns)   --->   "%sub_ln1171_547 = sub i13 %zext_ln1171_600, i13 %zext_ln717_746"   --->   Operation 1435 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln717_1091 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_547, i32 1, i32 12"   --->   Operation 1436 'partselect' 'trunc_ln717_1091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1437 [1/1] (1.54ns)   --->   "%sub_ln717_261 = sub i13 %zext_ln717_746, i13 %zext_ln1171_593"   --->   Operation 1437 'sub' 'sub_ln717_261' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_261, i32 1, i32 12"   --->   Operation 1438 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1439 [1/1] (1.54ns)   --->   "%sub_ln1171_548 = sub i13 %zext_ln1171_601, i13 %zext_ln717_746"   --->   Operation 1439 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln717_1093 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_548, i32 1, i32 12"   --->   Operation 1440 'partselect' 'trunc_ln717_1093' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1441 [1/1] (1.48ns)   --->   "%sub_ln1171_952 = sub i12 %zext_ln1171_594, i12 %zext_ln1171_598"   --->   Operation 1441 'sub' 'sub_ln1171_952' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln717_1094 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_952, i32 1, i32 11"   --->   Operation 1442 'partselect' 'trunc_ln717_1094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1443 [1/1] (1.54ns)   --->   "%sub_ln1171_549 = sub i13 %sext_ln1171_121, i13 %zext_ln1171_593"   --->   Operation 1443 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln717_1095 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_549, i32 1, i32 12"   --->   Operation 1444 'partselect' 'trunc_ln717_1095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (1.48ns)   --->   "%sub_ln1171_550 = sub i12 %zext_ln1171_599, i12 %zext_ln1171_598"   --->   Operation 1445 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln717_1096 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_550, i32 1, i32 11"   --->   Operation 1446 'partselect' 'trunc_ln717_1096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln42_167 = sext i11 %trunc_ln717_1096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1447 'sext' 'sext_ln42_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1448 [1/1] (1.30ns)   --->   "%sub_ln1171_551 = sub i9 0, i9 %zext_ln1171_596"   --->   Operation 1448 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln717_1097 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_551, i32 1, i32 8"   --->   Operation 1449 'partselect' 'trunc_ln717_1097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln1171_605 = zext i8 %p_read_234"   --->   Operation 1450 'zext' 'zext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln1171_606 = zext i8 %p_read_234"   --->   Operation 1451 'zext' 'zext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1452 [1/1] (1.48ns)   --->   "%sub_ln1171_552 = sub i12 0, i12 %zext_ln1171_607"   --->   Operation 1452 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln717_649 = sext i12 %sub_ln1171_552"   --->   Operation 1453 'sext' 'sext_ln717_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln717_1098 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_552, i32 1, i32 11"   --->   Operation 1454 'partselect' 'trunc_ln717_1098' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1455 [1/1] (0.00ns)   --->   "%shl_ln717_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_234, i4 0"   --->   Operation 1455 'bitconcatenate' 'shl_ln717_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln717_750 = zext i12 %shl_ln717_113"   --->   Operation 1456 'zext' 'zext_ln717_750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1457 [1/1] (1.54ns)   --->   "%sub_ln717_262 = sub i13 %zext_ln717_750, i13 %zext_ln1171_602"   --->   Operation 1457 'sub' 'sub_ln717_262' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_262, i32 1, i32 12"   --->   Operation 1458 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln1171_608 = zext i9 %mult_V_1042"   --->   Operation 1459 'zext' 'zext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln1171_609 = zext i9 %mult_V_1042"   --->   Operation 1460 'zext' 'zext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1461 [1/1] (1.48ns)   --->   "%sub_ln1171_553 = sub i12 %zext_ln1171_610, i12 %zext_ln1171_607"   --->   Operation 1461 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1462 [1/1] (0.00ns)   --->   "%trunc_ln717_1100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_553, i32 1, i32 11"   --->   Operation 1462 'partselect' 'trunc_ln717_1100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln717_752 = zext i11 %mult_V_1031"   --->   Operation 1463 'zext' 'zext_ln717_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1464 [1/1] (0.00ns)   --->   "%mult_V_1049 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_234, i2 0"   --->   Operation 1464 'bitconcatenate' 'mult_V_1049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln1171_611 = zext i10 %mult_V_1049"   --->   Operation 1465 'zext' 'zext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln1171_612 = zext i10 %mult_V_1049"   --->   Operation 1466 'zext' 'zext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1467 [1/1] (1.54ns)   --->   "%sub_ln1171_554 = sub i13 %zext_ln1171_612, i13 %zext_ln717_750"   --->   Operation 1467 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln717_1101 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_554, i32 1, i32 12"   --->   Operation 1468 'partselect' 'trunc_ln717_1101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1469 [1/1] (1.36ns)   --->   "%sub_ln1171_555 = sub i10 0, i10 %zext_ln1171_609"   --->   Operation 1469 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln717_1102 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_555, i32 1, i32 9"   --->   Operation 1470 'partselect' 'trunc_ln717_1102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1471 [1/1] (1.41ns)   --->   "%sub_ln1171_556 = sub i11 0, i11 %zext_ln1171_611"   --->   Operation 1471 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i11 %sub_ln1171_556"   --->   Operation 1472 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1473 [1/1] (1.48ns)   --->   "%sub_ln1171_557 = sub i12 %sext_ln1171_122, i12 %zext_ln1171_604"   --->   Operation 1473 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln717_1103 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_557, i32 1, i32 11"   --->   Operation 1474 'partselect' 'trunc_ln717_1103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1475 [1/1] (1.54ns)   --->   "%add_ln717_200 = add i13 %zext_ln717_750, i13 %zext_ln1171_612"   --->   Operation 1475 'add' 'add_ln717_200' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_200, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1476 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1477 [1/1] (1.30ns)   --->   "%sub_ln1171_558 = sub i9 0, i9 %zext_ln1171_605"   --->   Operation 1477 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln717_1104 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_558, i32 1, i32 8"   --->   Operation 1478 'partselect' 'trunc_ln717_1104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln717_655 = sext i13 %trunc_ln717_1105"   --->   Operation 1479 'sext' 'sext_ln717_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1480 [1/1] (1.48ns)   --->   "%sub_ln717_263 = sub i12 %zext_ln1171_607, i12 %zext_ln1171_610"   --->   Operation 1480 'sub' 'sub_ln717_263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1481 [1/1] (0.00ns)   --->   "%trunc_ln717_1106 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_263, i32 1, i32 11"   --->   Operation 1481 'partselect' 'trunc_ln717_1106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln42_369 = zext i10 %mult_V_1049" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1482 'zext' 'zext_ln42_369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1483 [1/1] (1.54ns)   --->   "%sub_ln1171_559 = sub i13 %sext_ln717_649, i13 %zext_ln1171_602"   --->   Operation 1483 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln717_1108 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_559, i32 1, i32 12"   --->   Operation 1484 'partselect' 'trunc_ln717_1108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln717_1109 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_556, i32 1, i32 10"   --->   Operation 1485 'partselect' 'trunc_ln717_1109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1486 [1/1] (1.54ns)   --->   "%sub_ln717_264 = sub i13 %zext_ln717_750, i13 %zext_ln1171_612"   --->   Operation 1486 'sub' 'sub_ln717_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1487 [1/1] (0.00ns)   --->   "%mult_V_1057 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_264, i32 1, i32 12"   --->   Operation 1487 'partselect' 'mult_V_1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln717_755 = zext i11 %mult_V_1061"   --->   Operation 1488 'zext' 'zext_ln717_755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1489 [1/1] (1.41ns)   --->   "%sub_ln1171_953 = sub i11 %zext_ln1171_606, i11 %zext_ln1171_611"   --->   Operation 1489 'sub' 'sub_ln1171_953' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln717_1111 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_953, i32 1, i32 10"   --->   Operation 1490 'partselect' 'trunc_ln717_1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1491 [1/1] (1.41ns)   --->   "%add_ln717_202 = add i11 %zext_ln1171_611, i11 %zext_ln1171_606"   --->   Operation 1491 'add' 'add_ln717_202' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1492 [1/1] (0.00ns)   --->   "%mult_V_1063 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_202, i32 1, i32 10"   --->   Operation 1492 'partselect' 'mult_V_1063' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1493 [1/1] (1.41ns)   --->   "%sub_ln717_265 = sub i11 %zext_ln1171_611, i11 %zext_ln1171_606"   --->   Operation 1493 'sub' 'sub_ln717_265' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_1065 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_265, i32 1, i32 10"   --->   Operation 1494 'partselect' 'mult_V_1065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1495 [1/1] (1.54ns)   --->   "%sub_ln1171_560 = sub i13 %zext_ln1171_608, i13 %zext_ln717_750"   --->   Operation 1495 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln717_1113 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_560, i32 1, i32 12"   --->   Operation 1496 'partselect' 'trunc_ln717_1113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1497 [1/1] (1.54ns)   --->   "%add_ln717_203 = add i13 %zext_ln717_750, i13 %zext_ln1171_608"   --->   Operation 1497 'add' 'add_ln717_203' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1498 [1/1] (0.00ns)   --->   "%mult_V_1080 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_203, i32 1, i32 12"   --->   Operation 1498 'partselect' 'mult_V_1080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln42_372 = zext i12 %mult_V_1080" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1499 'zext' 'zext_ln42_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1500 [1/1] (1.54ns)   --->   "%sub_ln1171_561 = sub i13 %sext_ln717_649, i13 %zext_ln1171_608"   --->   Operation 1500 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln717_1114 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_561, i32 1, i32 12"   --->   Operation 1501 'partselect' 'trunc_ln717_1114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1502 [1/1] (1.48ns)   --->   "%sub_ln1171_954 = sub i12 %zext_ln1171_604, i12 %zext_ln1171_607"   --->   Operation 1502 'sub' 'sub_ln1171_954' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln717_1115 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_954, i32 1, i32 11"   --->   Operation 1503 'partselect' 'trunc_ln717_1115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln1171_613 = zext i8 %p_read_233"   --->   Operation 1504 'zext' 'zext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln1171_614 = zext i8 %p_read_233"   --->   Operation 1505 'zext' 'zext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln1171_616 = zext i8 %p_read_233"   --->   Operation 1506 'zext' 'zext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1507 [1/1] (0.00ns)   --->   "%mult_V_1099 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_233, i3 0"   --->   Operation 1507 'bitconcatenate' 'mult_V_1099' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln1171_617 = zext i11 %mult_V_1099"   --->   Operation 1508 'zext' 'zext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1509 [1/1] (1.48ns)   --->   "%sub_ln1171_562 = sub i12 0, i12 %zext_ln1171_617"   --->   Operation 1509 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln717_1116 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_562, i32 1, i32 11"   --->   Operation 1510 'partselect' 'trunc_ln717_1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_233, i2 0"   --->   Operation 1511 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln1171_618 = zext i10 %tmp_19"   --->   Operation 1512 'zext' 'zext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1513 [1/1] (1.41ns)   --->   "%sub_ln1171_955 = sub i11 %zext_ln1171_616, i11 %zext_ln1171_618"   --->   Operation 1513 'sub' 'sub_ln1171_955' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln717_1117 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_955, i32 1, i32 10"   --->   Operation 1514 'partselect' 'trunc_ln717_1117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1515 [1/1] (1.48ns)   --->   "%sub_ln1171_956 = sub i12 %zext_ln1171_615, i12 %zext_ln1171_617"   --->   Operation 1515 'sub' 'sub_ln1171_956' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln717_1118 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_956, i32 1, i32 11"   --->   Operation 1516 'partselect' 'trunc_ln717_1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1517 [1/1] (1.30ns)   --->   "%sub_ln1171_563 = sub i9 0, i9 %zext_ln1171_614"   --->   Operation 1517 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln717_1119 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_563, i32 1, i32 8"   --->   Operation 1518 'partselect' 'trunc_ln717_1119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln717_665 = sext i8 %trunc_ln717_1119"   --->   Operation 1519 'sext' 'sext_ln717_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1520 [1/1] (0.00ns)   --->   "%shl_ln717_114 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_233, i1 0"   --->   Operation 1520 'bitconcatenate' 'shl_ln717_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln717_759 = zext i9 %shl_ln717_114"   --->   Operation 1521 'zext' 'zext_ln717_759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln717_760 = zext i9 %shl_ln717_114"   --->   Operation 1522 'zext' 'zext_ln717_760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1523 [1/1] (1.48ns)   --->   "%sub_ln717_266 = sub i12 %zext_ln1171_617, i12 %zext_ln717_760"   --->   Operation 1523 'sub' 'sub_ln717_266' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_1094 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_266, i32 1, i32 11"   --->   Operation 1524 'partselect' 'mult_V_1094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln717_762 = zext i11 %mult_V_1095"   --->   Operation 1525 'zext' 'zext_ln717_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1526 [1/1] (0.00ns)   --->   "%shl_ln1171_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_233, i4 0"   --->   Operation 1526 'bitconcatenate' 'shl_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln1171_619 = zext i12 %shl_ln1171_92"   --->   Operation 1527 'zext' 'zext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1528 [1/1] (1.48ns)   --->   "%add_ln717_204 = add i12 %zext_ln1171_617, i12 %zext_ln1171_615"   --->   Operation 1528 'add' 'add_ln717_204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1529 [1/1] (0.00ns)   --->   "%mult_V_1100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_204, i32 1, i32 11"   --->   Operation 1529 'partselect' 'mult_V_1100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln1171_621 = zext i9 %shl_ln717_114"   --->   Operation 1530 'zext' 'zext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1531 [1/1] (1.36ns)   --->   "%sub_ln1171_565 = sub i10 0, i10 %zext_ln1171_621"   --->   Operation 1531 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln717_1122 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_565, i32 1, i32 9"   --->   Operation 1532 'partselect' 'trunc_ln717_1122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1533 [1/1] (1.48ns)   --->   "%add_ln717_205 = add i12 %zext_ln1171_617, i12 %zext_ln717_760"   --->   Operation 1533 'add' 'add_ln717_205' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1534 [1/1] (0.00ns)   --->   "%mult_V_1105 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_205, i32 1, i32 11"   --->   Operation 1534 'partselect' 'mult_V_1105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1535 [1/1] (1.54ns)   --->   "%sub_ln1171_957 = sub i13 %zext_ln1171_613, i13 %zext_ln1171_619"   --->   Operation 1535 'sub' 'sub_ln1171_957' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln717_1123 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_957, i32 1, i32 12"   --->   Operation 1536 'partselect' 'trunc_ln717_1123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1537 [1/1] (1.48ns)   --->   "%sub_ln717_267 = sub i12 %zext_ln1171_617, i12 %zext_ln1171_615"   --->   Operation 1537 'sub' 'sub_ln717_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_1109 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_267, i32 1, i32 11"   --->   Operation 1538 'partselect' 'mult_V_1109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln717_670 = sext i11 %mult_V_1109"   --->   Operation 1539 'sext' 'sext_ln717_670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln717_764 = zext i14 %sext_ln717_670"   --->   Operation 1540 'zext' 'zext_ln717_764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1541 [1/1] (1.41ns)   --->   "%sub_ln717_268 = sub i11 %zext_ln1171_618, i11 %zext_ln1171_616"   --->   Operation 1541 'sub' 'sub_ln717_268' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1542 [1/1] (0.00ns)   --->   "%mult_V_1111 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_268, i32 1, i32 10"   --->   Operation 1542 'partselect' 'mult_V_1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln717_671 = sext i10 %mult_V_1111"   --->   Operation 1543 'sext' 'sext_ln717_671' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln717_765 = zext i14 %sext_ln717_671"   --->   Operation 1544 'zext' 'zext_ln717_765' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1545 [1/1] (1.41ns)   --->   "%sub_ln1171_566 = sub i11 0, i11 %zext_ln1171_618"   --->   Operation 1545 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln717_672 = sext i11 %sub_ln1171_566"   --->   Operation 1546 'sext' 'sext_ln717_672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln717_1126 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_566, i32 1, i32 10"   --->   Operation 1547 'partselect' 'trunc_ln717_1126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1548 [1/1] (1.54ns)   --->   "%sub_ln717_269 = sub i13 %zext_ln1171_619, i13 %zext_ln717_759"   --->   Operation 1548 'sub' 'sub_ln717_269' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%mult_V_1119 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_269, i32 1, i32 12"   --->   Operation 1549 'partselect' 'mult_V_1119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1550 [1/1] (1.48ns)   --->   "%sub_ln1171_568 = sub i12 %sext_ln717_672, i12 %zext_ln1171_615"   --->   Operation 1550 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln717_1129 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_568, i32 1, i32 11"   --->   Operation 1551 'partselect' 'trunc_ln717_1129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1552 [1/1] (1.41ns)   --->   "%add_ln717_206 = add i11 %zext_ln1171_618, i11 %zext_ln1171_616"   --->   Operation 1552 'add' 'add_ln717_206' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_1135 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_206, i32 1, i32 10"   --->   Operation 1553 'partselect' 'mult_V_1135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln717_767 = zext i10 %mult_V_1135"   --->   Operation 1554 'zext' 'zext_ln717_767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln42_377 = zext i7 %mult_V_1140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1555 'zext' 'zext_ln42_377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1556 [1/1] (1.54ns)   --->   "%sub_ln717_270 = sub i13 %zext_ln1171_619, i13 %zext_ln1171_613"   --->   Operation 1556 'sub' 'sub_ln717_270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1557 [1/1] (0.00ns)   --->   "%mult_V_1144 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_270, i32 1, i32 12"   --->   Operation 1557 'partselect' 'mult_V_1144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln717_677 = sext i12 %mult_V_1144"   --->   Operation 1558 'sext' 'sext_ln717_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln717_768 = zext i14 %sext_ln717_677"   --->   Operation 1559 'zext' 'zext_ln717_768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1560 [1/1] (1.48ns)   --->   "%sub_ln1171_569 = sub i12 %zext_ln717_760, i12 %zext_ln1171_617"   --->   Operation 1560 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln717_1132 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_569, i32 1, i32 11"   --->   Operation 1561 'partselect' 'trunc_ln717_1132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1171_626 = zext i8 %p_read_232"   --->   Operation 1562 'zext' 'zext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1563 [1/1] (0.00ns)   --->   "%mult_V_1156 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_232, i3 0"   --->   Operation 1563 'bitconcatenate' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln717_769 = zext i11 %mult_V_1156"   --->   Operation 1564 'zext' 'zext_ln717_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1565 [1/1] (0.00ns)   --->   "%shl_ln717_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_232, i1 0"   --->   Operation 1565 'bitconcatenate' 'shl_ln717_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1566 [1/1] (0.00ns)   --->   "%mult_V_1158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_232, i2 0"   --->   Operation 1566 'bitconcatenate' 'mult_V_1158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln1171_627 = zext i10 %mult_V_1158"   --->   Operation 1567 'zext' 'zext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1568 [1/1] (1.41ns)   --->   "%sub_ln1171_958 = sub i11 %zext_ln1171_626, i11 %zext_ln1171_627"   --->   Operation 1568 'sub' 'sub_ln1171_958' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln717_1133 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_958, i32 1, i32 10"   --->   Operation 1569 'partselect' 'trunc_ln717_1133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln717_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_232, i4 0"   --->   Operation 1570 'bitconcatenate' 'shl_ln717_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln717_772 = zext i12 %shl_ln717_116"   --->   Operation 1571 'zext' 'zext_ln717_772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln717_774 = zext i10 %mult_V_1158"   --->   Operation 1572 'zext' 'zext_ln717_774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1573 [1/1] (1.54ns)   --->   "%sub_ln717_272 = sub i13 %zext_ln717_772, i13 %zext_ln717_774"   --->   Operation 1573 'sub' 'sub_ln717_272' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1574 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_272, i32 1, i32 12"   --->   Operation 1574 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln42_379 = zext i10 %mult_V_1158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1575 'zext' 'zext_ln42_379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1576 [1/1] (1.41ns)   --->   "%sub_ln717_273 = sub i11 %zext_ln1171_627, i11 %zext_ln1171_626"   --->   Operation 1576 'sub' 'sub_ln717_273' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1577 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_273, i32 1, i32 10"   --->   Operation 1577 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln42_381 = zext i7 %mult_V_1161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1578 'zext' 'zext_ln42_381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1579 [1/1] (1.48ns)   --->   "%sub_ln1171_959 = sub i12 %zext_ln1171_625, i12 %zext_ln717_769"   --->   Operation 1579 'sub' 'sub_ln1171_959' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln717_1137 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_959, i32 1, i32 11"   --->   Operation 1580 'partselect' 'trunc_ln717_1137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln42_171 = sext i11 %trunc_ln717_1137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1581 'sext' 'sext_ln42_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln1171_628 = zext i9 %shl_ln717_115"   --->   Operation 1582 'zext' 'zext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1583 [1/1] (1.41ns)   --->   "%add_ln717_208 = add i11 %zext_ln1171_627, i11 %zext_ln1171_626"   --->   Operation 1583 'add' 'add_ln717_208' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1584 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_208, i32 1, i32 10"   --->   Operation 1584 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1585 [1/1] (1.48ns)   --->   "%sub_ln717_274 = sub i12 %zext_ln717_769, i12 %zext_ln1171_625"   --->   Operation 1585 'sub' 'sub_ln717_274' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1586 [1/1] (0.00ns)   --->   "%mult_V_1176 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_274, i32 1, i32 11"   --->   Operation 1586 'partselect' 'mult_V_1176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1587 [1/1] (1.41ns)   --->   "%sub_ln1171_574 = sub i11 0, i11 %zext_ln1171_627"   --->   Operation 1587 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i11 %sub_ln1171_574"   --->   Operation 1588 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1589 [1/1] (1.48ns)   --->   "%sub_ln1171_575 = sub i12 %sext_ln1171_124, i12 %zext_ln1171_625"   --->   Operation 1589 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln717_1142 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_575, i32 1, i32 11"   --->   Operation 1590 'partselect' 'trunc_ln717_1142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1591 [1/1] (1.48ns)   --->   "%sub_ln1171_576 = sub i12 0, i12 %zext_ln717_769"   --->   Operation 1591 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln717_688 = sext i12 %sub_ln1171_576"   --->   Operation 1592 'sext' 'sext_ln717_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1593 [1/1] (0.00ns)   --->   "%trunc_ln717_1143 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_576, i32 1, i32 11"   --->   Operation 1593 'partselect' 'trunc_ln717_1143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln717_1144 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_574, i32 1, i32 10"   --->   Operation 1594 'partselect' 'trunc_ln717_1144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1595 [1/1] (1.54ns)   --->   "%sub_ln1171_577 = sub i13 %sext_ln717_688, i13 %zext_ln1171_622"   --->   Operation 1595 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln717_1146 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_577, i32 1, i32 12"   --->   Operation 1596 'partselect' 'trunc_ln717_1146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1597 [1/1] (1.36ns)   --->   "%sub_ln1171_578 = sub i10 0, i10 %zext_ln1171_628"   --->   Operation 1597 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln717_1147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_578, i32 1, i32 9"   --->   Operation 1598 'partselect' 'trunc_ln717_1147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln42_175 = sext i9 %trunc_ln717_1147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1599 'sext' 'sext_ln42_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1600 [1/1] (1.48ns)   --->   "%add_ln717_209 = add i12 %zext_ln717_769, i12 %zext_ln1171_625"   --->   Operation 1600 'add' 'add_ln717_209' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_V_1199 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_209, i32 1, i32 11"   --->   Operation 1601 'partselect' 'mult_V_1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1602 [1/1] (1.54ns)   --->   "%sub_ln717_276 = sub i13 %zext_ln717_772, i13 %zext_ln1171_622"   --->   Operation 1602 'sub' 'sub_ln717_276' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1603 [1/1] (0.00ns)   --->   "%mult_V_1204 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_276, i32 1, i32 12"   --->   Operation 1603 'partselect' 'mult_V_1204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln1171_631 = zext i8 %p_read_231"   --->   Operation 1604 'zext' 'zext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1605 [1/1] (0.00ns)   --->   "%shl_ln717_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_231, i2 0"   --->   Operation 1605 'bitconcatenate' 'shl_ln717_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln717_782 = zext i10 %shl_ln717_117"   --->   Operation 1606 'zext' 'zext_ln717_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln717_783 = zext i10 %shl_ln717_117"   --->   Operation 1607 'zext' 'zext_ln717_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_231, i4 0"   --->   Operation 1608 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln1171_634 = zext i12 %tmp_21"   --->   Operation 1609 'zext' 'zext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1610 [1/1] (1.54ns)   --->   "%sub_ln1171_960 = sub i13 %zext_ln1171_633, i13 %zext_ln1171_634"   --->   Operation 1610 'sub' 'sub_ln1171_960' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln717_1151 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_960, i32 1, i32 12"   --->   Operation 1611 'partselect' 'trunc_ln717_1151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1612 [1/1] (0.00ns)   --->   "%mult_V_1252 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_231, i3 0"   --->   Operation 1612 'bitconcatenate' 'mult_V_1252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln1171_636 = zext i11 %mult_V_1252"   --->   Operation 1613 'zext' 'zext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1614 [1/1] (1.48ns)   --->   "%sub_ln1171_579 = sub i12 0, i12 %zext_ln1171_636"   --->   Operation 1614 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln717_693 = sext i12 %sub_ln1171_579"   --->   Operation 1615 'sext' 'sext_ln717_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln717_1152 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_579, i32 1, i32 11"   --->   Operation 1616 'partselect' 'trunc_ln717_1152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1617 [1/1] (0.00ns)   --->   "%mult_V_1239 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_231, i1 0"   --->   Operation 1617 'bitconcatenate' 'mult_V_1239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln717_785 = zext i9 %mult_V_1239"   --->   Operation 1618 'zext' 'zext_ln717_785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln717_786 = zext i9 %mult_V_1239"   --->   Operation 1619 'zext' 'zext_ln717_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1620 [1/1] (1.48ns)   --->   "%sub_ln717_278 = sub i12 %zext_ln1171_636, i12 %zext_ln717_786"   --->   Operation 1620 'sub' 'sub_ln717_278' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1621 [1/1] (0.00ns)   --->   "%mult_V_1219 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_278, i32 1, i32 11"   --->   Operation 1621 'partselect' 'mult_V_1219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln1171_637 = zext i9 %mult_V_1239"   --->   Operation 1622 'zext' 'zext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1623 [1/1] (1.36ns)   --->   "%sub_ln1171_580 = sub i10 0, i10 %zext_ln1171_637"   --->   Operation 1623 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln717_1154 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_580, i32 1, i32 9"   --->   Operation 1624 'partselect' 'trunc_ln717_1154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1625 [1/1] (1.54ns)   --->   "%add_ln717_210 = add i13 %zext_ln1171_634, i13 %zext_ln717_785"   --->   Operation 1625 'add' 'add_ln717_210' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_1223 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_210, i32 1, i32 12"   --->   Operation 1626 'partselect' 'mult_V_1223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1627 [1/1] (1.54ns)   --->   "%sub_ln717_279 = sub i13 %zext_ln1171_634, i13 %zext_ln1171_633"   --->   Operation 1627 'sub' 'sub_ln717_279' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_1224 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_279, i32 1, i32 12"   --->   Operation 1628 'partselect' 'mult_V_1224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln717_700 = sext i12 %mult_V_1224"   --->   Operation 1629 'sext' 'sext_ln717_700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln717_788 = zext i14 %sext_ln717_700"   --->   Operation 1630 'zext' 'zext_ln717_788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1631 [1/1] (1.41ns)   --->   "%sub_ln1171_581 = sub i11 0, i11 %zext_ln717_783"   --->   Operation 1631 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i11 %sub_ln1171_581"   --->   Operation 1632 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1633 [1/1] (1.48ns)   --->   "%sub_ln1171_582 = sub i12 %sext_ln1171_125, i12 %zext_ln1171_629"   --->   Operation 1633 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln717_1156 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_582, i32 1, i32 11"   --->   Operation 1634 'partselect' 'trunc_ln717_1156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1635 [1/1] (1.30ns)   --->   "%sub_ln1171_583 = sub i9 0, i9 %zext_ln1171_631"   --->   Operation 1635 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln717_1157 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_583, i32 1, i32 8"   --->   Operation 1636 'partselect' 'trunc_ln717_1157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1637 [1/1] (1.48ns)   --->   "%sub_ln1171_584 = sub i12 %zext_ln717_786, i12 %zext_ln1171_636"   --->   Operation 1637 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln717_1158 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_584, i32 1, i32 11"   --->   Operation 1638 'partselect' 'trunc_ln717_1158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1639 [1/1] (1.54ns)   --->   "%sub_ln1171_585 = sub i13 %sext_ln717_693, i13 %zext_ln1171_633"   --->   Operation 1639 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln717_1159 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_585, i32 1, i32 12"   --->   Operation 1640 'partselect' 'trunc_ln717_1159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1641 [1/1] (1.54ns)   --->   "%sub_ln717_280 = sub i13 %zext_ln1171_634, i13 %zext_ln717_782"   --->   Operation 1641 'sub' 'sub_ln717_280' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_280, i32 1, i32 12"   --->   Operation 1642 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln42_386 = zext i9 %mult_V_1239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1643 'zext' 'zext_ln42_386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1644 [1/1] (1.54ns)   --->   "%sub_ln1171_586 = sub i13 %sext_ln717_693, i13 %zext_ln717_785"   --->   Operation 1644 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1645 [1/1] (0.00ns)   --->   "%trunc_ln717_1162 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_586, i32 1, i32 12"   --->   Operation 1645 'partselect' 'trunc_ln717_1162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1646 [1/1] (1.54ns)   --->   "%sub_ln717_281 = sub i13 %zext_ln1171_634, i13 %zext_ln717_785"   --->   Operation 1646 'sub' 'sub_ln717_281' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_1264 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_281, i32 1, i32 12"   --->   Operation 1647 'partselect' 'mult_V_1264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln717_706 = sext i12 %mult_V_1264"   --->   Operation 1648 'sext' 'sext_ln717_706' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln717_791 = zext i14 %sext_ln717_706"   --->   Operation 1649 'zext' 'zext_ln717_791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1650 [1/1] (1.54ns)   --->   "%sub_ln1171_587 = sub i13 %zext_ln717_782, i13 %zext_ln1171_634"   --->   Operation 1650 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_1164 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_587, i32 1, i32 12"   --->   Operation 1651 'partselect' 'trunc_ln717_1164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1652 [1/1] (1.48ns)   --->   "%sub_ln717_282 = sub i12 %zext_ln1171_636, i12 %zext_ln1171_629"   --->   Operation 1652 'sub' 'sub_ln717_282' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_1275 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_282, i32 1, i32 11"   --->   Operation 1653 'partselect' 'mult_V_1275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln717_707 = sext i11 %mult_V_1275"   --->   Operation 1654 'sext' 'sext_ln717_707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln717_792 = zext i14 %sext_ln717_707"   --->   Operation 1655 'zext' 'zext_ln717_792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln1171_642 = zext i8 %p_read_230"   --->   Operation 1656 'zext' 'zext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln1171_95 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_230, i3 0"   --->   Operation 1657 'bitconcatenate' 'shl_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln1171_646 = zext i11 %shl_ln1171_95"   --->   Operation 1658 'zext' 'zext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1659 [1/1] (1.48ns)   --->   "%sub_ln1171_591 = sub i12 0, i12 %zext_ln1171_646"   --->   Operation 1659 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i12 %sub_ln1171_591"   --->   Operation 1660 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1661 [1/1] (1.54ns)   --->   "%sub_ln1171_592 = sub i13 %sext_ln1171_127, i13 %zext_ln1171_641"   --->   Operation 1661 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln717_1168 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_592, i32 1, i32 12"   --->   Operation 1662 'partselect' 'trunc_ln717_1168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1663 [1/1] (0.00ns)   --->   "%mult_V_1333 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_230, i1 0"   --->   Operation 1663 'bitconcatenate' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln1171_647 = zext i9 %mult_V_1333"   --->   Operation 1664 'zext' 'zext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln1171_648 = zext i9 %mult_V_1333"   --->   Operation 1665 'zext' 'zext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1666 [1/1] (1.48ns)   --->   "%sub_ln1171_962 = sub i12 %zext_ln1171_644, i12 %zext_ln1171_646"   --->   Operation 1666 'sub' 'sub_ln1171_962' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln717_1172 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_962, i32 1, i32 11"   --->   Operation 1667 'partselect' 'trunc_ln717_1172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1668 [1/1] (1.54ns)   --->   "%sub_ln1171_595 = sub i13 %sext_ln1171_127, i13 %zext_ln1171_648"   --->   Operation 1668 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln717_1173 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_595, i32 1, i32 12"   --->   Operation 1669 'partselect' 'trunc_ln717_1173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1670 [1/1] (1.48ns)   --->   "%sub_ln717_283 = sub i12 %zext_ln1171_646, i12 %zext_ln1171_647"   --->   Operation 1670 'sub' 'sub_ln717_283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_1289 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_283, i32 1, i32 11"   --->   Operation 1671 'partselect' 'mult_V_1289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln717_710 = sext i11 %mult_V_1289"   --->   Operation 1672 'sext' 'sext_ln717_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln717_793 = zext i14 %sext_ln717_710"   --->   Operation 1673 'zext' 'zext_ln717_793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1674 [1/1] (0.00ns)   --->   "%mult_V_1301 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_230, i2 0"   --->   Operation 1674 'bitconcatenate' 'mult_V_1301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln1171_651 = zext i10 %mult_V_1301"   --->   Operation 1675 'zext' 'zext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1676 [1/1] (1.41ns)   --->   "%sub_ln1171_596 = sub i11 0, i11 %zext_ln1171_651"   --->   Operation 1676 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln717_1175 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_596, i32 1, i32 10"   --->   Operation 1677 'partselect' 'trunc_ln717_1175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln717_711 = sext i10 %trunc_ln717_1175"   --->   Operation 1678 'sext' 'sext_ln717_711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1679 [1/1] (1.41ns)   --->   "%sub_ln717_284 = sub i11 %zext_ln1171_651, i11 %zext_ln1171_642"   --->   Operation 1679 'sub' 'sub_ln717_284' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1680 [1/1] (0.00ns)   --->   "%mult_V_1291 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_284, i32 1, i32 10"   --->   Operation 1680 'partselect' 'mult_V_1291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln717_712 = sext i10 %mult_V_1291"   --->   Operation 1681 'sext' 'sext_ln717_712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln717_796 = zext i14 %sext_ln717_712"   --->   Operation 1682 'zext' 'zext_ln717_796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln717_797 = zext i11 %mult_V_1294"   --->   Operation 1683 'zext' 'zext_ln717_797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln42_394 = zext i12 %mult_V_1298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1684 'zext' 'zext_ln42_394' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1685 [1/1] (1.48ns)   --->   "%add_ln717_211 = add i12 %zext_ln1171_646, i12 %zext_ln1171_647"   --->   Operation 1685 'add' 'add_ln717_211' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1686 [1/1] (0.00ns)   --->   "%mult_V_1299 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_211, i32 1, i32 11"   --->   Operation 1686 'partselect' 'mult_V_1299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln717_798 = zext i11 %mult_V_1299"   --->   Operation 1687 'zext' 'zext_ln717_798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1688 [1/1] (1.41ns)   --->   "%add_ln717_212 = add i11 %zext_ln1171_651, i11 %zext_ln1171_642"   --->   Operation 1688 'add' 'add_ln717_212' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_212, i32 1, i32 10"   --->   Operation 1689 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln717_799 = zext i10 %mult_V_1300"   --->   Operation 1690 'zext' 'zext_ln717_799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1691 [1/1] (1.48ns)   --->   "%sub_ln1171_598 = sub i12 %zext_ln1171_647, i12 %zext_ln1171_646"   --->   Operation 1691 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln717_1181 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_598, i32 1, i32 11"   --->   Operation 1692 'partselect' 'trunc_ln717_1181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1693 [1/1] (1.41ns)   --->   "%sub_ln1171_963 = sub i11 %zext_ln1171_642, i11 %zext_ln1171_651"   --->   Operation 1693 'sub' 'sub_ln1171_963' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln717_1182 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_963, i32 1, i32 10"   --->   Operation 1694 'partselect' 'trunc_ln717_1182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1695 [1/1] (1.48ns)   --->   "%add_ln717_213 = add i12 %zext_ln1171_646, i12 %zext_ln1171_644"   --->   Operation 1695 'add' 'add_ln717_213' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1696 [1/1] (0.00ns)   --->   "%mult_V_1320 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_213, i32 1, i32 11"   --->   Operation 1696 'partselect' 'mult_V_1320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln717_1185 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_591, i32 1, i32 11"   --->   Operation 1697 'partselect' 'trunc_ln717_1185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln1171_652 = zext i8 %p_read_229"   --->   Operation 1698 'zext' 'zext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln1171_654 = zext i8 %p_read_229"   --->   Operation 1699 'zext' 'zext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln1171_655 = zext i8 %p_read_229"   --->   Operation 1700 'zext' 'zext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1701 [1/1] (0.00ns)   --->   "%shl_ln1171_96 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_229, i3 0"   --->   Operation 1701 'bitconcatenate' 'shl_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln1171_656 = zext i11 %shl_ln1171_96"   --->   Operation 1702 'zext' 'zext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1703 [1/1] (0.00ns)   --->   "%mult_V_1347 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_229, i1 0"   --->   Operation 1703 'bitconcatenate' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1171_657 = zext i9 %mult_V_1347"   --->   Operation 1704 'zext' 'zext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln42_398 = zext i9 %mult_V_1347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1705 'zext' 'zext_ln42_398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1706 [1/1] (0.00ns)   --->   "%shl_ln1171_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_229, i4 0"   --->   Operation 1706 'bitconcatenate' 'shl_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln1171_659 = zext i12 %shl_ln1171_97"   --->   Operation 1707 'zext' 'zext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1708 [1/1] (0.00ns)   --->   "%mult_V_1365 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_229, i2 0"   --->   Operation 1708 'bitconcatenate' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln1171_660 = zext i10 %mult_V_1365"   --->   Operation 1709 'zext' 'zext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln1171_661 = zext i10 %mult_V_1365"   --->   Operation 1710 'zext' 'zext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1711 [1/1] (1.54ns)   --->   "%sub_ln1171_600 = sub i13 %zext_ln1171_661, i13 %zext_ln1171_659"   --->   Operation 1711 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1712 [1/1] (0.00ns)   --->   "%trunc_ln717_1187 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_600, i32 1, i32 12"   --->   Operation 1712 'partselect' 'trunc_ln717_1187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1713 [1/1] (1.54ns)   --->   "%sub_ln717_288 = sub i13 %zext_ln1171_659, i13 %zext_ln1171_661"   --->   Operation 1713 'sub' 'sub_ln717_288' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_288, i32 1, i32 12"   --->   Operation 1714 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1715 [1/1] (1.48ns)   --->   "%sub_ln1171_601 = sub i12 0, i12 %zext_ln1171_656"   --->   Operation 1715 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln717_720 = sext i12 %sub_ln1171_601"   --->   Operation 1716 'sext' 'sext_ln717_720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln717_1189 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_601, i32 1, i32 11"   --->   Operation 1717 'partselect' 'trunc_ln717_1189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1718 [1/1] (1.41ns)   --->   "%sub_ln1171_602 = sub i11 0, i11 %zext_ln1171_660"   --->   Operation 1718 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i11 %sub_ln1171_602"   --->   Operation 1719 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1720 [1/1] (1.48ns)   --->   "%sub_ln1171_603 = sub i12 %sext_ln1171_128, i12 %zext_ln1171_653"   --->   Operation 1720 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1721 [1/1] (0.00ns)   --->   "%trunc_ln717_1190 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_603, i32 1, i32 11"   --->   Operation 1721 'partselect' 'trunc_ln717_1190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1722 [1/1] (1.41ns)   --->   "%sub_ln1171_965 = sub i11 %zext_ln1171_655, i11 %zext_ln1171_660"   --->   Operation 1722 'sub' 'sub_ln1171_965' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln717_1193 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_965, i32 1, i32 10"   --->   Operation 1723 'partselect' 'trunc_ln717_1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1724 [1/1] (1.41ns)   --->   "%add_ln717_215 = add i11 %zext_ln1171_660, i11 %zext_ln1171_655"   --->   Operation 1724 'add' 'add_ln717_215' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1725 [1/1] (0.00ns)   --->   "%mult_V_1364 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_215, i32 1, i32 10"   --->   Operation 1725 'partselect' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln717_808 = zext i10 %mult_V_1364"   --->   Operation 1726 'zext' 'zext_ln717_808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln42_401 = zext i10 %mult_V_1365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1727 'zext' 'zext_ln42_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1728 [1/1] (1.36ns)   --->   "%sub_ln1171_604 = sub i10 0, i10 %zext_ln1171_657"   --->   Operation 1728 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln717_1194 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_604, i32 1, i32 9"   --->   Operation 1729 'partselect' 'trunc_ln717_1194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1730 [1/1] (1.48ns)   --->   "%add_ln717_217 = add i12 %zext_ln1171_656, i12 %zext_ln1171_653"   --->   Operation 1730 'add' 'add_ln717_217' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_217, i32 1, i32 11"   --->   Operation 1731 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1732 [1/1] (1.54ns)   --->   "%sub_ln1171_605 = sub i13 %sext_ln717_720, i13 %zext_ln1171_652"   --->   Operation 1732 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln717_1195 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_605, i32 1, i32 12"   --->   Operation 1733 'partselect' 'trunc_ln717_1195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1734 [1/1] (1.41ns)   --->   "%sub_ln717_291 = sub i11 %zext_ln1171_660, i11 %zext_ln1171_655"   --->   Operation 1734 'sub' 'sub_ln717_291' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1735 [1/1] (0.00ns)   --->   "%mult_V_1373 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_291, i32 1, i32 10"   --->   Operation 1735 'partselect' 'mult_V_1373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1736 [1/1] (1.54ns)   --->   "%add_ln717_218 = add i13 %zext_ln1171_659, i13 %zext_ln1171_652"   --->   Operation 1736 'add' 'add_ln717_218' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_1375 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_218, i32 1, i32 12"   --->   Operation 1737 'partselect' 'mult_V_1375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln717_1198 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_602, i32 1, i32 10"   --->   Operation 1738 'partselect' 'trunc_ln717_1198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln1171_493 = sext i10 %trunc_ln717_1198"   --->   Operation 1739 'sext' 'sext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1171_664 = zext i8 %p_read_228"   --->   Operation 1740 'zext' 'zext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln1171_666 = zext i8 %p_read_228"   --->   Operation 1741 'zext' 'zext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln717_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_228, i4 0"   --->   Operation 1742 'bitconcatenate' 'shl_ln717_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln717_812 = zext i12 %shl_ln717_118"   --->   Operation 1743 'zext' 'zext_ln717_812' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_1442 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_228, i1 0"   --->   Operation 1744 'bitconcatenate' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln717_813 = zext i9 %mult_V_1442"   --->   Operation 1745 'zext' 'zext_ln717_813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln717_814 = zext i9 %mult_V_1442"   --->   Operation 1746 'zext' 'zext_ln717_814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1747 [1/1] (1.54ns)   --->   "%add_ln717_219 = add i13 %zext_ln717_812, i13 %zext_ln717_814"   --->   Operation 1747 'add' 'add_ln717_219' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1748 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_219, i32 1, i32 12"   --->   Operation 1748 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_1416 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_228, i3 0"   --->   Operation 1749 'bitconcatenate' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln717_815 = zext i11 %mult_V_1416"   --->   Operation 1750 'zext' 'zext_ln717_815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1751 [1/1] (1.48ns)   --->   "%add_ln717_220 = add i12 %zext_ln717_815, i12 %zext_ln717_813"   --->   Operation 1751 'add' 'add_ln717_220' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_220, i32 1, i32 11"   --->   Operation 1752 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln717_816 = zext i11 %mult_V_1409"   --->   Operation 1753 'zext' 'zext_ln717_816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln42_406 = zext i11 %mult_V_1409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1754 'zext' 'zext_ln42_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1755 [1/1] (0.00ns)   --->   "%mult_V_1411 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_228, i2 0"   --->   Operation 1755 'bitconcatenate' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln717_817 = zext i10 %mult_V_1411"   --->   Operation 1756 'zext' 'zext_ln717_817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1757 [1/1] (1.41ns)   --->   "%add_ln717_221 = add i11 %zext_ln717_817, i11 %zext_ln1171_664"   --->   Operation 1757 'add' 'add_ln717_221' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1758 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_221, i32 1, i32 10"   --->   Operation 1758 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln717_818 = zext i10 %mult_V_1410"   --->   Operation 1759 'zext' 'zext_ln717_818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln1171_667 = zext i9 %mult_V_1442"   --->   Operation 1760 'zext' 'zext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1761 [1/1] (1.36ns)   --->   "%sub_ln1171_606 = sub i10 0, i10 %zext_ln1171_667"   --->   Operation 1761 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln717_1199 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_606, i32 1, i32 9"   --->   Operation 1762 'partselect' 'trunc_ln717_1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln717_819 = zext i11 %mult_V_1414"   --->   Operation 1763 'zext' 'zext_ln717_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1764 [1/1] (1.48ns)   --->   "%sub_ln1171_966 = sub i12 %zext_ln1171_665, i12 %zext_ln717_815"   --->   Operation 1764 'sub' 'sub_ln1171_966' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln717_1200 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_966, i32 1, i32 11"   --->   Operation 1765 'partselect' 'trunc_ln717_1200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1766 [1/1] (1.48ns)   --->   "%sub_ln1171_607 = sub i12 0, i12 %zext_ln717_815"   --->   Operation 1766 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln717_1201 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_607, i32 1, i32 11"   --->   Operation 1767 'partselect' 'trunc_ln717_1201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1768 [1/1] (1.41ns)   --->   "%sub_ln1171_967 = sub i11 %zext_ln1171_664, i11 %zext_ln717_817"   --->   Operation 1768 'sub' 'sub_ln1171_967' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln717_1203 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_967, i32 1, i32 10"   --->   Operation 1769 'partselect' 'trunc_ln717_1203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1770 [1/1] (1.41ns)   --->   "%sub_ln1171_608 = sub i11 0, i11 %zext_ln717_817"   --->   Operation 1770 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln717_733 = sext i11 %sub_ln1171_608"   --->   Operation 1771 'sext' 'sext_ln717_733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln717_1204 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_608, i32 1, i32 10"   --->   Operation 1772 'partselect' 'trunc_ln717_1204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1773 [1/1] (1.41ns)   --->   "%sub_ln717_292 = sub i11 %zext_ln717_817, i11 %zext_ln1171_664"   --->   Operation 1773 'sub' 'sub_ln717_292' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1774 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_292, i32 1, i32 10"   --->   Operation 1774 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln717_735 = sext i10 %mult_V_1426"   --->   Operation 1775 'sext' 'sext_ln717_735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln717_823 = zext i14 %sext_ln717_735"   --->   Operation 1776 'zext' 'zext_ln717_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln42_410 = zext i9 %mult_V_1442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1777 'zext' 'zext_ln42_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1778 [1/1] (1.30ns)   --->   "%sub_ln1171_609 = sub i9 0, i9 %zext_ln1171_666"   --->   Operation 1778 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln717_1209 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_609, i32 1, i32 8"   --->   Operation 1779 'partselect' 'trunc_ln717_1209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1780 [1/1] (1.48ns)   --->   "%sub_ln1171_610 = sub i12 %sext_ln717_733, i12 %zext_ln1171_665"   --->   Operation 1780 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln717_1210 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_610, i32 1, i32 11"   --->   Operation 1781 'partselect' 'trunc_ln717_1210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1782 [1/1] (1.54ns)   --->   "%sub_ln1171_612 = sub i13 0, i13 %zext_ln717_812"   --->   Operation 1782 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1783 [1/1] (0.00ns)   --->   "%trunc_ln717_1212 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_612, i32 1, i32 12"   --->   Operation 1783 'partselect' 'trunc_ln717_1212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1784 [1/1] (1.48ns)   --->   "%sub_ln717_293 = sub i12 %zext_ln717_815, i12 %zext_ln1171_665"   --->   Operation 1784 'sub' 'sub_ln717_293' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1785 [1/1] (0.00ns)   --->   "%mult_V_1471 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_293, i32 1, i32 11"   --->   Operation 1785 'partselect' 'mult_V_1471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln717_738 = sext i11 %mult_V_1471"   --->   Operation 1786 'sext' 'sext_ln717_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln717_825 = zext i14 %sext_ln717_738"   --->   Operation 1787 'zext' 'zext_ln717_825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln1171_673 = zext i8 %p_read_227"   --->   Operation 1788 'zext' 'zext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln717_119 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_227, i2 0"   --->   Operation 1789 'bitconcatenate' 'shl_ln717_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln717_827 = zext i10 %shl_ln717_119"   --->   Operation 1790 'zext' 'zext_ln717_827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1791 [1/1] (1.41ns)   --->   "%add_ln717_222 = add i11 %zext_ln717_827, i11 %zext_ln1171_673"   --->   Operation 1791 'add' 'add_ln717_222' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1792 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_222, i32 1, i32 10"   --->   Operation 1792 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_1481 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_227, i3 0"   --->   Operation 1793 'bitconcatenate' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln1171_674 = zext i11 %mult_V_1481"   --->   Operation 1794 'zext' 'zext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1795 [1/1] (1.48ns)   --->   "%sub_ln1171_613 = sub i12 0, i12 %zext_ln1171_674"   --->   Operation 1795 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i12 %sub_ln1171_613"   --->   Operation 1796 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1797 [1/1] (1.54ns)   --->   "%sub_ln1171_614 = sub i13 %sext_ln1171_129, i13 %zext_ln1171_672"   --->   Operation 1797 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln717_1214 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_614, i32 1, i32 12"   --->   Operation 1798 'partselect' 'trunc_ln717_1214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln1171_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_227, i4 0"   --->   Operation 1799 'bitconcatenate' 'shl_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln1171_675 = zext i12 %shl_ln1171_98"   --->   Operation 1800 'zext' 'zext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1171_677 = zext i10 %shl_ln717_119"   --->   Operation 1801 'zext' 'zext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1802 [1/1] (1.54ns)   --->   "%sub_ln1171_615 = sub i13 %zext_ln1171_677, i13 %zext_ln1171_675"   --->   Operation 1802 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln717_1215 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_615, i32 1, i32 12"   --->   Operation 1803 'partselect' 'trunc_ln717_1215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln42_415 = zext i11 %mult_V_1481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1804 'zext' 'zext_ln42_415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1805 [1/1] (1.48ns)   --->   "%sub_ln1171_969 = sub i12 %zext_ln1171_671, i12 %zext_ln1171_674"   --->   Operation 1805 'sub' 'sub_ln1171_969' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln717_1217 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_969, i32 1, i32 11"   --->   Operation 1806 'partselect' 'trunc_ln717_1217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1807 [1/1] (0.00ns)   --->   "%mult_V_1484 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_227, i1 0"   --->   Operation 1807 'bitconcatenate' 'mult_V_1484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1808 [1/1] (1.41ns)   --->   "%sub_ln1171_616 = sub i11 0, i11 %zext_ln717_827"   --->   Operation 1808 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln717_1218 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_616, i32 1, i32 10"   --->   Operation 1809 'partselect' 'trunc_ln717_1218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln42_418 = zext i7 %mult_V_1487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1810 'zext' 'zext_ln42_418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1811 [1/1] (1.41ns)   --->   "%sub_ln717_294 = sub i11 %zext_ln717_827, i11 %zext_ln1171_673"   --->   Operation 1811 'sub' 'sub_ln717_294' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_294, i32 1, i32 10"   --->   Operation 1812 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln1171_678 = zext i9 %mult_V_1484"   --->   Operation 1813 'zext' 'zext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1814 [1/1] (0.00ns)   --->   "%zext_ln1171_679 = zext i9 %mult_V_1484"   --->   Operation 1814 'zext' 'zext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1815 [1/1] (1.48ns)   --->   "%sub_ln1171_617 = sub i12 %zext_ln1171_679, i12 %zext_ln1171_674"   --->   Operation 1815 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln717_1220 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_617, i32 1, i32 11"   --->   Operation 1816 'partselect' 'trunc_ln717_1220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1817 [1/1] (1.54ns)   --->   "%sub_ln1171_618 = sub i13 %sext_ln1171_129, i13 %zext_ln1171_678"   --->   Operation 1817 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln717_1221 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_618, i32 1, i32 12"   --->   Operation 1818 'partselect' 'trunc_ln717_1221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln717_829 = zext i11 %mult_V_1494"   --->   Operation 1819 'zext' 'zext_ln717_829' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln1171_681 = zext i8 %p_read_226"   --->   Operation 1820 'zext' 'zext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln1171_682 = zext i8 %p_read_226"   --->   Operation 1821 'zext' 'zext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln1171_683 = zext i8 %p_read_226"   --->   Operation 1822 'zext' 'zext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1823 [1/1] (0.00ns)   --->   "%mult_V_1575 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_226, i1 0"   --->   Operation 1823 'bitconcatenate' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln1171_684 = zext i9 %mult_V_1575"   --->   Operation 1824 'zext' 'zext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln1171_685 = zext i9 %mult_V_1575"   --->   Operation 1825 'zext' 'zext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1826 [1/1] (1.36ns)   --->   "%sub_ln1171_624 = sub i10 0, i10 %zext_ln1171_685"   --->   Operation 1826 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1827 [1/1] (0.00ns)   --->   "%trunc_ln717_1228 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_624, i32 1, i32 9"   --->   Operation 1827 'partselect' 'trunc_ln717_1228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1828 [1/1] (0.00ns)   --->   "%mult_V_1538 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_226, i2 0"   --->   Operation 1828 'bitconcatenate' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln1171_687 = zext i10 %mult_V_1538"   --->   Operation 1829 'zext' 'zext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1830 [1/1] (1.41ns)   --->   "%sub_ln1171_625 = sub i11 0, i11 %zext_ln1171_687"   --->   Operation 1830 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln717_742 = sext i11 %sub_ln1171_625"   --->   Operation 1831 'sext' 'sext_ln717_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln717_1229 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_625, i32 1, i32 10"   --->   Operation 1832 'partselect' 'trunc_ln717_1229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1833 [1/1] (1.41ns)   --->   "%sub_ln717_295 = sub i11 %zext_ln1171_687, i11 %zext_ln1171_681"   --->   Operation 1833 'sub' 'sub_ln717_295' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1834 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_295, i32 1, i32 10"   --->   Operation 1834 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1835 [1/1] (0.00ns)   --->   "%shl_ln717_120 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_226, i4 0"   --->   Operation 1835 'bitconcatenate' 'shl_ln717_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln717_834 = zext i12 %shl_ln717_120"   --->   Operation 1836 'zext' 'zext_ln717_834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1837 [1/1] (0.00ns)   --->   "%mult_V_1564 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_226, i3 0"   --->   Operation 1837 'bitconcatenate' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1171_688 = zext i11 %mult_V_1564"   --->   Operation 1838 'zext' 'zext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1839 [1/1] (1.48ns)   --->   "%sub_ln1171_626 = sub i12 0, i12 %zext_ln1171_688"   --->   Operation 1839 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln717_747 = sext i12 %sub_ln1171_626"   --->   Operation 1840 'sext' 'sext_ln717_747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln717_1232 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_626, i32 1, i32 11"   --->   Operation 1841 'partselect' 'trunc_ln717_1232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1842 [1/1] (1.54ns)   --->   "%sub_ln1171_627 = sub i13 %sext_ln717_747, i13 %zext_ln1171_684"   --->   Operation 1842 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln717_1233 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_627, i32 1, i32 12"   --->   Operation 1843 'partselect' 'trunc_ln717_1233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln717_836 = zext i9 %mult_V_1575"   --->   Operation 1844 'zext' 'zext_ln717_836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1845 [1/1] (1.48ns)   --->   "%add_ln717_223 = add i12 %zext_ln1171_688, i12 %zext_ln717_836"   --->   Operation 1845 'add' 'add_ln717_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1846 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_223, i32 1, i32 11"   --->   Operation 1846 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1847 [1/1] (1.48ns)   --->   "%sub_ln717_297 = sub i12 %zext_ln1171_688, i12 %zext_ln717_836"   --->   Operation 1847 'sub' 'sub_ln717_297' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1848 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_297, i32 1, i32 11"   --->   Operation 1848 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1849 [1/1] (1.48ns)   --->   "%sub_ln1171_628 = sub i12 %sext_ln717_742, i12 %zext_ln1171_680"   --->   Operation 1849 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln717_1235 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_628, i32 1, i32 11"   --->   Operation 1850 'partselect' 'trunc_ln717_1235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1851 [1/1] (1.54ns)   --->   "%sub_ln717_298 = sub i13 %zext_ln717_834, i13 %zext_ln717_830"   --->   Operation 1851 'sub' 'sub_ln717_298' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1852 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_298, i32 1, i32 12"   --->   Operation 1852 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1853 [1/1] (1.48ns)   --->   "%sub_ln717_299 = sub i12 %zext_ln1171_688, i12 %zext_ln1171_680"   --->   Operation 1853 'sub' 'sub_ln717_299' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1854 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_299, i32 1, i32 11"   --->   Operation 1854 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1855 [1/1] (1.41ns)   --->   "%sub_ln1171_971 = sub i11 %zext_ln1171_681, i11 %zext_ln1171_687"   --->   Operation 1855 'sub' 'sub_ln1171_971' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln717_1238 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_971, i32 1, i32 10"   --->   Operation 1856 'partselect' 'trunc_ln717_1238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln717_841 = zext i11 %mult_V_1559"   --->   Operation 1857 'zext' 'zext_ln717_841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1858 [1/1] (1.30ns)   --->   "%sub_ln1171_631 = sub i9 0, i9 %zext_ln1171_683"   --->   Operation 1858 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln717_1240 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_631, i32 1, i32 8"   --->   Operation 1859 'partselect' 'trunc_ln717_1240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln42_198 = sext i8 %trunc_ln717_1240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1860 'sext' 'sext_ln42_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1861 [1/1] (1.54ns)   --->   "%add_ln717_224 = add i13 %zext_ln717_834, i13 %zext_ln1171_684"   --->   Operation 1861 'add' 'add_ln717_224' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_224, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1862 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln717_842 = zext i12 %mult_V_1579"   --->   Operation 1863 'zext' 'zext_ln717_842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1864 [1/1] (1.48ns)   --->   "%add_ln717_225 = add i12 %zext_ln1171_688, i12 %zext_ln1171_680"   --->   Operation 1864 'add' 'add_ln717_225' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1865 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_225, i32 1, i32 11"   --->   Operation 1865 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln42_426 = zext i11 %mult_V_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1866 'zext' 'zext_ln42_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1867 [1/1] (1.41ns)   --->   "%add_ln717_226 = add i11 %zext_ln1171_687, i11 %zext_ln1171_681"   --->   Operation 1867 'add' 'add_ln717_226' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_226, i32 1, i32 10"   --->   Operation 1868 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln1171_691 = zext i8 %p_read_225"   --->   Operation 1869 'zext' 'zext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln1171_694 = zext i8 %p_read_225"   --->   Operation 1870 'zext' 'zext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1871 [1/1] (0.00ns)   --->   "%mult_V_1644 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_225, i2 0"   --->   Operation 1871 'bitconcatenate' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln1171_695 = zext i10 %mult_V_1644"   --->   Operation 1872 'zext' 'zext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1873 [1/1] (1.41ns)   --->   "%sub_ln1171_632 = sub i11 0, i11 %zext_ln1171_695"   --->   Operation 1873 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln717_1241 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_632, i32 1, i32 10"   --->   Operation 1874 'partselect' 'trunc_ln717_1241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_1646 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_225, i3 0"   --->   Operation 1875 'bitconcatenate' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln717_844 = zext i11 %mult_V_1646"   --->   Operation 1876 'zext' 'zext_ln717_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1877 [1/1] (1.48ns)   --->   "%add_ln717_227 = add i12 %zext_ln717_844, i12 %zext_ln1171_690"   --->   Operation 1877 'add' 'add_ln717_227' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1878 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_227, i32 1, i32 11"   --->   Operation 1878 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1879 [1/1] (1.48ns)   --->   "%sub_ln1171_633 = sub i12 0, i12 %zext_ln717_844"   --->   Operation 1879 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i12 %sub_ln1171_633"   --->   Operation 1880 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1881 [1/1] (1.54ns)   --->   "%sub_ln1171_634 = sub i13 %sext_ln1171_132, i13 %zext_ln1171_692"   --->   Operation 1881 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln717_1242 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_634, i32 1, i32 12"   --->   Operation 1882 'partselect' 'trunc_ln717_1242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1883 [1/1] (0.00ns)   --->   "%shl_ln1171_99 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_225, i1 0"   --->   Operation 1883 'bitconcatenate' 'shl_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln1171_696 = zext i9 %shl_ln1171_99"   --->   Operation 1884 'zext' 'zext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln1171_697 = zext i9 %shl_ln1171_99"   --->   Operation 1885 'zext' 'zext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln717_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_225, i4 0"   --->   Operation 1886 'bitconcatenate' 'shl_ln717_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln717_845 = zext i12 %shl_ln717_121"   --->   Operation 1887 'zext' 'zext_ln717_845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1888 [1/1] (1.54ns)   --->   "%add_ln717_228 = add i13 %zext_ln717_845, i13 %zext_ln1171_692"   --->   Operation 1888 'add' 'add_ln717_228' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1889 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_228, i32 1, i32 12"   --->   Operation 1889 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1890 [1/1] (1.48ns)   --->   "%sub_ln717_300 = sub i12 %zext_ln717_844, i12 %zext_ln1171_696"   --->   Operation 1890 'sub' 'sub_ln717_300' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1891 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_300, i32 1, i32 11"   --->   Operation 1891 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1892 [1/1] (1.54ns)   --->   "%sub_ln1171_636 = sub i13 0, i13 %zext_ln717_845"   --->   Operation 1892 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln717_759 = sext i13 %sub_ln1171_636"   --->   Operation 1893 'sext' 'sext_ln717_759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1894 [1/1] (0.00ns)   --->   "%trunc_ln717_1245 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_636, i32 1, i32 12"   --->   Operation 1894 'partselect' 'trunc_ln717_1245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1895 [1/1] (1.54ns)   --->   "%sub_ln1171_637 = sub i13 %sext_ln1171_132, i13 %zext_ln1171_697"   --->   Operation 1895 'sub' 'sub_ln1171_637' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln717_1246 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_637, i32 1, i32 12"   --->   Operation 1896 'partselect' 'trunc_ln717_1246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1897 [1/1] (1.48ns)   --->   "%add_ln717_229 = add i12 %zext_ln717_844, i12 %zext_ln1171_696"   --->   Operation 1897 'add' 'add_ln717_229' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1898 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_229, i32 1, i32 11"   --->   Operation 1898 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln717_847 = zext i11 %mult_V_1617"   --->   Operation 1899 'zext' 'zext_ln717_847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1900 [1/1] (1.48ns)   --->   "%sub_ln1171_638 = sub i12 %zext_ln1171_696, i12 %zext_ln717_844"   --->   Operation 1900 'sub' 'sub_ln1171_638' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1901 [1/1] (0.00ns)   --->   "%trunc_ln717_1247 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_638, i32 1, i32 11"   --->   Operation 1901 'partselect' 'trunc_ln717_1247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1902 [1/1] (1.54ns)   --->   "%sub_ln1171_972 = sub i13 %zext_ln1171_692, i13 %zext_ln717_845"   --->   Operation 1902 'sub' 'sub_ln1171_972' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln717_1248 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_972, i32 1, i32 12"   --->   Operation 1903 'partselect' 'trunc_ln717_1248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1904 [1/1] (1.54ns)   --->   "%add_ln717_230 = add i13 %zext_ln717_845, i13 %zext_ln1171_697"   --->   Operation 1904 'add' 'add_ln717_230' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln42_70 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_230, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1905 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln42_430 = zext i7 %mult_V_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1906 'zext' 'zext_ln42_430' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1907 [1/1] (1.54ns)   --->   "%sub_ln1171_639 = sub i13 %zext_ln1171_697, i13 %zext_ln717_845"   --->   Operation 1907 'sub' 'sub_ln1171_639' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.00ns)   --->   "%trunc_ln717_1253 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_639, i32 1, i32 12"   --->   Operation 1908 'partselect' 'trunc_ln717_1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1909 [1/1] (1.54ns)   --->   "%sub_ln717_303 = sub i13 %zext_ln717_845, i13 %zext_ln1171_697"   --->   Operation 1909 'sub' 'sub_ln717_303' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_303, i32 1, i32 12"   --->   Operation 1910 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1911 [1/1] (1.30ns)   --->   "%sub_ln1171_640 = sub i9 0, i9 %zext_ln1171_691"   --->   Operation 1911 'sub' 'sub_ln1171_640' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln717_1256 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_640, i32 1, i32 8"   --->   Operation 1912 'partselect' 'trunc_ln717_1256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1913 [1/1] (1.53ns)   --->   "%sub_ln1171_641 = sub i14 %sext_ln717_759, i14 %zext_ln1171_689"   --->   Operation 1913 'sub' 'sub_ln1171_641' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln717_1258 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_641, i32 1, i32 13"   --->   Operation 1914 'partselect' 'trunc_ln717_1258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln1171_703 = zext i8 %p_read_224"   --->   Operation 1915 'zext' 'zext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_1672 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_224, i2 0"   --->   Operation 1916 'bitconcatenate' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln717_854 = zext i10 %mult_V_1672"   --->   Operation 1917 'zext' 'zext_ln717_854' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1918 [1/1] (1.41ns)   --->   "%sub_ln717_305 = sub i11 %zext_ln717_854, i11 %zext_ln1171_703"   --->   Operation 1918 'sub' 'sub_ln717_305' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_305, i32 1, i32 10"   --->   Operation 1919 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln717_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_224, i4 0"   --->   Operation 1920 'bitconcatenate' 'shl_ln717_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln717_857 = zext i12 %shl_ln717_122"   --->   Operation 1921 'zext' 'zext_ln717_857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1922 [1/1] (1.48ns)   --->   "%sub_ln717_307 = sub i12 %zext_ln717_860, i12 %zext_ln1171_699"   --->   Operation 1922 'sub' 'sub_ln717_307' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_307, i32 1, i32 11"   --->   Operation 1923 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1924 [1/1] (1.48ns)   --->   "%sub_ln1171_642 = sub i12 0, i12 %zext_ln717_860"   --->   Operation 1924 'sub' 'sub_ln1171_642' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i12 %sub_ln1171_642"   --->   Operation 1925 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1926 [1/1] (1.54ns)   --->   "%sub_ln1171_643 = sub i13 %sext_ln1171_133, i13 %zext_ln1171_702"   --->   Operation 1926 'sub' 'sub_ln1171_643' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln717_1262 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_643, i32 1, i32 12"   --->   Operation 1927 'partselect' 'trunc_ln717_1262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1928 [1/1] (1.41ns)   --->   "%add_ln717_231 = add i11 %zext_ln717_854, i11 %zext_ln1171_703"   --->   Operation 1928 'add' 'add_ln717_231' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1929 [1/1] (0.00ns)   --->   "%mult_V_1674 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_231, i32 1, i32 10"   --->   Operation 1929 'partselect' 'mult_V_1674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1930 [1/1] (0.00ns)   --->   "%mult_V_1727 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_224, i1 0"   --->   Operation 1930 'bitconcatenate' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln717_862 = zext i9 %mult_V_1727"   --->   Operation 1931 'zext' 'zext_ln717_862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1932 [1/1] (1.48ns)   --->   "%sub_ln717_308 = sub i12 %zext_ln717_860, i12 %zext_ln717_862"   --->   Operation 1932 'sub' 'sub_ln717_308' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1933 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_308, i32 1, i32 11"   --->   Operation 1933 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1934 [1/1] (1.41ns)   --->   "%sub_ln1171_644 = sub i11 0, i11 %zext_ln717_854"   --->   Operation 1934 'sub' 'sub_ln1171_644' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln717_1264 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_644, i32 1, i32 10"   --->   Operation 1935 'partselect' 'trunc_ln717_1264' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln1171_704 = zext i9 %mult_V_1727"   --->   Operation 1936 'zext' 'zext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln1171_705 = zext i9 %mult_V_1727"   --->   Operation 1937 'zext' 'zext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1938 [1/1] (1.48ns)   --->   "%sub_ln1171_645 = sub i12 %zext_ln717_862, i12 %zext_ln717_860"   --->   Operation 1938 'sub' 'sub_ln1171_645' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln717_1265 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_645, i32 1, i32 11"   --->   Operation 1939 'partselect' 'trunc_ln717_1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1940 [1/1] (1.41ns)   --->   "%sub_ln1171_974 = sub i11 %zext_ln1171_703, i11 %zext_ln717_854"   --->   Operation 1940 'sub' 'sub_ln1171_974' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln717_1269 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_974, i32 1, i32 10"   --->   Operation 1941 'partselect' 'trunc_ln717_1269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln717_865 = zext i11 %mult_V_1690"   --->   Operation 1942 'zext' 'zext_ln717_865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1943 [1/1] (1.48ns)   --->   "%add_ln717_232 = add i12 %zext_ln717_860, i12 %zext_ln717_862"   --->   Operation 1943 'add' 'add_ln717_232' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_1692 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_232, i32 1, i32 11"   --->   Operation 1944 'partselect' 'mult_V_1692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1945 [1/1] (1.54ns)   --->   "%sub_ln717_309 = sub i13 %zext_ln717_857, i13 %zext_ln1171_702"   --->   Operation 1945 'sub' 'sub_ln717_309' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1946 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_309, i32 1, i32 12"   --->   Operation 1946 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln717_868 = zext i11 %mult_V_1701"   --->   Operation 1947 'zext' 'zext_ln717_868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1948 [1/1] (1.54ns)   --->   "%sub_ln1171_975 = sub i13 %zext_ln1171_702, i13 %zext_ln717_857"   --->   Operation 1948 'sub' 'sub_ln1171_975' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln717_1273 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_975, i32 1, i32 12"   --->   Operation 1949 'partselect' 'trunc_ln717_1273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln717_869 = zext i11 %mult_V_1707"   --->   Operation 1950 'zext' 'zext_ln717_869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1951 [1/1] (1.54ns)   --->   "%sub_ln1171_650 = sub i13 %sext_ln1171_133, i13 %zext_ln1171_705"   --->   Operation 1951 'sub' 'sub_ln1171_650' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln717_1274 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_650, i32 1, i32 12"   --->   Operation 1952 'partselect' 'trunc_ln717_1274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1953 [1/1] (1.48ns)   --->   "%sub_ln1171_976 = sub i12 %zext_ln1171_699, i12 %zext_ln717_860"   --->   Operation 1953 'sub' 'sub_ln1171_976' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln717_1275 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_976, i32 1, i32 11"   --->   Operation 1954 'partselect' 'trunc_ln717_1275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1955 [1/1] (1.36ns)   --->   "%sub_ln1171_651 = sub i10 0, i10 %zext_ln1171_704"   --->   Operation 1955 'sub' 'sub_ln1171_651' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln717_1276 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_651, i32 1, i32 9"   --->   Operation 1956 'partselect' 'trunc_ln717_1276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln1171_708 = zext i8 %p_read_223"   --->   Operation 1957 'zext' 'zext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln1171_709 = zext i8 %p_read_223"   --->   Operation 1958 'zext' 'zext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln1171_710 = zext i8 %p_read_223"   --->   Operation 1959 'zext' 'zext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1960 [1/1] (0.00ns)   --->   "%mult_V_1728 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_223, i1 0"   --->   Operation 1960 'bitconcatenate' 'mult_V_1728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln717_870 = zext i9 %mult_V_1728"   --->   Operation 1961 'zext' 'zext_ln717_870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln717_871 = zext i9 %mult_V_1728"   --->   Operation 1962 'zext' 'zext_ln717_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1963 [1/1] (0.00ns)   --->   "%mult_V_1732 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_223, i2 0"   --->   Operation 1963 'bitconcatenate' 'mult_V_1732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln1171_711 = zext i10 %mult_V_1732"   --->   Operation 1964 'zext' 'zext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln1171_712 = zext i10 %mult_V_1732"   --->   Operation 1965 'zext' 'zext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1966 [1/1] (1.41ns)   --->   "%sub_ln1171_652 = sub i11 0, i11 %zext_ln1171_712"   --->   Operation 1966 'sub' 'sub_ln1171_652' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i11 %sub_ln1171_652"   --->   Operation 1967 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1968 [1/1] (1.48ns)   --->   "%sub_ln1171_653 = sub i12 %sext_ln1171_135, i12 %zext_ln1171_710"   --->   Operation 1968 'sub' 'sub_ln1171_653' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln717_1277 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_653, i32 1, i32 11"   --->   Operation 1969 'partselect' 'trunc_ln717_1277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1970 [1/1] (0.00ns)   --->   "%mult_V_1731 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_223, i3 0"   --->   Operation 1970 'bitconcatenate' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln1171_713 = zext i11 %mult_V_1731"   --->   Operation 1971 'zext' 'zext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1972 [1/1] (1.48ns)   --->   "%sub_ln1171_977 = sub i12 %zext_ln1171_710, i12 %zext_ln1171_713"   --->   Operation 1972 'sub' 'sub_ln1171_977' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln717_1278 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_977, i32 1, i32 11"   --->   Operation 1973 'partselect' 'trunc_ln717_1278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln42_441 = zext i11 %mult_V_1731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1974 'zext' 'zext_ln42_441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln717_872 = zext i10 %mult_V_1732"   --->   Operation 1975 'zext' 'zext_ln717_872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln42_442 = zext i10 %mult_V_1732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1976 'zext' 'zext_ln42_442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1977 [1/1] (1.48ns)   --->   "%sub_ln717_310 = sub i12 %zext_ln1171_713, i12 %zext_ln717_871"   --->   Operation 1977 'sub' 'sub_ln717_310' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1978 [1/1] (0.00ns)   --->   "%mult_V_1735 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_310, i32 1, i32 11"   --->   Operation 1978 'partselect' 'mult_V_1735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln717_779 = sext i11 %mult_V_1735"   --->   Operation 1979 'sext' 'sext_ln717_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln717_873 = zext i14 %sext_ln717_779"   --->   Operation 1980 'zext' 'zext_ln717_873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1981 [1/1] (0.00ns)   --->   "%shl_ln1171_100 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_223, i4 0"   --->   Operation 1981 'bitconcatenate' 'shl_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln1171_714 = zext i12 %shl_ln1171_100"   --->   Operation 1982 'zext' 'zext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1983 [1/1] (1.54ns)   --->   "%sub_ln1171_654 = sub i13 0, i13 %zext_ln1171_714"   --->   Operation 1983 'sub' 'sub_ln1171_654' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln717_780 = sext i13 %sub_ln1171_654"   --->   Operation 1984 'sext' 'sext_ln717_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1985 [1/1] (0.00ns)   --->   "%trunc_ln717_1280 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_654, i32 1, i32 12"   --->   Operation 1985 'partselect' 'trunc_ln717_1280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1986 [1/1] (1.41ns)   --->   "%sub_ln717_311 = sub i11 %zext_ln1171_712, i11 %zext_ln1171_709"   --->   Operation 1986 'sub' 'sub_ln717_311' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1987 [1/1] (0.00ns)   --->   "%mult_V_1743 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_311, i32 1, i32 10"   --->   Operation 1987 'partselect' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln717_783 = sext i10 %mult_V_1743"   --->   Operation 1988 'sext' 'sext_ln717_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln717_875 = zext i14 %sext_ln717_783"   --->   Operation 1989 'zext' 'zext_ln717_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1990 [1/1] (1.48ns)   --->   "%sub_ln1171_655 = sub i12 0, i12 %zext_ln1171_713"   --->   Operation 1990 'sub' 'sub_ln1171_655' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i12 %sub_ln1171_655"   --->   Operation 1991 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1992 [1/1] (1.54ns)   --->   "%sub_ln1171_656 = sub i13 %sext_ln1171_136, i13 %zext_ln717_870"   --->   Operation 1992 'sub' 'sub_ln1171_656' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln717_1282 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_656, i32 1, i32 12"   --->   Operation 1993 'partselect' 'trunc_ln717_1282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1994 [1/1] (1.30ns)   --->   "%sub_ln1171_657 = sub i9 0, i9 %zext_ln1171_708"   --->   Operation 1994 'sub' 'sub_ln1171_657' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln717_1283 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_657, i32 1, i32 8"   --->   Operation 1995 'partselect' 'trunc_ln717_1283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1996 [1/1] (1.41ns)   --->   "%sub_ln1171_978 = sub i11 %zext_ln1171_709, i11 %zext_ln1171_712"   --->   Operation 1996 'sub' 'sub_ln1171_978' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln717_1284 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_978, i32 1, i32 10"   --->   Operation 1997 'partselect' 'trunc_ln717_1284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1998 [1/1] (1.54ns)   --->   "%sub_ln1171_658 = sub i13 %sext_ln1171_136, i13 %zext_ln1171_707"   --->   Operation 1998 'sub' 'sub_ln1171_658' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln717_1287 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_658, i32 1, i32 12"   --->   Operation 1999 'partselect' 'trunc_ln717_1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2000 [1/1] (1.54ns)   --->   "%add_ln717_234 = add i13 %zext_ln1171_714, i13 %zext_ln717_870"   --->   Operation 2000 'add' 'add_ln717_234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2001 [1/1] (0.00ns)   --->   "%mult_V_1772 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_234, i32 1, i32 12"   --->   Operation 2001 'partselect' 'mult_V_1772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2002 [1/1] (1.53ns)   --->   "%sub_ln1171_660 = sub i14 %sext_ln717_780, i14 %zext_ln1171_706"   --->   Operation 2002 'sub' 'sub_ln1171_660' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2003 [1/1] (0.00ns)   --->   "%trunc_ln717_1291 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_660, i32 1, i32 13"   --->   Operation 2003 'partselect' 'trunc_ln717_1291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2004 [1/1] (1.53ns)   --->   "%sub_ln1171_661 = sub i14 %sext_ln717_780, i14 %zext_ln1171_711"   --->   Operation 2004 'sub' 'sub_ln1171_661' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln717_1292 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_661, i32 1, i32 13"   --->   Operation 2005 'partselect' 'trunc_ln717_1292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2006 [1/1] (1.54ns)   --->   "%sub_ln717_313 = sub i13 %zext_ln1171_714, i13 %zext_ln717_872"   --->   Operation 2006 'sub' 'sub_ln717_313' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2007 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_313, i32 1, i32 12"   --->   Operation 2007 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2008 [1/1] (1.54ns)   --->   "%sub_ln717_314 = sub i13 %zext_ln1171_714, i13 %zext_ln1171_707"   --->   Operation 2008 'sub' 'sub_ln717_314' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2009 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_314, i32 1, i32 12"   --->   Operation 2009 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln717_793 = sext i12 %mult_V_1787"   --->   Operation 2010 'sext' 'sext_ln717_793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln717_879 = zext i14 %sext_ln717_793"   --->   Operation 2011 'zext' 'zext_ln717_879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln1171_716 = zext i8 %p_read_222"   --->   Operation 2012 'zext' 'zext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln1171_720 = zext i8 %p_read_222"   --->   Operation 2013 'zext' 'zext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln1171_721 = zext i8 %p_read_222"   --->   Operation 2014 'zext' 'zext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln717_124 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_222, i3 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln717_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln717_880 = zext i11 %shl_ln717_124"   --->   Operation 2016 'zext' 'zext_ln717_880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2017 [1/1] (0.00ns)   --->   "%mult_V_1810 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_222, i1 0"   --->   Operation 2017 'bitconcatenate' 'mult_V_1810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln717_882 = zext i9 %mult_V_1810"   --->   Operation 2018 'zext' 'zext_ln717_882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2019 [1/1] (1.48ns)   --->   "%add_ln717_235 = add i12 %zext_ln717_880, i12 %zext_ln717_882"   --->   Operation 2019 'add' 'add_ln717_235' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2020 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_235, i32 1, i32 11"   --->   Operation 2020 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln717_885 = zext i12 %mult_V_1793"   --->   Operation 2021 'zext' 'zext_ln717_885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln717_886 = zext i11 %mult_V_1796"   --->   Operation 2022 'zext' 'zext_ln717_886' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2023 [1/1] (1.48ns)   --->   "%add_ln717_236 = add i12 %zext_ln717_880, i12 %zext_ln1171_717"   --->   Operation 2023 'add' 'add_ln717_236' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2024 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_236, i32 1, i32 11"   --->   Operation 2024 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2025 [1/1] (1.48ns)   --->   "%sub_ln1171_662 = sub i12 0, i12 %zext_ln717_880"   --->   Operation 2025 'sub' 'sub_ln1171_662' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln717_794 = sext i12 %sub_ln1171_662"   --->   Operation 2026 'sext' 'sext_ln717_794' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln717_1296 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_662, i32 1, i32 11"   --->   Operation 2027 'partselect' 'trunc_ln717_1296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_1807 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_222, i2 0"   --->   Operation 2028 'bitconcatenate' 'mult_V_1807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln1171_722 = zext i10 %mult_V_1807"   --->   Operation 2029 'zext' 'zext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2030 [1/1] (1.41ns)   --->   "%sub_ln1171_663 = sub i11 0, i11 %zext_ln1171_722"   --->   Operation 2030 'sub' 'sub_ln1171_663' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln717_795 = sext i11 %sub_ln1171_663"   --->   Operation 2031 'sext' 'sext_ln717_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln717_1297 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_663, i32 1, i32 10"   --->   Operation 2032 'partselect' 'trunc_ln717_1297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2033 [1/1] (1.54ns)   --->   "%sub_ln1171_664 = sub i13 %sext_ln717_794, i13 %zext_ln1171_719"   --->   Operation 2033 'sub' 'sub_ln1171_664' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln717_1299 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_664, i32 1, i32 12"   --->   Operation 2034 'partselect' 'trunc_ln717_1299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2035 [1/1] (1.48ns)   --->   "%sub_ln1171_665 = sub i12 %sext_ln717_795, i12 %zext_ln1171_717"   --->   Operation 2035 'sub' 'sub_ln1171_665' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln717_1303 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_665, i32 1, i32 11"   --->   Operation 2036 'partselect' 'trunc_ln717_1303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2037 [1/1] (1.48ns)   --->   "%sub_ln1171_666 = sub i12 %zext_ln717_882, i12 %zext_ln717_880"   --->   Operation 2037 'sub' 'sub_ln1171_666' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2038 [1/1] (0.00ns)   --->   "%trunc_ln717_1304 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_666, i32 1, i32 11"   --->   Operation 2038 'partselect' 'trunc_ln717_1304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2039 [1/1] (1.48ns)   --->   "%sub_ln717_317 = sub i12 %zext_ln717_880, i12 %zext_ln1171_717"   --->   Operation 2039 'sub' 'sub_ln717_317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2040 [1/1] (0.00ns)   --->   "%mult_V_1831 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_317, i32 1, i32 11"   --->   Operation 2040 'partselect' 'mult_V_1831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln717_801 = sext i11 %mult_V_1831"   --->   Operation 2041 'sext' 'sext_ln717_801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln717_892 = zext i14 %sext_ln717_801"   --->   Operation 2042 'zext' 'zext_ln717_892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2043 [1/1] (1.30ns)   --->   "%sub_ln1171_668 = sub i9 0, i9 %zext_ln1171_716"   --->   Operation 2043 'sub' 'sub_ln1171_668' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln717_1310 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_668, i32 1, i32 8"   --->   Operation 2044 'partselect' 'trunc_ln717_1310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2045 [1/1] (1.41ns)   --->   "%add_ln717_239 = add i11 %zext_ln1171_722, i11 %zext_ln1171_721"   --->   Operation 2045 'add' 'add_ln717_239' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2046 [1/1] (0.00ns)   --->   "%mult_V_1845 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_239, i32 1, i32 10"   --->   Operation 2046 'partselect' 'mult_V_1845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln717_893 = zext i10 %mult_V_1845"   --->   Operation 2047 'zext' 'zext_ln717_893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln717_894 = zext i11 %mult_V_1846"   --->   Operation 2048 'zext' 'zext_ln717_894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln1171_724 = zext i8 %p_read_221"   --->   Operation 2049 'zext' 'zext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2050 [1/1] (0.00ns)   --->   "%shl_ln1171_101 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_221, i2 0"   --->   Operation 2050 'bitconcatenate' 'shl_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln1171_729 = zext i10 %shl_ln1171_101"   --->   Operation 2051 'zext' 'zext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2052 [1/1] (1.41ns)   --->   "%sub_ln1171_669 = sub i11 0, i11 %zext_ln1171_729"   --->   Operation 2052 'sub' 'sub_ln1171_669' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i11 %sub_ln1171_669"   --->   Operation 2053 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2054 [1/1] (1.48ns)   --->   "%sub_ln1171_670 = sub i12 %sext_ln1171_137, i12 %zext_ln1171_727"   --->   Operation 2054 'sub' 'sub_ln1171_670' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2055 [1/1] (0.00ns)   --->   "%trunc_ln717_1311 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_670, i32 1, i32 11"   --->   Operation 2055 'partselect' 'trunc_ln717_1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2056 [1/1] (1.48ns)   --->   "%sub_ln717_318 = sub i12 %zext_ln717_895, i12 %zext_ln1171_727"   --->   Operation 2056 'sub' 'sub_ln717_318' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_1857 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_318, i32 1, i32 11"   --->   Operation 2057 'partselect' 'mult_V_1857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2058 [1/1] (0.00ns)   --->   "%trunc_ln717_1313 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_669, i32 1, i32 10"   --->   Operation 2058 'partselect' 'trunc_ln717_1313' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln717_898 = zext i11 %mult_V_1862"   --->   Operation 2059 'zext' 'zext_ln717_898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln42_451 = zext i11 %mult_V_1866" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2060 'zext' 'zext_ln42_451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2061 [1/1] (0.00ns)   --->   "%mult_V_1871 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_221, i1 0"   --->   Operation 2061 'bitconcatenate' 'mult_V_1871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln717_901 = zext i9 %mult_V_1871"   --->   Operation 2062 'zext' 'zext_ln717_901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2063 [1/1] (1.48ns)   --->   "%add_ln717_241 = add i12 %zext_ln717_895, i12 %zext_ln717_901"   --->   Operation 2063 'add' 'add_ln717_241' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2064 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_241, i32 1, i32 11"   --->   Operation 2064 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln717_905 = zext i11 %mult_V_1869"   --->   Operation 2065 'zext' 'zext_ln717_905' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln42_453 = zext i9 %mult_V_1871" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2066 'zext' 'zext_ln42_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2067 [1/1] (1.48ns)   --->   "%sub_ln1171_979 = sub i12 %zext_ln1171_727, i12 %zext_ln717_895"   --->   Operation 2067 'sub' 'sub_ln1171_979' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln717_1316 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_979, i32 1, i32 11"   --->   Operation 2068 'partselect' 'trunc_ln717_1316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2069 [1/1] (1.41ns)   --->   "%add_ln717_242 = add i11 %zext_ln1171_729, i11 %zext_ln1171_724"   --->   Operation 2069 'add' 'add_ln717_242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2070 [1/1] (0.00ns)   --->   "%mult_V_1883 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_242, i32 1, i32 10"   --->   Operation 2070 'partselect' 'mult_V_1883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2071 [1/1] (1.48ns)   --->   "%sub_ln717_321 = sub i12 %zext_ln717_895, i12 %zext_ln717_901"   --->   Operation 2071 'sub' 'sub_ln717_321' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2072 [1/1] (0.00ns)   --->   "%mult_V_1885 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_321, i32 1, i32 11"   --->   Operation 2072 'partselect' 'mult_V_1885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln717_811 = sext i11 %mult_V_1885"   --->   Operation 2073 'sext' 'sext_ln717_811' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln717_908 = zext i14 %sext_ln717_811"   --->   Operation 2074 'zext' 'zext_ln717_908' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln42_456 = zext i7 %mult_V_1887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2075 'zext' 'zext_ln42_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln42_457 = zext i7 %mult_V_1887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2076 'zext' 'zext_ln42_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2077 [1/1] (1.48ns)   --->   "%sub_ln1171_672 = sub i12 0, i12 %zext_ln717_895"   --->   Operation 2077 'sub' 'sub_ln1171_672' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2078 [1/1] (1.41ns)   --->   "%sub_ln1171_980 = sub i11 %zext_ln1171_724, i11 %zext_ln1171_729"   --->   Operation 2078 'sub' 'sub_ln1171_980' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln717_1322 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_980, i32 1, i32 10"   --->   Operation 2079 'partselect' 'trunc_ln717_1322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln717_1323 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_672, i32 1, i32 11"   --->   Operation 2080 'partselect' 'trunc_ln717_1323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln1171_731 = zext i8 %p_read_220"   --->   Operation 2081 'zext' 'zext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln1171_734 = zext i8 %p_read_220"   --->   Operation 2082 'zext' 'zext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln1171_735 = zext i8 %p_read_220"   --->   Operation 2083 'zext' 'zext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2084 [1/1] (0.00ns)   --->   "%shl_ln1171_102 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_220, i3 0"   --->   Operation 2084 'bitconcatenate' 'shl_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln1171_736 = zext i11 %shl_ln1171_102"   --->   Operation 2085 'zext' 'zext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2086 [1/1] (1.48ns)   --->   "%sub_ln1171_676 = sub i12 0, i12 %zext_ln1171_736"   --->   Operation 2086 'sub' 'sub_ln1171_676' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i12 %sub_ln1171_676"   --->   Operation 2087 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2088 [1/1] (0.00ns)   --->   "%mult_V_1922 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_220, i1 0"   --->   Operation 2088 'bitconcatenate' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln1171_737 = zext i9 %mult_V_1922"   --->   Operation 2089 'zext' 'zext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2090 [1/1] (0.00ns)   --->   "%zext_ln1171_739 = zext i9 %mult_V_1922"   --->   Operation 2090 'zext' 'zext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2091 [1/1] (1.54ns)   --->   "%sub_ln1171_677 = sub i13 %sext_ln1171_139, i13 %zext_ln1171_739"   --->   Operation 2091 'sub' 'sub_ln1171_677' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln717_1325 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_677, i32 1, i32 12"   --->   Operation 2092 'partselect' 'trunc_ln717_1325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2093 [1/1] (1.30ns)   --->   "%sub_ln1171_678 = sub i9 0, i9 %zext_ln1171_734"   --->   Operation 2093 'sub' 'sub_ln1171_678' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2094 [1/1] (0.00ns)   --->   "%trunc_ln717_1326 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_678, i32 1, i32 8"   --->   Operation 2094 'partselect' 'trunc_ln717_1326' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln42_224 = sext i8 %trunc_ln717_1326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2095 'sext' 'sext_ln42_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln42_460 = zext i7 %mult_V_1923" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2096 'zext' 'zext_ln42_460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln1171_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_220, i4 0"   --->   Operation 2097 'bitconcatenate' 'shl_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln1171_740 = zext i12 %shl_ln1171_103"   --->   Operation 2098 'zext' 'zext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2099 [1/1] (1.54ns)   --->   "%sub_ln1171_679 = sub i13 0, i13 %zext_ln1171_740"   --->   Operation 2099 'sub' 'sub_ln1171_679' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i13 %sub_ln1171_679"   --->   Operation 2100 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2101 [1/1] (1.53ns)   --->   "%sub_ln1171_680 = sub i14 %sext_ln1171_140, i14 %zext_ln1171_731"   --->   Operation 2101 'sub' 'sub_ln1171_680' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2102 [1/1] (0.00ns)   --->   "%trunc_ln717_1328 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_680, i32 1, i32 13"   --->   Operation 2102 'partselect' 'trunc_ln717_1328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2103 [1/1] (1.54ns)   --->   "%sub_ln717_322 = sub i13 %zext_ln1171_740, i13 %zext_ln1171_733"   --->   Operation 2103 'sub' 'sub_ln717_322' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2104 [1/1] (0.00ns)   --->   "%mult_V_1929 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_322, i32 1, i32 12"   --->   Operation 2104 'partselect' 'mult_V_1929' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_1939 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_220, i2 0"   --->   Operation 2105 'bitconcatenate' 'mult_V_1939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln717_915 = zext i10 %mult_V_1939"   --->   Operation 2106 'zext' 'zext_ln717_915' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2107 [1/1] (1.41ns)   --->   "%add_ln717_243 = add i11 %zext_ln717_915, i11 %zext_ln1171_735"   --->   Operation 2107 'add' 'add_ln717_243' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2108 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_243, i32 1, i32 10"   --->   Operation 2108 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2109 [1/1] (1.48ns)   --->   "%sub_ln1171_682 = sub i12 %zext_ln1171_737, i12 %zext_ln1171_736"   --->   Operation 2109 'sub' 'sub_ln1171_682' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln717_1333 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_682, i32 1, i32 11"   --->   Operation 2110 'partselect' 'trunc_ln717_1333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2111 [1/1] (1.54ns)   --->   "%sub_ln1171_683 = sub i13 %sext_ln1171_139, i13 %zext_ln1171_733"   --->   Operation 2111 'sub' 'sub_ln1171_683' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln717_1334 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_683, i32 1, i32 12"   --->   Operation 2112 'partselect' 'trunc_ln717_1334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2113 [1/1] (1.48ns)   --->   "%add_ln717_245 = add i12 %zext_ln1171_736, i12 %zext_ln1171_737"   --->   Operation 2113 'add' 'add_ln717_245' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_245, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2114 'partselect' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2115 [1/1] (1.48ns)   --->   "%sub_ln717_325 = sub i12 %zext_ln1171_736, i12 %zext_ln1171_737"   --->   Operation 2115 'sub' 'sub_ln717_325' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_325, i32 1, i32 11"   --->   Operation 2116 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln717_818 = sext i11 %mult_V_1949"   --->   Operation 2117 'sext' 'sext_ln717_818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln717_918 = zext i14 %sext_ln717_818"   --->   Operation 2118 'zext' 'zext_ln717_918' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2119 [1/1] (0.00ns)   --->   "%trunc_ln717_1336 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_676, i32 1, i32 11"   --->   Operation 2119 'partselect' 'trunc_ln717_1336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln42_226 = sext i11 %trunc_ln717_1336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2120 'sext' 'sext_ln42_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2121 [1/1] (1.41ns)   --->   "%sub_ln717_326 = sub i11 %zext_ln717_915, i11 %zext_ln1171_735"   --->   Operation 2121 'sub' 'sub_ln717_326' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2122 [1/1] (0.00ns)   --->   "%mult_V_1976 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_326, i32 1, i32 10"   --->   Operation 2122 'partselect' 'mult_V_1976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2123 [1/1] (1.41ns)   --->   "%sub_ln1171_982 = sub i11 %zext_ln1171_735, i11 %zext_ln717_915"   --->   Operation 2123 'sub' 'sub_ln1171_982' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln717_1341 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_982, i32 1, i32 10"   --->   Operation 2124 'partselect' 'trunc_ln717_1341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2125 [1/1] (1.41ns)   --->   "%sub_ln1171_685 = sub i11 0, i11 %zext_ln717_915"   --->   Operation 2125 'sub' 'sub_ln1171_685' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i11 %sub_ln1171_685"   --->   Operation 2126 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2127 [1/1] (1.48ns)   --->   "%sub_ln1171_686 = sub i12 %sext_ln1171_141, i12 %zext_ln1171_732"   --->   Operation 2127 'sub' 'sub_ln1171_686' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2128 [1/1] (0.00ns)   --->   "%trunc_ln717_1342 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_686, i32 1, i32 11"   --->   Operation 2128 'partselect' 'trunc_ln717_1342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln1171_743 = zext i8 %p_read_219"   --->   Operation 2129 'zext' 'zext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln1171_744 = zext i8 %p_read_219"   --->   Operation 2130 'zext' 'zext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2131 [1/1] (0.00ns)   --->   "%mult_V_2007 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_219, i2 0"   --->   Operation 2131 'bitconcatenate' 'mult_V_2007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln717_921 = zext i10 %mult_V_2007"   --->   Operation 2132 'zext' 'zext_ln717_921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln717_922 = zext i10 %mult_V_2007"   --->   Operation 2133 'zext' 'zext_ln717_922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2134 [1/1] (1.41ns)   --->   "%add_ln717_247 = add i11 %zext_ln717_922, i11 %zext_ln1171_744"   --->   Operation 2134 'add' 'add_ln717_247' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2135 [1/1] (0.00ns)   --->   "%mult_V_1985 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_247, i32 1, i32 10"   --->   Operation 2135 'partselect' 'mult_V_1985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln717_923 = zext i10 %mult_V_1985"   --->   Operation 2136 'zext' 'zext_ln717_923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2137 [1/1] (0.00ns)   --->   "%shl_ln717_128 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_219, i4 0"   --->   Operation 2137 'bitconcatenate' 'shl_ln717_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln717_924 = zext i12 %shl_ln717_128"   --->   Operation 2138 'zext' 'zext_ln717_924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2139 [1/1] (1.54ns)   --->   "%sub_ln717_327 = sub i13 %zext_ln717_924, i13 %zext_ln1171_742"   --->   Operation 2139 'sub' 'sub_ln717_327' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2140 [1/1] (0.00ns)   --->   "%mult_V_1989 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_327, i32 1, i32 12"   --->   Operation 2140 'partselect' 'mult_V_1989' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_2032 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_219, i3 0"   --->   Operation 2141 'bitconcatenate' 'mult_V_2032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln717_926 = zext i11 %mult_V_2032"   --->   Operation 2142 'zext' 'zext_ln717_926' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2143 [1/1] (0.00ns)   --->   "%shl_ln717_129 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_219, i1 0"   --->   Operation 2143 'bitconcatenate' 'shl_ln717_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln717_927 = zext i9 %shl_ln717_129"   --->   Operation 2144 'zext' 'zext_ln717_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln717_928 = zext i9 %shl_ln717_129"   --->   Operation 2145 'zext' 'zext_ln717_928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2146 [1/1] (1.48ns)   --->   "%sub_ln717_328 = sub i12 %zext_ln717_926, i12 %zext_ln717_928"   --->   Operation 2146 'sub' 'sub_ln717_328' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2147 [1/1] (0.00ns)   --->   "%mult_V_1990 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_328, i32 1, i32 11"   --->   Operation 2147 'partselect' 'mult_V_1990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2148 [1/1] (1.48ns)   --->   "%sub_ln1171_687 = sub i12 0, i12 %zext_ln717_926"   --->   Operation 2148 'sub' 'sub_ln1171_687' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i12 %sub_ln1171_687"   --->   Operation 2149 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln1171_745 = zext i9 %shl_ln717_129"   --->   Operation 2150 'zext' 'zext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2151 [1/1] (1.54ns)   --->   "%sub_ln1171_688 = sub i13 %sext_ln1171_142, i13 %zext_ln717_927"   --->   Operation 2151 'sub' 'sub_ln1171_688' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln717_1345 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_688, i32 1, i32 12"   --->   Operation 2152 'partselect' 'trunc_ln717_1345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2153 [1/1] (1.41ns)   --->   "%sub_ln1171_983 = sub i11 %zext_ln1171_744, i11 %zext_ln717_922"   --->   Operation 2153 'sub' 'sub_ln1171_983' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln717_1346 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_983, i32 1, i32 10"   --->   Operation 2154 'partselect' 'trunc_ln717_1346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2155 [1/1] (1.41ns)   --->   "%sub_ln717_329 = sub i11 %zext_ln717_922, i11 %zext_ln1171_744"   --->   Operation 2155 'sub' 'sub_ln717_329' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2156 [1/1] (0.00ns)   --->   "%mult_V_1994 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_329, i32 1, i32 10"   --->   Operation 2156 'partselect' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2157 [1/1] (1.41ns)   --->   "%sub_ln1171_689 = sub i11 0, i11 %zext_ln717_922"   --->   Operation 2157 'sub' 'sub_ln1171_689' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln717_826 = sext i11 %sub_ln1171_689"   --->   Operation 2158 'sext' 'sext_ln717_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln717_1348 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_689, i32 1, i32 10"   --->   Operation 2159 'partselect' 'trunc_ln717_1348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2160 [1/1] (1.54ns)   --->   "%sub_ln1171_690 = sub i13 %sext_ln1171_142, i13 %zext_ln1171_742"   --->   Operation 2160 'sub' 'sub_ln1171_690' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2161 [1/1] (0.00ns)   --->   "%trunc_ln717_1349 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_690, i32 1, i32 12"   --->   Operation 2161 'partselect' 'trunc_ln717_1349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2162 [1/1] (1.36ns)   --->   "%sub_ln1171_691 = sub i10 0, i10 %zext_ln1171_745"   --->   Operation 2162 'sub' 'sub_ln1171_691' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln717_1350 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_691, i32 1, i32 9"   --->   Operation 2163 'partselect' 'trunc_ln717_1350' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln1171_558 = sext i9 %trunc_ln717_1350"   --->   Operation 2164 'sext' 'sext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2165 [1/1] (1.48ns)   --->   "%add_ln717_248 = add i12 %zext_ln717_926, i12 %zext_ln1171_741"   --->   Operation 2165 'add' 'add_ln717_248' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2166 [1/1] (0.00ns)   --->   "%mult_V_2004 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_248, i32 1, i32 11"   --->   Operation 2166 'partselect' 'mult_V_2004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln42_464 = zext i10 %mult_V_2007" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2167 'zext' 'zext_ln42_464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2168 [1/1] (1.54ns)   --->   "%sub_ln717_330 = sub i13 %zext_ln717_924, i13 %zext_ln717_921"   --->   Operation 2168 'sub' 'sub_ln717_330' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2169 [1/1] (0.00ns)   --->   "%mult_V_2008 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_330, i32 1, i32 12"   --->   Operation 2169 'partselect' 'mult_V_2008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2170 [1/1] (1.54ns)   --->   "%sub_ln717_331 = sub i13 %zext_ln717_924, i13 %zext_ln717_927"   --->   Operation 2170 'sub' 'sub_ln717_331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2171 [1/1] (0.00ns)   --->   "%mult_V_2013 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_331, i32 1, i32 12"   --->   Operation 2171 'partselect' 'mult_V_2013' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln717_828 = sext i12 %mult_V_2013"   --->   Operation 2172 'sext' 'sext_ln717_828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln717_933 = zext i14 %sext_ln717_828"   --->   Operation 2173 'zext' 'zext_ln717_933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln717_934 = zext i11 %mult_V_2015"   --->   Operation 2174 'zext' 'zext_ln717_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln42_465 = zext i7 %mult_V_2016" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2175 'zext' 'zext_ln42_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2176 [1/1] (1.54ns)   --->   "%add_ln717_249 = add i13 %zext_ln717_924, i13 %zext_ln717_927"   --->   Operation 2176 'add' 'add_ln717_249' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_249, i32 1, i32 12"   --->   Operation 2177 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2178 [1/1] (1.54ns)   --->   "%sub_ln1171_693 = sub i13 %zext_ln717_921, i13 %zext_ln717_924"   --->   Operation 2178 'sub' 'sub_ln1171_693' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln717_1354 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_693, i32 1, i32 12"   --->   Operation 2179 'partselect' 'trunc_ln717_1354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2180 [1/1] (1.48ns)   --->   "%add_ln717_250 = add i12 %zext_ln717_926, i12 %zext_ln717_928"   --->   Operation 2180 'add' 'add_ln717_250' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2181 [1/1] (0.00ns)   --->   "%mult_V_2025 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_250, i32 1, i32 11"   --->   Operation 2181 'partselect' 'mult_V_2025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2182 [1/1] (1.48ns)   --->   "%sub_ln1171_694 = sub i12 %sext_ln717_826, i12 %zext_ln1171_741"   --->   Operation 2182 'sub' 'sub_ln1171_694' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2183 [1/1] (0.00ns)   --->   "%trunc_ln717_1355 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_694, i32 1, i32 11"   --->   Operation 2183 'partselect' 'trunc_ln717_1355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2184 [1/1] (1.48ns)   --->   "%sub_ln1171_695 = sub i12 %zext_ln717_928, i12 %zext_ln717_926"   --->   Operation 2184 'sub' 'sub_ln1171_695' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln717_1356 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_695, i32 1, i32 11"   --->   Operation 2185 'partselect' 'trunc_ln717_1356' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln42_232 = sext i11 %trunc_ln717_1356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2186 'sext' 'sext_ln42_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln42_467 = zext i12 %mult_V_2047" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2187 'zext' 'zext_ln42_467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln1171_747 = zext i8 %p_read_218"   --->   Operation 2188 'zext' 'zext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln1171_751 = zext i8 %p_read_218"   --->   Operation 2189 'zext' 'zext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2190 [1/1] (0.00ns)   --->   "%mult_V_2060 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_218, i3 0"   --->   Operation 2190 'bitconcatenate' 'mult_V_2060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln1171_752 = zext i11 %mult_V_2060"   --->   Operation 2191 'zext' 'zext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2192 [1/1] (1.48ns)   --->   "%sub_ln1171_696 = sub i12 0, i12 %zext_ln1171_752"   --->   Operation 2192 'sub' 'sub_ln1171_696' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i12 %sub_ln1171_696"   --->   Operation 2193 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2194 [1/1] (1.54ns)   --->   "%sub_ln1171_697 = sub i13 %sext_ln1171_143, i13 %zext_ln1171_750"   --->   Operation 2194 'sub' 'sub_ln1171_697' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2195 [1/1] (0.00ns)   --->   "%trunc_ln717_1357 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_697, i32 1, i32 12"   --->   Operation 2195 'partselect' 'trunc_ln717_1357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_2104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_218, i2 0"   --->   Operation 2196 'bitconcatenate' 'mult_V_2104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln1171_754 = zext i10 %mult_V_2104"   --->   Operation 2197 'zext' 'zext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2198 [1/1] (1.41ns)   --->   "%sub_ln1171_698 = sub i11 0, i11 %zext_ln1171_754"   --->   Operation 2198 'sub' 'sub_ln1171_698' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i11 %sub_ln1171_698"   --->   Operation 2199 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2200 [1/1] (1.48ns)   --->   "%sub_ln1171_699 = sub i12 %sext_ln1171_144, i12 %zext_ln1171_748"   --->   Operation 2200 'sub' 'sub_ln1171_699' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln717_1358 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_699, i32 1, i32 11"   --->   Operation 2201 'partselect' 'trunc_ln717_1358' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2202 [1/1] (0.00ns)   --->   "%mult_V_2081 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_218, i1 0"   --->   Operation 2202 'bitconcatenate' 'mult_V_2081' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln717_936 = zext i9 %mult_V_2081"   --->   Operation 2203 'zext' 'zext_ln717_936' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln717_937 = zext i9 %mult_V_2081"   --->   Operation 2204 'zext' 'zext_ln717_937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2205 [1/1] (1.48ns)   --->   "%add_ln717_251 = add i12 %zext_ln1171_752, i12 %zext_ln717_937"   --->   Operation 2205 'add' 'add_ln717_251' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2206 [1/1] (0.00ns)   --->   "%mult_V_2051 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_251, i32 1, i32 11"   --->   Operation 2206 'partselect' 'mult_V_2051' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln717_938 = zext i11 %mult_V_2051"   --->   Operation 2207 'zext' 'zext_ln717_938' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2208 [1/1] (1.41ns)   --->   "%sub_ln717_332 = sub i11 %zext_ln1171_754, i11 %zext_ln1171_751"   --->   Operation 2208 'sub' 'sub_ln717_332' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_332, i32 1, i32 10"   --->   Operation 2209 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln717_130 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_218, i4 0"   --->   Operation 2210 'bitconcatenate' 'shl_ln717_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln717_940 = zext i12 %shl_ln717_130"   --->   Operation 2211 'zext' 'zext_ln717_940' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln1171_755 = zext i9 %mult_V_2081"   --->   Operation 2212 'zext' 'zext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2213 [1/1] (1.54ns)   --->   "%sub_ln1171_700 = sub i13 %sext_ln1171_143, i13 %zext_ln717_936"   --->   Operation 2213 'sub' 'sub_ln1171_700' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln717_1361 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_700, i32 1, i32 12"   --->   Operation 2214 'partselect' 'trunc_ln717_1361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2215 [1/1] (1.41ns)   --->   "%add_ln717_253 = add i11 %zext_ln1171_754, i11 %zext_ln1171_751"   --->   Operation 2215 'add' 'add_ln717_253' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2216 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_253, i32 1, i32 10"   --->   Operation 2216 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2217 [1/1] (1.48ns)   --->   "%sub_ln717_333 = sub i12 %zext_ln1171_752, i12 %zext_ln1171_748"   --->   Operation 2217 'sub' 'sub_ln717_333' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2218 [1/1] (0.00ns)   --->   "%mult_V_2063 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_333, i32 1, i32 11"   --->   Operation 2218 'partselect' 'mult_V_2063' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2219 [1/1] (1.30ns)   --->   "%sub_ln1171_701 = sub i9 0, i9 %zext_ln1171_747"   --->   Operation 2219 'sub' 'sub_ln1171_701' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2220 [1/1] (0.00ns)   --->   "%trunc_ln717_1363 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_701, i32 1, i32 8"   --->   Operation 2220 'partselect' 'trunc_ln717_1363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln717_832 = sext i8 %trunc_ln717_1363"   --->   Operation 2221 'sext' 'sext_ln717_832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2222 [1/1] (1.54ns)   --->   "%sub_ln717_334 = sub i13 %zext_ln717_940, i13 %zext_ln717_936"   --->   Operation 2222 'sub' 'sub_ln717_334' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2223 [1/1] (0.00ns)   --->   "%mult_V_2068 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_334, i32 1, i32 12"   --->   Operation 2223 'partselect' 'mult_V_2068' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2224 [1/1] (1.48ns)   --->   "%sub_ln1171_984 = sub i12 %zext_ln1171_748, i12 %zext_ln1171_752"   --->   Operation 2224 'sub' 'sub_ln1171_984' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln717_1366 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_984, i32 1, i32 11"   --->   Operation 2225 'partselect' 'trunc_ln717_1366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln42_471 = zext i7 %mult_V_2073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'zext' 'zext_ln42_471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln42_472 = zext i7 %mult_V_2073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2227 'zext' 'zext_ln42_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln42_473 = zext i7 %mult_V_2073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2228 'zext' 'zext_ln42_473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2229 [1/1] (1.48ns)   --->   "%sub_ln717_336 = sub i12 %zext_ln1171_752, i12 %zext_ln717_937"   --->   Operation 2229 'sub' 'sub_ln717_336' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_2087 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_336, i32 1, i32 11"   --->   Operation 2230 'partselect' 'mult_V_2087' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln717_1369 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_698, i32 1, i32 10"   --->   Operation 2231 'partselect' 'trunc_ln717_1369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2232 [1/1] (0.00ns)   --->   "%trunc_ln717_1371 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_696, i32 1, i32 11"   --->   Operation 2232 'partselect' 'trunc_ln717_1371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2233 [1/1] (1.41ns)   --->   "%sub_ln1171_985 = sub i11 %zext_ln1171_751, i11 %zext_ln1171_754"   --->   Operation 2233 'sub' 'sub_ln1171_985' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln717_1372 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_985, i32 1, i32 10"   --->   Operation 2234 'partselect' 'trunc_ln717_1372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2235 [1/1] (1.36ns)   --->   "%sub_ln1171_703 = sub i10 0, i10 %zext_ln1171_755"   --->   Operation 2235 'sub' 'sub_ln1171_703' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln717_1373 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_703, i32 1, i32 9"   --->   Operation 2236 'partselect' 'trunc_ln717_1373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln1171_756 = zext i8 %p_read_217"   --->   Operation 2237 'zext' 'zext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln1171_757 = zext i8 %p_read_217"   --->   Operation 2238 'zext' 'zext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_2137 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_217, i2 0"   --->   Operation 2239 'bitconcatenate' 'mult_V_2137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln717_948 = zext i10 %mult_V_2137"   --->   Operation 2240 'zext' 'zext_ln717_948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2241 [1/1] (0.00ns)   --->   "%zext_ln717_949 = zext i10 %mult_V_2137"   --->   Operation 2241 'zext' 'zext_ln717_949' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2242 [1/1] (1.41ns)   --->   "%sub_ln717_337 = sub i11 %zext_ln717_949, i11 %zext_ln1171_756"   --->   Operation 2242 'sub' 'sub_ln717_337' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2243 [1/1] (0.00ns)   --->   "%mult_V_2114 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_337, i32 1, i32 10"   --->   Operation 2243 'partselect' 'mult_V_2114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_217, i4 0"   --->   Operation 2244 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln1171_760 = zext i12 %tmp_23"   --->   Operation 2245 'zext' 'zext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2246 [1/1] (1.54ns)   --->   "%sub_ln1171_986 = sub i13 %zext_ln1171_759, i13 %zext_ln1171_760"   --->   Operation 2246 'sub' 'sub_ln1171_986' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2247 [1/1] (0.00ns)   --->   "%trunc_ln717_1375 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_986, i32 1, i32 12"   --->   Operation 2247 'partselect' 'trunc_ln717_1375' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2248 [1/1] (1.54ns)   --->   "%sub_ln1171_704 = sub i13 %zext_ln717_948, i13 %zext_ln1171_760"   --->   Operation 2248 'sub' 'sub_ln1171_704' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln717_1376 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_704, i32 1, i32 12"   --->   Operation 2249 'partselect' 'trunc_ln717_1376' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2250 [1/1] (1.30ns)   --->   "%sub_ln1171_705 = sub i9 0, i9 %zext_ln1171_757"   --->   Operation 2250 'sub' 'sub_ln1171_705' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln717_1377 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_705, i32 1, i32 8"   --->   Operation 2251 'partselect' 'trunc_ln717_1377' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln717_844 = sext i8 %trunc_ln717_1377"   --->   Operation 2252 'sext' 'sext_ln717_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln42_477 = zext i7 %mult_V_2119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2253 'zext' 'zext_ln42_477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln42_478 = zext i7 %mult_V_2119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2254 'zext' 'zext_ln42_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2255 [1/1] (1.41ns)   --->   "%sub_ln1171_987 = sub i11 %zext_ln1171_756, i11 %zext_ln717_949"   --->   Operation 2255 'sub' 'sub_ln1171_987' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2256 [1/1] (0.00ns)   --->   "%trunc_ln717_1379 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_987, i32 1, i32 10"   --->   Operation 2256 'partselect' 'trunc_ln717_1379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2257 [1/1] (1.41ns)   --->   "%sub_ln1171_707 = sub i11 0, i11 %zext_ln717_949"   --->   Operation 2257 'sub' 'sub_ln1171_707' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln717_848 = sext i11 %sub_ln1171_707"   --->   Operation 2258 'sext' 'sext_ln717_848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln717_1382 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_707, i32 1, i32 10"   --->   Operation 2259 'partselect' 'trunc_ln717_1382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2260 [1/1] (0.00ns)   --->   "%shl_ln1171_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_217, i1 0"   --->   Operation 2260 'bitconcatenate' 'shl_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln1171_761 = zext i9 %shl_ln1171_104"   --->   Operation 2261 'zext' 'zext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln1171_762 = zext i9 %shl_ln1171_104"   --->   Operation 2262 'zext' 'zext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln1171_763 = zext i9 %shl_ln1171_104"   --->   Operation 2263 'zext' 'zext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2264 [1/1] (1.36ns)   --->   "%sub_ln1171_708 = sub i10 0, i10 %zext_ln1171_763"   --->   Operation 2264 'sub' 'sub_ln1171_708' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln717_1383 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_708, i32 1, i32 9"   --->   Operation 2265 'partselect' 'trunc_ln717_1383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2266 [1/1] (0.00ns)   --->   "%shl_ln717_131 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_217, i3 0"   --->   Operation 2266 'bitconcatenate' 'shl_ln717_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln717_953 = zext i11 %shl_ln717_131"   --->   Operation 2267 'zext' 'zext_ln717_953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2268 [1/1] (1.48ns)   --->   "%add_ln717_254 = add i12 %zext_ln717_953, i12 %zext_ln1171_758"   --->   Operation 2268 'add' 'add_ln717_254' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2269 [1/1] (0.00ns)   --->   "%mult_V_2130 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_254, i32 1, i32 11"   --->   Operation 2269 'partselect' 'mult_V_2130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2270 [1/1] (1.48ns)   --->   "%sub_ln1171_709 = sub i12 %sext_ln717_848, i12 %zext_ln1171_758"   --->   Operation 2270 'sub' 'sub_ln1171_709' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln717_1384 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_709, i32 1, i32 11"   --->   Operation 2271 'partselect' 'trunc_ln717_1384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2272 [1/1] (1.48ns)   --->   "%sub_ln717_339 = sub i12 %zext_ln717_953, i12 %zext_ln1171_758"   --->   Operation 2272 'sub' 'sub_ln717_339' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_2135 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_339, i32 1, i32 11"   --->   Operation 2273 'partselect' 'mult_V_2135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2274 [1/1] (1.48ns)   --->   "%sub_ln1171_710 = sub i12 0, i12 %zext_ln717_953"   --->   Operation 2274 'sub' 'sub_ln1171_710' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i12 %sub_ln1171_710"   --->   Operation 2275 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2276 [1/1] (1.54ns)   --->   "%sub_ln1171_711 = sub i13 %sext_ln1171_145, i13 %zext_ln1171_762"   --->   Operation 2276 'sub' 'sub_ln1171_711' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln717_1386 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_711, i32 1, i32 12"   --->   Operation 2277 'partselect' 'trunc_ln717_1386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2278 [1/1] (0.00ns)   --->   "%trunc_ln717_1387 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_710, i32 1, i32 11"   --->   Operation 2278 'partselect' 'trunc_ln717_1387' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln42_482 = zext i11 %mult_V_2141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2279 'zext' 'zext_ln42_482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2280 [1/1] (1.54ns)   --->   "%sub_ln717_340 = sub i13 %zext_ln1171_760, i13 %zext_ln717_948"   --->   Operation 2280 'sub' 'sub_ln717_340' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2281 [1/1] (0.00ns)   --->   "%mult_V_2145 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_340, i32 1, i32 12"   --->   Operation 2281 'partselect' 'mult_V_2145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2282 [1/1] (1.54ns)   --->   "%sub_ln717_341 = sub i13 %zext_ln1171_760, i13 %zext_ln1171_762"   --->   Operation 2282 'sub' 'sub_ln717_341' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2283 [1/1] (0.00ns)   --->   "%mult_V_2154 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_341, i32 1, i32 12"   --->   Operation 2283 'partselect' 'mult_V_2154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2284 [1/1] (1.48ns)   --->   "%add_ln717_255 = add i12 %zext_ln717_953, i12 %zext_ln1171_761"   --->   Operation 2284 'add' 'add_ln717_255' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2285 [1/1] (0.00ns)   --->   "%mult_V_2155 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_255, i32 1, i32 11"   --->   Operation 2285 'partselect' 'mult_V_2155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln42_484 = zext i11 %mult_V_2155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2286 'zext' 'zext_ln42_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2287 [1/1] (1.48ns)   --->   "%sub_ln1171_712 = sub i12 %zext_ln1171_761, i12 %zext_ln717_953"   --->   Operation 2287 'sub' 'sub_ln1171_712' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2288 [1/1] (0.00ns)   --->   "%trunc_ln717_1391 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_712, i32 1, i32 11"   --->   Operation 2288 'partselect' 'trunc_ln717_1391' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2289 [1/1] (1.54ns)   --->   "%sub_ln1171_713 = sub i13 %sext_ln1171_145, i13 %zext_ln1171_759"   --->   Operation 2289 'sub' 'sub_ln1171_713' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2290 [1/1] (0.00ns)   --->   "%trunc_ln717_1392 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_713, i32 1, i32 12"   --->   Operation 2290 'partselect' 'trunc_ln717_1392' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln717_957 = zext i12 %mult_V_2173"   --->   Operation 2291 'zext' 'zext_ln717_957' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln1171_766 = zext i8 %p_read_216"   --->   Operation 2292 'zext' 'zext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln1171_768 = zext i8 %p_read_216"   --->   Operation 2293 'zext' 'zext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2294 [1/1] (0.00ns)   --->   "%mult_V_2224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_216, i2 0"   --->   Operation 2294 'bitconcatenate' 'mult_V_2224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln717_959 = zext i10 %mult_V_2224"   --->   Operation 2295 'zext' 'zext_ln717_959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2296 [1/1] (0.00ns)   --->   "%mult_V_2181 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_216, i3 0"   --->   Operation 2296 'bitconcatenate' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln1171_769 = zext i11 %mult_V_2181"   --->   Operation 2297 'zext' 'zext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2298 [1/1] (1.48ns)   --->   "%sub_ln1171_714 = sub i12 0, i12 %zext_ln1171_769"   --->   Operation 2298 'sub' 'sub_ln1171_714' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln42_485 = zext i11 %mult_V_2181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2299 'zext' 'zext_ln42_485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln42_486 = zext i7 %mult_V_2183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2300 'zext' 'zext_ln42_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2301 [1/1] (1.41ns)   --->   "%add_ln717_256 = add i11 %zext_ln717_959, i11 %zext_ln1171_768"   --->   Operation 2301 'add' 'add_ln717_256' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2302 [1/1] (0.00ns)   --->   "%mult_V_2184 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_256, i32 1, i32 10"   --->   Operation 2302 'partselect' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2303 [1/1] (0.00ns)   --->   "%mult_V_2192 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_216, i1 0"   --->   Operation 2303 'bitconcatenate' 'mult_V_2192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln1171_770 = zext i9 %mult_V_2192"   --->   Operation 2304 'zext' 'zext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln1171_771 = zext i9 %mult_V_2192"   --->   Operation 2305 'zext' 'zext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2306 [1/1] (1.30ns)   --->   "%sub_ln1171_717 = sub i9 0, i9 %zext_ln1171_766"   --->   Operation 2306 'sub' 'sub_ln1171_717' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln717_1396 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_717, i32 1, i32 8"   --->   Operation 2307 'partselect' 'trunc_ln717_1396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln42_242 = sext i8 %trunc_ln717_1396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2308 'sext' 'sext_ln42_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2309 [1/1] (1.41ns)   --->   "%sub_ln1171_718 = sub i11 0, i11 %zext_ln717_959"   --->   Operation 2309 'sub' 'sub_ln1171_718' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln717_858 = sext i11 %sub_ln1171_718"   --->   Operation 2310 'sext' 'sext_ln717_858' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2311 [1/1] (0.00ns)   --->   "%trunc_ln717_1397 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_718, i32 1, i32 10"   --->   Operation 2311 'partselect' 'trunc_ln717_1397' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2312 [1/1] (1.48ns)   --->   "%sub_ln1171_720 = sub i12 %sext_ln717_858, i12 %zext_ln1171_765"   --->   Operation 2312 'sub' 'sub_ln1171_720' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln717_1400 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_720, i32 1, i32 11"   --->   Operation 2313 'partselect' 'trunc_ln717_1400' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2314 [1/1] (1.48ns)   --->   "%add_ln717_257 = add i12 %zext_ln1171_769, i12 %zext_ln1171_771"   --->   Operation 2314 'add' 'add_ln717_257' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_257, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2315 'partselect' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2316 [1/1] (1.48ns)   --->   "%sub_ln717_343 = sub i12 %zext_ln1171_769, i12 %zext_ln1171_771"   --->   Operation 2316 'sub' 'sub_ln717_343' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2317 [1/1] (0.00ns)   --->   "%mult_V_2213 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_343, i32 1, i32 11"   --->   Operation 2317 'partselect' 'mult_V_2213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2318 [1/1] (1.36ns)   --->   "%sub_ln1171_722 = sub i10 0, i10 %zext_ln1171_770"   --->   Operation 2318 'sub' 'sub_ln1171_722' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln717_1404 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_722, i32 1, i32 9"   --->   Operation 2319 'partselect' 'trunc_ln717_1404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1171_577 = sext i9 %trunc_ln717_1404"   --->   Operation 2320 'sext' 'sext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2321 [1/1] (1.41ns)   --->   "%sub_ln717_344 = sub i11 %zext_ln717_959, i11 %zext_ln1171_768"   --->   Operation 2321 'sub' 'sub_ln717_344' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_2219 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_344, i32 1, i32 10"   --->   Operation 2322 'partselect' 'mult_V_2219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln717_863 = sext i10 %mult_V_2219"   --->   Operation 2323 'sext' 'sext_ln717_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln717_965 = zext i14 %sext_ln717_863"   --->   Operation 2324 'zext' 'zext_ln717_965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln42_490 = zext i10 %mult_V_2224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2325 'zext' 'zext_ln42_490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2326 [1/1] (1.48ns)   --->   "%sub_ln717_345 = sub i12 %zext_ln1171_769, i12 %zext_ln1171_765"   --->   Operation 2326 'sub' 'sub_ln717_345' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln717_1407 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_345, i32 1, i32 11"   --->   Operation 2327 'partselect' 'trunc_ln717_1407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln1171_773 = zext i8 %p_read_215"   --->   Operation 2328 'zext' 'zext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln1171_774 = zext i8 %p_read_215"   --->   Operation 2329 'zext' 'zext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2330 [1/1] (0.00ns)   --->   "%shl_ln717_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_215, i4 0"   --->   Operation 2330 'bitconcatenate' 'shl_ln717_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln717_967 = zext i12 %shl_ln717_133"   --->   Operation 2331 'zext' 'zext_ln717_967' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2332 [1/1] (0.00ns)   --->   "%mult_V_2269 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_215, i1 0"   --->   Operation 2332 'bitconcatenate' 'mult_V_2269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln717_968 = zext i9 %mult_V_2269"   --->   Operation 2333 'zext' 'zext_ln717_968' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln42_492 = zext i7 %mult_V_2245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2334 'zext' 'zext_ln42_492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln42_493 = zext i7 %mult_V_2245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2335 'zext' 'zext_ln42_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2336 [1/1] (0.00ns)   --->   "%mult_V_2250 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_215, i2 0"   --->   Operation 2336 'bitconcatenate' 'mult_V_2250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln1171_777 = zext i10 %mult_V_2250"   --->   Operation 2337 'zext' 'zext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln1171_778 = zext i10 %mult_V_2250"   --->   Operation 2338 'zext' 'zext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2339 [1/1] (1.54ns)   --->   "%sub_ln1171_723 = sub i13 %zext_ln1171_778, i13 %zext_ln717_967"   --->   Operation 2339 'sub' 'sub_ln1171_723' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2340 [1/1] (0.00ns)   --->   "%trunc_ln717_1410 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_723, i32 1, i32 12"   --->   Operation 2340 'partselect' 'trunc_ln717_1410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln42_494 = zext i10 %mult_V_2250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2341 'zext' 'zext_ln42_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2342 [1/1] (0.00ns)   --->   "%shl_ln1171_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_215, i3 0"   --->   Operation 2342 'bitconcatenate' 'shl_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln1171_779 = zext i11 %shl_ln1171_105"   --->   Operation 2343 'zext' 'zext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2344 [1/1] (1.48ns)   --->   "%sub_ln1171_724 = sub i12 0, i12 %zext_ln1171_779"   --->   Operation 2344 'sub' 'sub_ln1171_724' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln1171_780 = zext i9 %mult_V_2269"   --->   Operation 2345 'zext' 'zext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln1171_781 = zext i9 %mult_V_2269"   --->   Operation 2346 'zext' 'zext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2347 [1/1] (1.30ns)   --->   "%sub_ln1171_726 = sub i9 0, i9 %zext_ln1171_773"   --->   Operation 2347 'sub' 'sub_ln1171_726' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln717_1412 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_726, i32 1, i32 8"   --->   Operation 2348 'partselect' 'trunc_ln717_1412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2349 [1/1] (1.48ns)   --->   "%sub_ln1171_988 = sub i12 %zext_ln1171_775, i12 %zext_ln1171_779"   --->   Operation 2349 'sub' 'sub_ln1171_988' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln717_1414 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_988, i32 1, i32 11"   --->   Operation 2350 'partselect' 'trunc_ln717_1414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2351 [1/1] (1.41ns)   --->   "%sub_ln1171_728 = sub i11 0, i11 %zext_ln1171_777"   --->   Operation 2351 'sub' 'sub_ln1171_728' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln717_869 = sext i11 %sub_ln1171_728"   --->   Operation 2352 'sext' 'sext_ln717_869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2353 [1/1] (0.00ns)   --->   "%trunc_ln717_1415 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_728, i32 1, i32 10"   --->   Operation 2353 'partselect' 'trunc_ln717_1415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2354 [1/1] (1.48ns)   --->   "%sub_ln1171_729 = sub i12 %zext_ln717_968, i12 %zext_ln1171_779"   --->   Operation 2354 'sub' 'sub_ln1171_729' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln717_1416 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_729, i32 1, i32 11"   --->   Operation 2355 'partselect' 'trunc_ln717_1416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln717_972 = zext i11 %shl_ln1171_105"   --->   Operation 2356 'zext' 'zext_ln717_972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2357 [1/1] (1.48ns)   --->   "%sub_ln717_347 = sub i12 %zext_ln1171_779, i12 %zext_ln1171_775"   --->   Operation 2357 'sub' 'sub_ln717_347' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2358 [1/1] (0.00ns)   --->   "%mult_V_2268 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_347, i32 1, i32 11"   --->   Operation 2358 'partselect' 'mult_V_2268' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2359 [1/1] (1.54ns)   --->   "%sub_ln1171_730 = sub i13 0, i13 %zext_ln717_967"   --->   Operation 2359 'sub' 'sub_ln1171_730' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln717_871 = sext i13 %sub_ln1171_730"   --->   Operation 2360 'sext' 'sext_ln717_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln717_1418 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_730, i32 1, i32 12"   --->   Operation 2361 'partselect' 'trunc_ln717_1418' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2362 [1/1] (1.54ns)   --->   "%add_ln717_258 = add i13 %zext_ln717_967, i13 %zext_ln1171_778"   --->   Operation 2362 'add' 'add_ln717_258' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2363 [1/1] (0.00ns)   --->   "%mult_V_2274 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_258, i32 1, i32 12"   --->   Operation 2363 'partselect' 'mult_V_2274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln717_1419 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_724, i32 1, i32 11"   --->   Operation 2364 'partselect' 'trunc_ln717_1419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2365 [1/1] (1.48ns)   --->   "%sub_ln1171_731 = sub i12 %sext_ln717_869, i12 %zext_ln1171_775"   --->   Operation 2365 'sub' 'sub_ln1171_731' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2366 [1/1] (0.00ns)   --->   "%trunc_ln717_1420 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_731, i32 1, i32 11"   --->   Operation 2366 'partselect' 'trunc_ln717_1420' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2367 [1/1] (1.36ns)   --->   "%sub_ln1171_732 = sub i10 0, i10 %zext_ln1171_781"   --->   Operation 2367 'sub' 'sub_ln1171_732' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln717_1421 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_732, i32 1, i32 9"   --->   Operation 2368 'partselect' 'trunc_ln717_1421' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln717_875 = sext i9 %trunc_ln717_1421"   --->   Operation 2369 'sext' 'sext_ln717_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2370 [1/1] (1.41ns)   --->   "%add_ln717_259 = add i11 %zext_ln1171_777, i11 %zext_ln1171_774"   --->   Operation 2370 'add' 'add_ln717_259' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2371 [1/1] (0.00ns)   --->   "%mult_V_2285 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_259, i32 1, i32 10"   --->   Operation 2371 'partselect' 'mult_V_2285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln717_975 = zext i10 %mult_V_2285"   --->   Operation 2372 'zext' 'zext_ln717_975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2373 [1/1] (1.48ns)   --->   "%add_ln717_260 = add i12 %zext_ln1171_779, i12 %zext_ln717_968"   --->   Operation 2373 'add' 'add_ln717_260' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2374 [1/1] (0.00ns)   --->   "%mult_V_2287 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_260, i32 1, i32 11"   --->   Operation 2374 'partselect' 'mult_V_2287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2375 [1/1] (0.00ns)   --->   "%shl_ln717_134 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_215, i5 0"   --->   Operation 2375 'bitconcatenate' 'shl_ln717_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln717_977 = zext i13 %shl_ln717_134"   --->   Operation 2376 'zext' 'zext_ln717_977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2377 [1/1] (1.53ns)   --->   "%sub_ln717_348 = sub i14 %zext_ln717_977, i14 %zext_ln717_972"   --->   Operation 2377 'sub' 'sub_ln717_348' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln717_1422 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_348, i32 1, i32 13"   --->   Operation 2378 'partselect' 'trunc_ln717_1422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2379 [1/1] (1.54ns)   --->   "%sub_ln717_349 = sub i13 %zext_ln717_967, i13 %zext_ln1171_778"   --->   Operation 2379 'sub' 'sub_ln717_349' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_2289 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_349, i32 1, i32 12"   --->   Operation 2380 'partselect' 'mult_V_2289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2381 [1/1] (1.41ns)   --->   "%sub_ln717_350 = sub i11 %zext_ln1171_777, i11 %zext_ln1171_774"   --->   Operation 2381 'sub' 'sub_ln717_350' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_2290 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_350, i32 1, i32 10"   --->   Operation 2382 'partselect' 'mult_V_2290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2383 [1/1] (1.53ns)   --->   "%sub_ln1171_733 = sub i14 %sext_ln717_871, i14 %zext_ln1171_780"   --->   Operation 2383 'sub' 'sub_ln1171_733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln717_1425 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_733, i32 1, i32 13"   --->   Operation 2384 'partselect' 'trunc_ln717_1425' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2385 [1/1] (1.48ns)   --->   "%sub_ln717_351 = sub i12 %zext_ln1171_779, i12 %zext_ln717_968"   --->   Operation 2385 'sub' 'sub_ln717_351' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2386 [1/1] (0.00ns)   --->   "%mult_V_2294 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_351, i32 1, i32 11"   --->   Operation 2386 'partselect' 'mult_V_2294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln717_880 = sext i11 %mult_V_2294"   --->   Operation 2387 'sext' 'sext_ln717_880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln717_981 = zext i14 %sext_ln717_880"   --->   Operation 2388 'zext' 'zext_ln717_981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2389 [1/1] (1.48ns)   --->   "%add_ln717_261 = add i12 %zext_ln1171_779, i12 %zext_ln1171_775"   --->   Operation 2389 'add' 'add_ln717_261' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2390 [1/1] (0.00ns)   --->   "%mult_V_2302 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_261, i32 1, i32 11"   --->   Operation 2390 'partselect' 'mult_V_2302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln1171_782 = zext i8 %p_read_214"   --->   Operation 2391 'zext' 'zext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln717_982 = zext i10 %mult_V_2305"   --->   Operation 2392 'zext' 'zext_ln717_982' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2393 [1/1] (1.41ns)   --->   "%sub_ln717_352 = sub i11 %zext_ln717_983, i11 %zext_ln1171_785"   --->   Operation 2393 'sub' 'sub_ln717_352' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2394 [1/1] (0.00ns)   --->   "%mult_V_2304 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_352, i32 1, i32 10"   --->   Operation 2394 'partselect' 'mult_V_2304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln42_500 = zext i10 %mult_V_2305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2395 'zext' 'zext_ln42_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln717_985 = zext i10 %mult_V_2307"   --->   Operation 2396 'zext' 'zext_ln717_985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2397 [1/1] (0.00ns)   --->   "%shl_ln717_135 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_214, i4 0"   --->   Operation 2397 'bitconcatenate' 'shl_ln717_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln717_986 = zext i12 %shl_ln717_135"   --->   Operation 2398 'zext' 'zext_ln717_986' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln717_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_214, i1 0"   --->   Operation 2399 'bitconcatenate' 'shl_ln717_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln717_987 = zext i9 %shl_ln717_136"   --->   Operation 2400 'zext' 'zext_ln717_987' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln717_988 = zext i9 %shl_ln717_136"   --->   Operation 2401 'zext' 'zext_ln717_988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2402 [1/1] (1.54ns)   --->   "%sub_ln717_353 = sub i13 %zext_ln717_986, i13 %zext_ln717_988"   --->   Operation 2402 'sub' 'sub_ln717_353' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2403 [1/1] (0.00ns)   --->   "%mult_V_2309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_353, i32 1, i32 12"   --->   Operation 2403 'partselect' 'mult_V_2309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2404 [1/1] (0.00ns)   --->   "%shl_ln717_137 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_214, i3 0"   --->   Operation 2404 'bitconcatenate' 'shl_ln717_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln717_990 = zext i11 %shl_ln717_137"   --->   Operation 2405 'zext' 'zext_ln717_990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2406 [1/1] (1.48ns)   --->   "%sub_ln717_354 = sub i12 %zext_ln717_990, i12 %zext_ln1171_786"   --->   Operation 2406 'sub' 'sub_ln717_354' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2407 [1/1] (0.00ns)   --->   "%mult_V_2310 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_354, i32 1, i32 11"   --->   Operation 2407 'partselect' 'mult_V_2310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln717_883 = sext i11 %mult_V_2310"   --->   Operation 2408 'sext' 'sext_ln717_883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln717_991 = zext i14 %sext_ln717_883"   --->   Operation 2409 'zext' 'zext_ln717_991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln42_504 = zext i7 %mult_V_2321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2410 'zext' 'zext_ln42_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln42_505 = zext i7 %mult_V_2321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2411 'zext' 'zext_ln42_505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln1171_788 = zext i9 %shl_ln717_136"   --->   Operation 2412 'zext' 'zext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2413 [1/1] (1.48ns)   --->   "%sub_ln1171_736 = sub i12 0, i12 %zext_ln717_990"   --->   Operation 2413 'sub' 'sub_ln1171_736' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2414 [1/1] (1.36ns)   --->   "%sub_ln1171_738 = sub i10 0, i10 %zext_ln1171_788"   --->   Operation 2414 'sub' 'sub_ln1171_738' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2415 [1/1] (0.00ns)   --->   "%trunc_ln717_1433 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_738, i32 1, i32 9"   --->   Operation 2415 'partselect' 'trunc_ln717_1433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2416 [1/1] (0.00ns)   --->   "%trunc_ln717_1434 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_736, i32 1, i32 11"   --->   Operation 2416 'partselect' 'trunc_ln717_1434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln1171_587 = sext i11 %trunc_ln717_1434"   --->   Operation 2417 'sext' 'sext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2418 [1/1] (1.48ns)   --->   "%sub_ln1171_739 = sub i12 %zext_ln717_987, i12 %zext_ln717_990"   --->   Operation 2418 'sub' 'sub_ln1171_739' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln717_1435 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_739, i32 1, i32 11"   --->   Operation 2419 'partselect' 'trunc_ln717_1435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2420 [1/1] (1.41ns)   --->   "%sub_ln1171_989 = sub i11 %zext_ln1171_785, i11 %zext_ln717_983"   --->   Operation 2420 'sub' 'sub_ln1171_989' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln717_1437 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_989, i32 1, i32 10"   --->   Operation 2421 'partselect' 'trunc_ln717_1437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2422 [1/1] (1.48ns)   --->   "%add_ln717_263 = add i12 %zext_ln717_990, i12 %zext_ln717_987"   --->   Operation 2422 'add' 'add_ln717_263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2423 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_263, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2423 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2424 [1/1] (1.54ns)   --->   "%add_ln717_264 = add i13 %zext_ln717_986, i13 %zext_ln717_982"   --->   Operation 2424 'add' 'add_ln717_264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_264, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2425 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2426 [1/1] (1.41ns)   --->   "%sub_ln1171_743 = sub i11 0, i11 %zext_ln717_983"   --->   Operation 2426 'sub' 'sub_ln1171_743' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i11 %sub_ln1171_743"   --->   Operation 2427 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2428 [1/1] (1.48ns)   --->   "%sub_ln1171_744 = sub i12 %sext_ln1171_150, i12 %zext_ln1171_786"   --->   Operation 2428 'sub' 'sub_ln1171_744' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2429 [1/1] (0.00ns)   --->   "%trunc_ln717_1441 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_744, i32 1, i32 11"   --->   Operation 2429 'partselect' 'trunc_ln717_1441' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2430 [1/1] (1.48ns)   --->   "%sub_ln1171_990 = sub i12 %zext_ln1171_786, i12 %zext_ln717_990"   --->   Operation 2430 'sub' 'sub_ln1171_990' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln717_1442 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_990, i32 1, i32 11"   --->   Operation 2431 'partselect' 'trunc_ln717_1442' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2432 [1/1] (1.54ns)   --->   "%sub_ln1171_745 = sub i13 %zext_ln717_982, i13 %zext_ln717_986"   --->   Operation 2432 'sub' 'sub_ln1171_745' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln717_1443 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_745, i32 1, i32 12"   --->   Operation 2433 'partselect' 'trunc_ln717_1443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2434 [1/1] (1.48ns)   --->   "%add_ln717_265 = add i12 %zext_ln717_990, i12 %zext_ln1171_786"   --->   Operation 2434 'add' 'add_ln717_265' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2435 [1/1] (0.00ns)   --->   "%mult_V_2363 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_265, i32 1, i32 11"   --->   Operation 2435 'partselect' 'mult_V_2363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2436 [1/1] (0.00ns)   --->   "%zext_ln42_506 = zext i11 %mult_V_2363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2436 'zext' 'zext_ln42_506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln1171_789 = zext i8 %p_read_213"   --->   Operation 2437 'zext' 'zext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln1171_792 = zext i8 %p_read_213"   --->   Operation 2438 'zext' 'zext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln1171_793 = zext i8 %p_read_213"   --->   Operation 2439 'zext' 'zext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln1171_794 = zext i8 %p_read_213"   --->   Operation 2440 'zext' 'zext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln1171_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_213, i3 0"   --->   Operation 2441 'bitconcatenate' 'shl_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln1171_795 = zext i11 %shl_ln1171_106"   --->   Operation 2442 'zext' 'zext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2443 [1/1] (1.48ns)   --->   "%sub_ln1171_746 = sub i12 0, i12 %zext_ln1171_795"   --->   Operation 2443 'sub' 'sub_ln1171_746' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i12 %sub_ln1171_746"   --->   Operation 2444 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2445 [1/1] (0.00ns)   --->   "%mult_V_2404 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_213, i1 0"   --->   Operation 2445 'bitconcatenate' 'mult_V_2404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln1171_796 = zext i9 %mult_V_2404"   --->   Operation 2446 'zext' 'zext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln1171_797 = zext i9 %mult_V_2404"   --->   Operation 2447 'zext' 'zext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln1171_798 = zext i9 %mult_V_2404"   --->   Operation 2448 'zext' 'zext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2449 [1/1] (1.54ns)   --->   "%sub_ln1171_747 = sub i13 %sext_ln1171_151, i13 %zext_ln1171_798"   --->   Operation 2449 'sub' 'sub_ln1171_747' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2450 [1/1] (0.00ns)   --->   "%trunc_ln717_1444 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_747, i32 1, i32 12"   --->   Operation 2450 'partselect' 'trunc_ln717_1444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2451 [1/1] (0.00ns)   --->   "%mult_V_2390 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_213, i2 0"   --->   Operation 2451 'bitconcatenate' 'mult_V_2390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln717_992 = zext i10 %mult_V_2390"   --->   Operation 2452 'zext' 'zext_ln717_992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln717_993 = zext i10 %mult_V_2390"   --->   Operation 2453 'zext' 'zext_ln717_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2454 [1/1] (1.41ns)   --->   "%add_ln717_266 = add i11 %zext_ln717_993, i11 %zext_ln1171_794"   --->   Operation 2454 'add' 'add_ln717_266' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2455 [1/1] (0.00ns)   --->   "%mult_V_2370 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_266, i32 1, i32 10"   --->   Operation 2455 'partselect' 'mult_V_2370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2456 [1/1] (1.41ns)   --->   "%sub_ln1171_748 = sub i11 0, i11 %zext_ln717_993"   --->   Operation 2456 'sub' 'sub_ln1171_748' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln717_892 = sext i11 %sub_ln1171_748"   --->   Operation 2457 'sext' 'sext_ln717_892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2458 [1/1] (0.00ns)   --->   "%trunc_ln717_1445 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_748, i32 1, i32 10"   --->   Operation 2458 'partselect' 'trunc_ln717_1445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2459 [1/1] (1.48ns)   --->   "%sub_ln1171_749 = sub i12 %sext_ln717_892, i12 %zext_ln1171_791"   --->   Operation 2459 'sub' 'sub_ln1171_749' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln717_1446 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_749, i32 1, i32 11"   --->   Operation 2460 'partselect' 'trunc_ln717_1446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln42_508 = zext i7 %mult_V_2377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2461 'zext' 'zext_ln42_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2462 [1/1] (1.48ns)   --->   "%sub_ln717_355 = sub i12 %zext_ln1171_795, i12 %zext_ln1171_797"   --->   Operation 2462 'sub' 'sub_ln717_355' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2463 [1/1] (0.00ns)   --->   "%mult_V_2379 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_355, i32 1, i32 11"   --->   Operation 2463 'partselect' 'mult_V_2379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2464 [1/1] (1.30ns)   --->   "%sub_ln1171_750 = sub i9 0, i9 %zext_ln1171_793"   --->   Operation 2464 'sub' 'sub_ln1171_750' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln717_1448 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_750, i32 1, i32 8"   --->   Operation 2465 'partselect' 'trunc_ln717_1448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln717_138 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_213, i4 0"   --->   Operation 2466 'bitconcatenate' 'shl_ln717_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln717_996 = zext i12 %shl_ln717_138"   --->   Operation 2467 'zext' 'zext_ln717_996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2468 [1/1] (1.54ns)   --->   "%sub_ln717_356 = sub i13 %zext_ln717_996, i13 %zext_ln1171_790"   --->   Operation 2468 'sub' 'sub_ln717_356' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2469 [1/1] (0.00ns)   --->   "%mult_V_2382 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_356, i32 1, i32 12"   --->   Operation 2469 'partselect' 'mult_V_2382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln717_897 = sext i12 %mult_V_2382"   --->   Operation 2470 'sext' 'sext_ln717_897' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln717_997 = zext i14 %sext_ln717_897"   --->   Operation 2471 'zext' 'zext_ln717_997' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2472 [1/1] (1.54ns)   --->   "%sub_ln717_357 = sub i13 %zext_ln717_996, i13 %zext_ln717_992"   --->   Operation 2472 'sub' 'sub_ln717_357' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2473 [1/1] (0.00ns)   --->   "%mult_V_2386 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_357, i32 1, i32 12"   --->   Operation 2473 'partselect' 'mult_V_2386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln42_509 = zext i11 %mult_V_2388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2474 'zext' 'zext_ln42_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2475 [1/1] (1.48ns)   --->   "%sub_ln1171_751 = sub i12 %zext_ln1171_797, i12 %zext_ln1171_795"   --->   Operation 2475 'sub' 'sub_ln1171_751' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln717_1451 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_751, i32 1, i32 11"   --->   Operation 2476 'partselect' 'trunc_ln717_1451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2477 [1/1] (1.36ns)   --->   "%sub_ln1171_752 = sub i10 0, i10 %zext_ln1171_796"   --->   Operation 2477 'sub' 'sub_ln1171_752' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2478 [1/1] (0.00ns)   --->   "%trunc_ln717_1452 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_752, i32 1, i32 9"   --->   Operation 2478 'partselect' 'trunc_ln717_1452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln717_900 = sext i9 %trunc_ln717_1452"   --->   Operation 2479 'sext' 'sext_ln717_900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2480 [1/1] (1.48ns)   --->   "%add_ln717_267 = add i12 %zext_ln1171_795, i12 %zext_ln1171_791"   --->   Operation 2480 'add' 'add_ln717_267' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2481 [1/1] (0.00ns)   --->   "%mult_V_2396 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_267, i32 1, i32 11"   --->   Operation 2481 'partselect' 'mult_V_2396' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2482 [1/1] (1.54ns)   --->   "%sub_ln717_358 = sub i13 %zext_ln717_996, i13 %zext_ln1171_798"   --->   Operation 2482 'sub' 'sub_ln717_358' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2483 [1/1] (0.00ns)   --->   "%mult_V_2402 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_358, i32 1, i32 12"   --->   Operation 2483 'partselect' 'mult_V_2402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2484 [1/1] (1.41ns)   --->   "%sub_ln1171_991 = sub i11 %zext_ln1171_794, i11 %zext_ln717_993"   --->   Operation 2484 'sub' 'sub_ln1171_991' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln717_1454 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_991, i32 1, i32 10"   --->   Operation 2485 'partselect' 'trunc_ln717_1454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2486 [1/1] (1.54ns)   --->   "%sub_ln1171_753 = sub i13 %sext_ln1171_151, i13 %zext_ln1171_790"   --->   Operation 2486 'sub' 'sub_ln1171_753' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2487 [1/1] (0.00ns)   --->   "%trunc_ln717_1455 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_753, i32 1, i32 12"   --->   Operation 2487 'partselect' 'trunc_ln717_1455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2488 [1/1] (1.48ns)   --->   "%sub_ln1171_992 = sub i12 %zext_ln1171_791, i12 %zext_ln1171_795"   --->   Operation 2488 'sub' 'sub_ln1171_992' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2489 [1/1] (0.00ns)   --->   "%trunc_ln717_1456 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_992, i32 1, i32 11"   --->   Operation 2489 'partselect' 'trunc_ln717_1456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2490 [1/1] (1.54ns)   --->   "%sub_ln1171_754 = sub i13 %zext_ln717_992, i13 %zext_ln717_996"   --->   Operation 2490 'sub' 'sub_ln1171_754' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2491 [1/1] (0.00ns)   --->   "%trunc_ln717_1457 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_754, i32 1, i32 12"   --->   Operation 2491 'partselect' 'trunc_ln717_1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2492 [1/1] (1.48ns)   --->   "%add_ln717_268 = add i12 %zext_ln1171_795, i12 %zext_ln1171_797"   --->   Operation 2492 'add' 'add_ln717_268' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2493 [1/1] (0.00ns)   --->   "%mult_V_2417 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_268, i32 1, i32 11"   --->   Operation 2493 'partselect' 'mult_V_2417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2494 [1/1] (1.54ns)   --->   "%sub_ln1171_755 = sub i13 0, i13 %zext_ln717_996"   --->   Operation 2494 'sub' 'sub_ln1171_755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i13 %sub_ln1171_755"   --->   Operation 2495 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2496 [1/1] (1.53ns)   --->   "%sub_ln1171_756 = sub i14 %sext_ln1171_152, i14 %zext_ln1171_789"   --->   Operation 2496 'sub' 'sub_ln1171_756' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln717_1459 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_756, i32 1, i32 13"   --->   Operation 2497 'partselect' 'trunc_ln717_1459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln717_1002 = zext i8 %p_read_212"   --->   Operation 2498 'zext' 'zext_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln717_1004 = zext i8 %p_read_212"   --->   Operation 2499 'zext' 'zext_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln717_1005 = zext i8 %p_read_212"   --->   Operation 2500 'zext' 'zext_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln42_513 = zext i7 %mult_V_2433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2501 'zext' 'zext_ln42_513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2502 [1/1] (0.00ns)   --->   "%shl_ln717_139 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_212, i4 0"   --->   Operation 2502 'bitconcatenate' 'shl_ln717_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln717_1006 = zext i12 %shl_ln717_139"   --->   Operation 2503 'zext' 'zext_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln717_1008 = zext i9 %mult_V_2456"   --->   Operation 2504 'zext' 'zext_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2505 [1/1] (1.54ns)   --->   "%sub_ln717_359 = sub i13 %zext_ln717_1006, i13 %zext_ln717_1008"   --->   Operation 2505 'sub' 'sub_ln717_359' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2506 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_359, i32 1, i32 12"   --->   Operation 2506 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln717_903 = sext i12 %mult_V_2434"   --->   Operation 2507 'sext' 'sext_ln717_903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln717_1009 = zext i14 %sext_ln717_903"   --->   Operation 2508 'zext' 'zext_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_212, i2 0"   --->   Operation 2509 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln1171_799 = zext i10 %tmp_24"   --->   Operation 2510 'zext' 'zext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2511 [1/1] (1.41ns)   --->   "%sub_ln1171_993 = sub i11 %zext_ln717_1005, i11 %zext_ln1171_799"   --->   Operation 2511 'sub' 'sub_ln1171_993' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln717_1461 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_993, i32 1, i32 10"   --->   Operation 2512 'partselect' 'trunc_ln717_1461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln1171_802 = zext i9 %mult_V_2456"   --->   Operation 2513 'zext' 'zext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2514 [1/1] (1.48ns)   --->   "%sub_ln1171_757 = sub i12 %zext_ln717_1007, i12 %zext_ln1171_801"   --->   Operation 2514 'sub' 'sub_ln1171_757' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln717_1462 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_757, i32 1, i32 11"   --->   Operation 2515 'partselect' 'trunc_ln717_1462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln717_1010 = zext i10 %tmp_24"   --->   Operation 2516 'zext' 'zext_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2517 [1/1] (1.54ns)   --->   "%sub_ln717_360 = sub i13 %zext_ln717_1006, i13 %zext_ln717_1010"   --->   Operation 2517 'sub' 'sub_ln717_360' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2518 [1/1] (0.00ns)   --->   "%mult_V_2440 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_360, i32 1, i32 12"   --->   Operation 2518 'partselect' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln42_516 = zext i11 %mult_V_2443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2519 'zext' 'zext_ln42_516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2520 [1/1] (1.41ns)   --->   "%sub_ln717_361 = sub i11 %zext_ln1171_799, i11 %zext_ln717_1005"   --->   Operation 2520 'sub' 'sub_ln717_361' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2521 [1/1] (0.00ns)   --->   "%mult_V_2444 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_361, i32 1, i32 10"   --->   Operation 2521 'partselect' 'mult_V_2444' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2522 [1/1] (1.48ns)   --->   "%sub_ln717_362 = sub i12 %zext_ln1171_801, i12 %zext_ln717_1007"   --->   Operation 2522 'sub' 'sub_ln717_362' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2523 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_362, i32 1, i32 11"   --->   Operation 2523 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2524 [1/1] (1.36ns)   --->   "%sub_ln1171_758 = sub i10 0, i10 %zext_ln1171_802"   --->   Operation 2524 'sub' 'sub_ln1171_758' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2525 [1/1] (0.00ns)   --->   "%trunc_ln717_1467 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_758, i32 1, i32 9"   --->   Operation 2525 'partselect' 'trunc_ln717_1467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln42_260 = sext i9 %trunc_ln717_1467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2526 'sext' 'sext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln42_518 = zext i11 %mult_V_2450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2527 'zext' 'zext_ln42_518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2528 [1/1] (1.48ns)   --->   "%sub_ln1171_759 = sub i12 0, i12 %zext_ln1171_801"   --->   Operation 2528 'sub' 'sub_ln1171_759' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln717_909 = sext i12 %sub_ln1171_759"   --->   Operation 2529 'sext' 'sext_ln717_909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2530 [1/1] (0.00ns)   --->   "%trunc_ln717_1468 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_759, i32 1, i32 11"   --->   Operation 2530 'partselect' 'trunc_ln717_1468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2531 [1/1] (1.48ns)   --->   "%sub_ln717_363 = sub i12 %zext_ln1171_801, i12 %zext_ln717_1001"   --->   Operation 2531 'sub' 'sub_ln717_363' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2532 [1/1] (0.00ns)   --->   "%trunc_ln717_1469 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_363, i32 1, i32 11"   --->   Operation 2532 'partselect' 'trunc_ln717_1469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2533 [1/1] (1.54ns)   --->   "%sub_ln1171_761 = sub i13 %sext_ln717_909, i13 %zext_ln717_1002"   --->   Operation 2533 'sub' 'sub_ln1171_761' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln717_1471 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_761, i32 1, i32 12"   --->   Operation 2534 'partselect' 'trunc_ln717_1471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2535 [1/1] (1.41ns)   --->   "%add_ln717_271 = add i11 %zext_ln1171_799, i11 %zext_ln717_1005"   --->   Operation 2535 'add' 'add_ln717_271' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2536 [1/1] (0.00ns)   --->   "%mult_V_2470 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_271, i32 1, i32 10"   --->   Operation 2536 'partselect' 'mult_V_2470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2537 [1/1] (1.48ns)   --->   "%sub_ln1171_994 = sub i12 %zext_ln717_1001, i12 %zext_ln1171_801"   --->   Operation 2537 'sub' 'sub_ln1171_994' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln717_1472 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_994, i32 1, i32 11"   --->   Operation 2538 'partselect' 'trunc_ln717_1472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2539 [1/1] (1.54ns)   --->   "%add_ln717_272 = add i13 %zext_ln717_1006, i13 %zext_ln717_1010"   --->   Operation 2539 'add' 'add_ln717_272' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2540 [1/1] (0.00ns)   --->   "%mult_V_2475 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_272, i32 1, i32 12"   --->   Operation 2540 'partselect' 'mult_V_2475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln42_523 = zext i12 %mult_V_2475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2541 'zext' 'zext_ln42_523' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2542 [1/1] (1.30ns)   --->   "%sub_ln1171_762 = sub i9 0, i9 %zext_ln717_1004"   --->   Operation 2542 'sub' 'sub_ln1171_762' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln717_1473 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_762, i32 1, i32 8"   --->   Operation 2543 'partselect' 'trunc_ln717_1473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2544 [1/1] (1.41ns)   --->   "%sub_ln1171_763 = sub i11 0, i11 %zext_ln1171_799"   --->   Operation 2544 'sub' 'sub_ln1171_763' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln717_1474 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_763, i32 1, i32 10"   --->   Operation 2545 'partselect' 'trunc_ln717_1474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2546 [1/1] (1.54ns)   --->   "%sub_ln717_364 = sub i13 %zext_ln717_1006, i13 %zext_ln717_1002"   --->   Operation 2546 'sub' 'sub_ln717_364' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln717_1475 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_364, i32 1, i32 12"   --->   Operation 2547 'partselect' 'trunc_ln717_1475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2548 [1/1] (0.00ns)   --->   "%zext_ln1171_806 = zext i8 %p_read_211"   --->   Operation 2548 'zext' 'zext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2549 [1/1] (1.41ns)   --->   "%sub_ln1171_995 = sub i11 %zext_ln1171_807, i11 %zext_ln1171_808"   --->   Operation 2549 'sub' 'sub_ln1171_995' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln717_1477 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_995, i32 1, i32 10"   --->   Operation 2550 'partselect' 'trunc_ln717_1477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln717_1017 = zext i10 %mult_V_2550"   --->   Operation 2551 'zext' 'zext_ln717_1017' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln717_1018 = zext i10 %mult_V_2502"   --->   Operation 2552 'zext' 'zext_ln717_1018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2553 [1/1] (0.00ns)   --->   "%shl_ln717_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_211, i3 0"   --->   Operation 2553 'bitconcatenate' 'shl_ln717_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln717_1019 = zext i11 %shl_ln717_140"   --->   Operation 2554 'zext' 'zext_ln717_1019' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2555 [1/1] (1.48ns)   --->   "%sub_ln717_365 = sub i12 %zext_ln717_1019, i12 %zext_ln1171_806"   --->   Operation 2555 'sub' 'sub_ln717_365' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2556 [1/1] (0.00ns)   --->   "%mult_V_2503 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_365, i32 1, i32 11"   --->   Operation 2556 'partselect' 'mult_V_2503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2557 [1/1] (0.00ns)   --->   "%mult_V_2543 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_211, i1 0"   --->   Operation 2557 'bitconcatenate' 'mult_V_2543' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln717_1022 = zext i9 %mult_V_2543"   --->   Operation 2558 'zext' 'zext_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2559 [1/1] (1.48ns)   --->   "%sub_ln717_366 = sub i12 %zext_ln717_1019, i12 %zext_ln717_1022"   --->   Operation 2559 'sub' 'sub_ln717_366' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_2505 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_366, i32 1, i32 11"   --->   Operation 2560 'partselect' 'mult_V_2505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln717_918 = sext i11 %mult_V_2505"   --->   Operation 2561 'sext' 'sext_ln717_918' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln717_1023 = zext i14 %sext_ln717_918"   --->   Operation 2562 'zext' 'zext_ln717_1023' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln717_1024 = zext i12 %mult_V_2507"   --->   Operation 2563 'zext' 'zext_ln717_1024' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln42_526 = zext i12 %mult_V_2507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2564 'zext' 'zext_ln42_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2565 [1/1] (1.48ns)   --->   "%sub_ln1171_996 = sub i12 %zext_ln1171_806, i12 %zext_ln717_1019"   --->   Operation 2565 'sub' 'sub_ln1171_996' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2566 [1/1] (0.00ns)   --->   "%trunc_ln717_1480 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_996, i32 1, i32 11"   --->   Operation 2566 'partselect' 'trunc_ln717_1480' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln1171_810 = zext i9 %mult_V_2543"   --->   Operation 2567 'zext' 'zext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2568 [1/1] (1.48ns)   --->   "%sub_ln1171_765 = sub i12 %zext_ln717_1022, i12 %zext_ln717_1019"   --->   Operation 2568 'sub' 'sub_ln1171_765' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2569 [1/1] (0.00ns)   --->   "%trunc_ln717_1482 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_765, i32 1, i32 11"   --->   Operation 2569 'partselect' 'trunc_ln717_1482' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln717_1026 = zext i12 %mult_V_2514"   --->   Operation 2570 'zext' 'zext_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2571 [1/1] (1.36ns)   --->   "%sub_ln1171_766 = sub i10 0, i10 %zext_ln1171_810"   --->   Operation 2571 'sub' 'sub_ln1171_766' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln717_1483 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_766, i32 1, i32 9"   --->   Operation 2572 'partselect' 'trunc_ln717_1483' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln42_267 = sext i9 %trunc_ln717_1483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2573 'sext' 'sext_ln42_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2574 [1/1] (1.41ns)   --->   "%sub_ln717_367 = sub i11 %zext_ln1171_808, i11 %zext_ln1171_807"   --->   Operation 2574 'sub' 'sub_ln717_367' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2575 [1/1] (0.00ns)   --->   "%mult_V_2521 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_367, i32 1, i32 10"   --->   Operation 2575 'partselect' 'mult_V_2521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2576 [1/1] (1.48ns)   --->   "%sub_ln1171_767 = sub i12 0, i12 %zext_ln717_1019"   --->   Operation 2576 'sub' 'sub_ln1171_767' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln717_921 = sext i12 %sub_ln1171_767"   --->   Operation 2577 'sext' 'sext_ln717_921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln717_1485 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_767, i32 1, i32 11"   --->   Operation 2578 'partselect' 'trunc_ln717_1485' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2579 [1/1] (1.54ns)   --->   "%sub_ln1171_768 = sub i13 %sext_ln717_921, i13 %zext_ln1171_804"   --->   Operation 2579 'sub' 'sub_ln1171_768' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2580 [1/1] (0.00ns)   --->   "%trunc_ln717_1486 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_768, i32 1, i32 12"   --->   Operation 2580 'partselect' 'trunc_ln717_1486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2581 [1/1] (1.54ns)   --->   "%sub_ln717_368 = sub i13 %zext_ln717_1025, i13 %zext_ln1171_804"   --->   Operation 2581 'sub' 'sub_ln717_368' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2582 [1/1] (0.00ns)   --->   "%mult_V_2538 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_368, i32 1, i32 12"   --->   Operation 2582 'partselect' 'mult_V_2538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2583 [1/1] (1.54ns)   --->   "%sub_ln1171_770 = sub i13 %zext_ln717_1017, i13 %zext_ln717_1025"   --->   Operation 2583 'sub' 'sub_ln1171_770' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2584 [1/1] (0.00ns)   --->   "%trunc_ln717_1489 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_770, i32 1, i32 12"   --->   Operation 2584 'partselect' 'trunc_ln717_1489' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2585 [1/1] (0.00ns)   --->   "%zext_ln42_528 = zext i9 %mult_V_2543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2585 'zext' 'zext_ln42_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2586 [1/1] (1.54ns)   --->   "%sub_ln1171_997 = sub i13 %zext_ln1171_804, i13 %zext_ln717_1025"   --->   Operation 2586 'sub' 'sub_ln1171_997' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2587 [1/1] (0.00ns)   --->   "%trunc_ln717_1490 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_997, i32 1, i32 12"   --->   Operation 2587 'partselect' 'trunc_ln717_1490' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2588 [1/1] (1.54ns)   --->   "%sub_ln717_369 = sub i13 %zext_ln717_1025, i13 %zext_ln717_1017"   --->   Operation 2588 'sub' 'sub_ln717_369' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2589 [1/1] (0.00ns)   --->   "%mult_V_2553 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_369, i32 1, i32 12"   --->   Operation 2589 'partselect' 'mult_V_2553' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2590 [1/1] (1.41ns)   --->   "%sub_ln1171_771 = sub i11 0, i11 %zext_ln1171_808"   --->   Operation 2590 'sub' 'sub_ln1171_771' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i11 %sub_ln1171_771"   --->   Operation 2591 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2592 [1/1] (1.48ns)   --->   "%sub_ln1171_772 = sub i12 %sext_ln1171_153, i12 %zext_ln1171_806"   --->   Operation 2592 'sub' 'sub_ln1171_772' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln717_1492 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_772, i32 1, i32 11"   --->   Operation 2593 'partselect' 'trunc_ln717_1492' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2594 [1/1] (1.48ns)   --->   "%add_ln717_275 = add i12 %zext_ln717_1019, i12 %zext_ln1171_806"   --->   Operation 2594 'add' 'add_ln717_275' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2595 [1/1] (0.00ns)   --->   "%mult_V_2557 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_275, i32 1, i32 11"   --->   Operation 2595 'partselect' 'mult_V_2557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln42_531 = zext i11 %mult_V_2557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2596 'zext' 'zext_ln42_531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln1171_812 = zext i8 %p_read_210"   --->   Operation 2597 'zext' 'zext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln1171_813 = zext i8 %p_read_210"   --->   Operation 2598 'zext' 'zext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln1171_814 = zext i8 %p_read_210"   --->   Operation 2599 'zext' 'zext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2600 [1/1] (0.00ns)   --->   "%shl_ln717_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_210, i2 0"   --->   Operation 2600 'bitconcatenate' 'shl_ln717_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln717_1032 = zext i10 %shl_ln717_142"   --->   Operation 2601 'zext' 'zext_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln717_1033 = zext i10 %shl_ln717_142"   --->   Operation 2602 'zext' 'zext_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2603 [1/1] (1.41ns)   --->   "%sub_ln717_370 = sub i11 %zext_ln717_1033, i11 %zext_ln1171_813"   --->   Operation 2603 'sub' 'sub_ln717_370' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2604 [1/1] (0.00ns)   --->   "%mult_V_2560 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_370, i32 1, i32 10"   --->   Operation 2604 'partselect' 'mult_V_2560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2605 [1/1] (1.41ns)   --->   "%sub_ln1171_773 = sub i11 0, i11 %zext_ln717_1033"   --->   Operation 2605 'sub' 'sub_ln1171_773' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln717_927 = sext i11 %sub_ln1171_773"   --->   Operation 2606 'sext' 'sext_ln717_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2607 [1/1] (0.00ns)   --->   "%trunc_ln717_1494 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_773, i32 1, i32 10"   --->   Operation 2607 'partselect' 'trunc_ln717_1494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2608 [1/1] (0.00ns)   --->   "%shl_ln717_143 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_210, i4 0"   --->   Operation 2608 'bitconcatenate' 'shl_ln717_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln717_1035 = zext i12 %shl_ln717_143"   --->   Operation 2609 'zext' 'zext_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2610 [1/1] (1.54ns)   --->   "%add_ln717_276 = add i13 %zext_ln717_1035, i13 %zext_ln717_1032"   --->   Operation 2610 'add' 'add_ln717_276' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2611 [1/1] (0.00ns)   --->   "%mult_V_2562 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_276, i32 1, i32 12"   --->   Operation 2611 'partselect' 'mult_V_2562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2612 [1/1] (1.48ns)   --->   "%sub_ln1171_774 = sub i12 %sext_ln717_927, i12 %zext_ln1171_815"   --->   Operation 2612 'sub' 'sub_ln1171_774' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2613 [1/1] (0.00ns)   --->   "%trunc_ln717_1495 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_774, i32 1, i32 11"   --->   Operation 2613 'partselect' 'trunc_ln717_1495' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2614 [1/1] (0.00ns)   --->   "%shl_ln717_144 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_210, i3 0"   --->   Operation 2614 'bitconcatenate' 'shl_ln717_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln717_1036 = zext i11 %shl_ln717_144"   --->   Operation 2615 'zext' 'zext_ln717_1036' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2616 [1/1] (0.00ns)   --->   "%mult_V_2574 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_210, i1 0"   --->   Operation 2616 'bitconcatenate' 'mult_V_2574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln717_1037 = zext i9 %mult_V_2574"   --->   Operation 2617 'zext' 'zext_ln717_1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln717_1038 = zext i9 %mult_V_2574"   --->   Operation 2618 'zext' 'zext_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2619 [1/1] (1.48ns)   --->   "%sub_ln717_371 = sub i12 %zext_ln717_1036, i12 %zext_ln717_1038"   --->   Operation 2619 'sub' 'sub_ln717_371' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2620 [1/1] (0.00ns)   --->   "%mult_V_2567 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_371, i32 1, i32 11"   --->   Operation 2620 'partselect' 'mult_V_2567' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2621 [1/1] (1.54ns)   --->   "%sub_ln717_372 = sub i13 %zext_ln717_1035, i13 %zext_ln717_1032"   --->   Operation 2621 'sub' 'sub_ln717_372' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2622 [1/1] (0.00ns)   --->   "%mult_V_2568 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_372, i32 1, i32 12"   --->   Operation 2622 'partselect' 'mult_V_2568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2623 [1/1] (1.54ns)   --->   "%sub_ln1171_775 = sub i13 0, i13 %zext_ln717_1035"   --->   Operation 2623 'sub' 'sub_ln1171_775' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln717_934 = sext i13 %sub_ln1171_775"   --->   Operation 2624 'sext' 'sext_ln717_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2625 [1/1] (0.00ns)   --->   "%trunc_ln717_1498 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_775, i32 1, i32 12"   --->   Operation 2625 'partselect' 'trunc_ln717_1498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2626 [1/1] (1.30ns)   --->   "%sub_ln1171_776 = sub i9 0, i9 %zext_ln1171_814"   --->   Operation 2626 'sub' 'sub_ln1171_776' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2627 [1/1] (0.00ns)   --->   "%trunc_ln717_1499 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_776, i32 1, i32 8"   --->   Operation 2627 'partselect' 'trunc_ln717_1499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln42_533 = zext i9 %mult_V_2574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2628 'zext' 'zext_ln42_533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln42_534 = zext i9 %mult_V_2574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2629 'zext' 'zext_ln42_534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2630 [1/1] (1.54ns)   --->   "%sub_ln1171_777 = sub i13 %zext_ln717_1032, i13 %zext_ln717_1035"   --->   Operation 2630 'sub' 'sub_ln1171_777' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln717_1500 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_777, i32 1, i32 12"   --->   Operation 2631 'partselect' 'trunc_ln717_1500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2632 [1/1] (1.41ns)   --->   "%sub_ln1171_998 = sub i11 %zext_ln1171_813, i11 %zext_ln717_1033"   --->   Operation 2632 'sub' 'sub_ln1171_998' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2633 [1/1] (0.00ns)   --->   "%trunc_ln717_1501 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_998, i32 1, i32 10"   --->   Operation 2633 'partselect' 'trunc_ln717_1501' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln1171_604 = sext i10 %trunc_ln717_1501"   --->   Operation 2634 'sext' 'sext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2635 [1/1] (1.54ns)   --->   "%sub_ln1171_778 = sub i13 %zext_ln717_1037, i13 %zext_ln717_1035"   --->   Operation 2635 'sub' 'sub_ln1171_778' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln717_1502 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_778, i32 1, i32 12"   --->   Operation 2636 'partselect' 'trunc_ln717_1502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2637 [1/1] (1.48ns)   --->   "%sub_ln1171_779 = sub i12 %zext_ln717_1038, i12 %zext_ln717_1036"   --->   Operation 2637 'sub' 'sub_ln1171_779' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln717_1503 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_779, i32 1, i32 11"   --->   Operation 2638 'partselect' 'trunc_ln717_1503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2639 [1/1] (1.36ns)   --->   "%sub_ln1171_780 = sub i10 0, i10 %zext_ln42_533"   --->   Operation 2639 'sub' 'sub_ln1171_780' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2640 [1/1] (0.00ns)   --->   "%trunc_ln717_1504 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_780, i32 1, i32 9"   --->   Operation 2640 'partselect' 'trunc_ln717_1504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2641 [1/1] (1.54ns)   --->   "%add_ln717_277 = add i13 %zext_ln717_1035, i13 %zext_ln717_1037"   --->   Operation 2641 'add' 'add_ln717_277' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2642 [1/1] (0.00ns)   --->   "%mult_V_2588 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_277, i32 1, i32 12"   --->   Operation 2642 'partselect' 'mult_V_2588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln42_536 = zext i7 %mult_V_2589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2643 'zext' 'zext_ln42_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2644 [1/1] (1.54ns)   --->   "%sub_ln717_373 = sub i13 %zext_ln717_1035, i13 %zext_ln717_1037"   --->   Operation 2644 'sub' 'sub_ln717_373' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2645 [1/1] (0.00ns)   --->   "%mult_V_2594 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_373, i32 1, i32 12"   --->   Operation 2645 'partselect' 'mult_V_2594' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2646 [1/1] (1.54ns)   --->   "%sub_ln717_374 = sub i13 %zext_ln717_1035, i13 %zext_ln717_1031"   --->   Operation 2646 'sub' 'sub_ln717_374' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2647 [1/1] (0.00ns)   --->   "%mult_V_2595 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_374, i32 1, i32 12"   --->   Operation 2647 'partselect' 'mult_V_2595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2648 [1/1] (1.53ns)   --->   "%sub_ln1171_781 = sub i14 %sext_ln717_934, i14 %zext_ln1171_812"   --->   Operation 2648 'sub' 'sub_ln1171_781' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2649 [1/1] (0.00ns)   --->   "%trunc_ln717_1507 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_781, i32 1, i32 13"   --->   Operation 2649 'partselect' 'trunc_ln717_1507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2650 [1/1] (1.41ns)   --->   "%add_ln717_278 = add i11 %zext_ln717_1033, i11 %zext_ln1171_813"   --->   Operation 2650 'add' 'add_ln717_278' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2651 [1/1] (0.00ns)   --->   "%mult_V_2604 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_278, i32 1, i32 10"   --->   Operation 2651 'partselect' 'mult_V_2604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln42_537 = zext i10 %mult_V_2604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2652 'zext' 'zext_ln42_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2653 [1/1] (1.48ns)   --->   "%sub_ln1171_782 = sub i12 0, i12 %zext_ln717_1036"   --->   Operation 2653 'sub' 'sub_ln1171_782' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i12 %sub_ln1171_782"   --->   Operation 2654 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2655 [1/1] (1.54ns)   --->   "%sub_ln1171_783 = sub i13 %sext_ln1171_154, i13 %zext_ln717_1037"   --->   Operation 2655 'sub' 'sub_ln1171_783' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2656 [1/1] (0.00ns)   --->   "%trunc_ln717_1508 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_783, i32 1, i32 12"   --->   Operation 2656 'partselect' 'trunc_ln717_1508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2657 [1/1] (1.48ns)   --->   "%sub_ln717_375 = sub i12 %zext_ln717_1036, i12 %zext_ln1171_815"   --->   Operation 2657 'sub' 'sub_ln717_375' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2658 [1/1] (0.00ns)   --->   "%mult_V_2620 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_375, i32 1, i32 11"   --->   Operation 2658 'partselect' 'mult_V_2620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln42_539 = zext i11 %mult_V_2622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2659 'zext' 'zext_ln42_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2660 [1/1] (1.48ns)   --->   "%add_ln717_279 = add i12 %zext_ln717_1036, i12 %zext_ln1171_815"   --->   Operation 2660 'add' 'add_ln717_279' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_2623 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_279, i32 1, i32 11"   --->   Operation 2661 'partselect' 'mult_V_2623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln1171_819 = zext i8 %p_read_209"   --->   Operation 2662 'zext' 'zext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln1171_820 = zext i8 %p_read_209"   --->   Operation 2663 'zext' 'zext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2664 [1/1] (0.00ns)   --->   "%shl_ln1171_109 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_209, i3 0"   --->   Operation 2664 'bitconcatenate' 'shl_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln1171_821 = zext i11 %shl_ln1171_109"   --->   Operation 2665 'zext' 'zext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2666 [1/1] (1.48ns)   --->   "%sub_ln1171_784 = sub i12 0, i12 %zext_ln1171_821"   --->   Operation 2666 'sub' 'sub_ln1171_784' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i12 %sub_ln1171_784"   --->   Operation 2667 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2668 [1/1] (0.00ns)   --->   "%mult_V_2648 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_209, i1 0"   --->   Operation 2668 'bitconcatenate' 'mult_V_2648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2669 [1/1] (0.00ns)   --->   "%zext_ln1171_822 = zext i9 %mult_V_2648"   --->   Operation 2669 'zext' 'zext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln1171_823 = zext i9 %mult_V_2648"   --->   Operation 2670 'zext' 'zext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2671 [1/1] (1.54ns)   --->   "%sub_ln1171_785 = sub i13 %sext_ln1171_155, i13 %zext_ln1171_823"   --->   Operation 2671 'sub' 'sub_ln1171_785' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2672 [1/1] (0.00ns)   --->   "%trunc_ln717_1510 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_785, i32 1, i32 12"   --->   Operation 2672 'partselect' 'trunc_ln717_1510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2673 [1/1] (1.48ns)   --->   "%sub_ln1171_999 = sub i12 %zext_ln1171_818, i12 %zext_ln1171_821"   --->   Operation 2673 'sub' 'sub_ln1171_999' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln717_1511 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_999, i32 1, i32 11"   --->   Operation 2674 'partselect' 'trunc_ln717_1511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln717_1047 = zext i11 %mult_V_2627"   --->   Operation 2675 'zext' 'zext_ln717_1047' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln42_541 = zext i7 %mult_V_2628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2676 'zext' 'zext_ln42_541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2677 [1/1] (0.00ns)   --->   "%shl_ln717_145 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_209, i4 0"   --->   Operation 2677 'bitconcatenate' 'shl_ln717_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln717_1048 = zext i12 %shl_ln717_145"   --->   Operation 2678 'zext' 'zext_ln717_1048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2679 [1/1] (1.54ns)   --->   "%sub_ln717_376 = sub i13 %zext_ln717_1048, i13 %zext_ln1171_823"   --->   Operation 2679 'sub' 'sub_ln717_376' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_2631 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_376, i32 1, i32 12"   --->   Operation 2680 'partselect' 'mult_V_2631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2681 [1/1] (1.54ns)   --->   "%sub_ln717_377 = sub i13 %zext_ln717_1048, i13 %zext_ln1171_817"   --->   Operation 2681 'sub' 'sub_ln717_377' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2682 [1/1] (0.00ns)   --->   "%mult_V_2636 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_377, i32 1, i32 12"   --->   Operation 2682 'partselect' 'mult_V_2636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2683 [1/1] (0.00ns)   --->   "%shl_ln1171_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_209, i2 0"   --->   Operation 2683 'bitconcatenate' 'shl_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2684 [1/1] (0.00ns)   --->   "%zext_ln1171_824 = zext i10 %shl_ln1171_110"   --->   Operation 2684 'zext' 'zext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln1171_825 = zext i10 %shl_ln1171_110"   --->   Operation 2685 'zext' 'zext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2686 [1/1] (1.41ns)   --->   "%sub_ln1171_786 = sub i11 0, i11 %zext_ln1171_825"   --->   Operation 2686 'sub' 'sub_ln1171_786' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln717_942 = sext i11 %sub_ln1171_786"   --->   Operation 2687 'sext' 'sext_ln717_942' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln717_1515 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_786, i32 1, i32 10"   --->   Operation 2688 'partselect' 'trunc_ln717_1515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln717_943 = sext i10 %trunc_ln717_1515"   --->   Operation 2689 'sext' 'sext_ln717_943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2690 [1/1] (1.41ns)   --->   "%add_ln717_280 = add i11 %zext_ln1171_825, i11 %zext_ln1171_820"   --->   Operation 2690 'add' 'add_ln717_280' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2691 [1/1] (0.00ns)   --->   "%mult_V_2639 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_280, i32 1, i32 10"   --->   Operation 2691 'partselect' 'mult_V_2639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2692 [1/1] (1.54ns)   --->   "%add_ln717_281 = add i13 %zext_ln717_1048, i13 %zext_ln1171_824"   --->   Operation 2692 'add' 'add_ln717_281' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2693 [1/1] (0.00ns)   --->   "%mult_V_2641 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_281, i32 1, i32 12"   --->   Operation 2693 'partselect' 'mult_V_2641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2694 [1/1] (1.41ns)   --->   "%sub_ln1171_1000 = sub i11 %zext_ln1171_820, i11 %zext_ln1171_825"   --->   Operation 2694 'sub' 'sub_ln1171_1000' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln717_1516 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1000, i32 1, i32 10"   --->   Operation 2695 'partselect' 'trunc_ln717_1516' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln1171_612 = sext i10 %trunc_ln717_1516"   --->   Operation 2696 'sext' 'sext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2697 [1/1] (1.48ns)   --->   "%sub_ln1171_787 = sub i12 %sext_ln717_942, i12 %zext_ln1171_818"   --->   Operation 2697 'sub' 'sub_ln1171_787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln717_1517 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_787, i32 1, i32 11"   --->   Operation 2698 'partselect' 'trunc_ln717_1517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2699 [1/1] (1.30ns)   --->   "%sub_ln1171_788 = sub i9 0, i9 %zext_ln1171_819"   --->   Operation 2699 'sub' 'sub_ln1171_788' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln717_1518 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_788, i32 1, i32 8"   --->   Operation 2700 'partselect' 'trunc_ln717_1518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2701 [1/1] (1.54ns)   --->   "%sub_ln1171_789 = sub i13 %zext_ln1171_824, i13 %zext_ln717_1048"   --->   Operation 2701 'sub' 'sub_ln1171_789' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2702 [1/1] (0.00ns)   --->   "%trunc_ln717_1519 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_789, i32 1, i32 12"   --->   Operation 2702 'partselect' 'trunc_ln717_1519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2703 [1/1] (1.54ns)   --->   "%add_ln717_282 = add i13 %zext_ln717_1048, i13 %zext_ln1171_823"   --->   Operation 2703 'add' 'add_ln717_282' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2704 [1/1] (0.00ns)   --->   "%mult_V_2646 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_282, i32 1, i32 12"   --->   Operation 2704 'partselect' 'mult_V_2646' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2705 [1/1] (1.36ns)   --->   "%sub_ln1171_790 = sub i10 0, i10 %zext_ln1171_822"   --->   Operation 2705 'sub' 'sub_ln1171_790' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln717_1520 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_790, i32 1, i32 9"   --->   Operation 2706 'partselect' 'trunc_ln717_1520' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2707 [1/1] (1.54ns)   --->   "%sub_ln1171_791 = sub i13 %sext_ln1171_155, i13 %zext_ln1171_817"   --->   Operation 2707 'sub' 'sub_ln1171_791' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2708 [1/1] (0.00ns)   --->   "%trunc_ln717_1522 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_791, i32 1, i32 12"   --->   Operation 2708 'partselect' 'trunc_ln717_1522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2709 [1/1] (1.48ns)   --->   "%sub_ln717_378 = sub i12 %zext_ln1171_821, i12 %zext_ln1171_818"   --->   Operation 2709 'sub' 'sub_ln717_378' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2710 [1/1] (0.00ns)   --->   "%mult_V_2676 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_378, i32 1, i32 11"   --->   Operation 2710 'partselect' 'mult_V_2676' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2711 [1/1] (1.54ns)   --->   "%sub_ln1171_792 = sub i13 %zext_ln1171_823, i13 %zext_ln717_1048"   --->   Operation 2711 'sub' 'sub_ln1171_792' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln717_1525 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_792, i32 1, i32 12"   --->   Operation 2712 'partselect' 'trunc_ln717_1525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2713 [1/1] (1.41ns)   --->   "%sub_ln717_379 = sub i11 %zext_ln1171_825, i11 %zext_ln1171_820"   --->   Operation 2713 'sub' 'sub_ln717_379' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2714 [1/1] (0.00ns)   --->   "%mult_V_2686 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_379, i32 1, i32 10"   --->   Operation 2714 'partselect' 'mult_V_2686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2715 [1/1] (0.00ns)   --->   "%zext_ln1171_827 = zext i8 %p_read_208"   --->   Operation 2715 'zext' 'zext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln1171_829 = zext i8 %p_read_208"   --->   Operation 2716 'zext' 'zext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2717 [1/1] (0.00ns)   --->   "%shl_ln717_146 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_208, i4 0"   --->   Operation 2717 'bitconcatenate' 'shl_ln717_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln717_1057 = zext i12 %shl_ln717_146"   --->   Operation 2718 'zext' 'zext_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2719 [1/1] (1.54ns)   --->   "%add_ln717_283 = add i13 %zext_ln717_1057, i13 %zext_ln1171_828"   --->   Operation 2719 'add' 'add_ln717_283' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2720 [1/1] (0.00ns)   --->   "%mult_V_2690 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_283, i32 1, i32 12"   --->   Operation 2720 'partselect' 'mult_V_2690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2721 [1/1] (1.48ns)   --->   "%sub_ln1171_793 = sub i12 0, i12 %zext_ln1171_830"   --->   Operation 2721 'sub' 'sub_ln1171_793' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln717_953 = sext i12 %sub_ln1171_793"   --->   Operation 2722 'sext' 'sext_ln717_953' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln717_1527 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_793, i32 1, i32 11"   --->   Operation 2723 'partselect' 'trunc_ln717_1527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2724 [1/1] (0.00ns)   --->   "%zext_ln717_1059 = zext i9 %mult_V_2692"   --->   Operation 2724 'zext' 'zext_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln42_548 = zext i7 %mult_V_2693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2725 'zext' 'zext_ln42_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2726 [1/1] (1.54ns)   --->   "%sub_ln1171_794 = sub i13 %sext_ln717_953, i13 %zext_ln1171_828"   --->   Operation 2726 'sub' 'sub_ln1171_794' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2727 [1/1] (0.00ns)   --->   "%trunc_ln717_1528 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_794, i32 1, i32 12"   --->   Operation 2727 'partselect' 'trunc_ln717_1528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2728 [1/1] (0.00ns)   --->   "%mult_V_2727 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_208, i2 0"   --->   Operation 2728 'bitconcatenate' 'mult_V_2727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln1171_831 = zext i10 %mult_V_2727"   --->   Operation 2729 'zext' 'zext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2730 [1/1] (1.41ns)   --->   "%sub_ln1171_1001 = sub i11 %zext_ln1171_829, i11 %zext_ln1171_831"   --->   Operation 2730 'sub' 'sub_ln1171_1001' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2731 [1/1] (0.00ns)   --->   "%trunc_ln717_1529 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1001, i32 1, i32 10"   --->   Operation 2731 'partselect' 'trunc_ln717_1529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln717_1061 = zext i10 %mult_V_2727"   --->   Operation 2732 'zext' 'zext_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2733 [1/1] (1.41ns)   --->   "%sub_ln717_380 = sub i11 %zext_ln1171_831, i11 %zext_ln1171_829"   --->   Operation 2733 'sub' 'sub_ln717_380' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2734 [1/1] (0.00ns)   --->   "%mult_V_2700 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_380, i32 1, i32 10"   --->   Operation 2734 'partselect' 'mult_V_2700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2735 [1/1] (1.54ns)   --->   "%sub_ln717_381 = sub i13 %zext_ln717_1057, i13 %zext_ln717_1061"   --->   Operation 2735 'sub' 'sub_ln717_381' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2736 [1/1] (0.00ns)   --->   "%mult_V_2704 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_381, i32 1, i32 12"   --->   Operation 2736 'partselect' 'mult_V_2704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2737 [1/1] (1.41ns)   --->   "%sub_ln1171_795 = sub i11 0, i11 %zext_ln1171_831"   --->   Operation 2737 'sub' 'sub_ln1171_795' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln717_958 = sext i11 %sub_ln1171_795"   --->   Operation 2738 'sext' 'sext_ln717_958' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln717_1532 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_795, i32 1, i32 10"   --->   Operation 2739 'partselect' 'trunc_ln717_1532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln717_959 = sext i10 %trunc_ln717_1532"   --->   Operation 2740 'sext' 'sext_ln717_959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln42_552 = zext i11 %mult_V_2708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2741 'zext' 'zext_ln42_552' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln717_1064 = zext i11 %mult_V_2709"   --->   Operation 2742 'zext' 'zext_ln717_1064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln42_553 = zext i11 %mult_V_2709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2743 'zext' 'zext_ln42_553' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2744 [1/1] (1.30ns)   --->   "%sub_ln1171_796 = sub i9 0, i9 %zext_ln1171_827"   --->   Operation 2744 'sub' 'sub_ln1171_796' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln717_1533 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_796, i32 1, i32 8"   --->   Operation 2745 'partselect' 'trunc_ln717_1533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2746 [1/1] (1.48ns)   --->   "%sub_ln1171_1002 = sub i12 %zext_ln1171_826, i12 %zext_ln1171_830"   --->   Operation 2746 'sub' 'sub_ln1171_1002' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2747 [1/1] (0.00ns)   --->   "%trunc_ln717_1534 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1002, i32 1, i32 11"   --->   Operation 2747 'partselect' 'trunc_ln717_1534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln1171_832 = zext i9 %mult_V_2692"   --->   Operation 2748 'zext' 'zext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2749 [1/1] (1.54ns)   --->   "%sub_ln1171_797 = sub i13 %sext_ln717_953, i13 %zext_ln717_1059"   --->   Operation 2749 'sub' 'sub_ln1171_797' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln717_1535 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_797, i32 1, i32 12"   --->   Operation 2750 'partselect' 'trunc_ln717_1535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2751 [1/1] (1.48ns)   --->   "%sub_ln717_382 = sub i12 %zext_ln1171_830, i12 %zext_ln1171_826"   --->   Operation 2751 'sub' 'sub_ln717_382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2752 [1/1] (0.00ns)   --->   "%mult_V_2716 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_382, i32 1, i32 11"   --->   Operation 2752 'partselect' 'mult_V_2716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln717_961 = sext i11 %mult_V_2716"   --->   Operation 2753 'sext' 'sext_ln717_961' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln717_1065 = zext i14 %sext_ln717_961"   --->   Operation 2754 'zext' 'zext_ln717_1065' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2755 [1/1] (1.54ns)   --->   "%sub_ln717_383 = sub i13 %zext_ln717_1057, i13 %zext_ln1171_828"   --->   Operation 2755 'sub' 'sub_ln717_383' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2756 [1/1] (0.00ns)   --->   "%mult_V_2719 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_383, i32 1, i32 12"   --->   Operation 2756 'partselect' 'mult_V_2719' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln717_962 = sext i12 %mult_V_2719"   --->   Operation 2757 'sext' 'sext_ln717_962' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln717_1067 = zext i14 %sext_ln717_962"   --->   Operation 2758 'zext' 'zext_ln717_1067' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2759 [1/1] (1.54ns)   --->   "%sub_ln1171_798 = sub i13 %zext_ln717_1061, i13 %zext_ln717_1057"   --->   Operation 2759 'sub' 'sub_ln1171_798' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln717_1538 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_798, i32 1, i32 12"   --->   Operation 2760 'partselect' 'trunc_ln717_1538' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln717_963 = sext i12 %trunc_ln717_1538"   --->   Operation 2761 'sext' 'sext_ln717_963' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2762 [1/1] (1.54ns)   --->   "%sub_ln717_385 = sub i13 %zext_ln717_1057, i13 %zext_ln717_1059"   --->   Operation 2762 'sub' 'sub_ln717_385' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2763 [1/1] (0.00ns)   --->   "%mult_V_2740 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_385, i32 1, i32 12"   --->   Operation 2763 'partselect' 'mult_V_2740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2764 [1/1] (1.36ns)   --->   "%sub_ln1171_799 = sub i10 0, i10 %zext_ln1171_832"   --->   Operation 2764 'sub' 'sub_ln1171_799' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln717_1542 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_799, i32 1, i32 9"   --->   Operation 2765 'partselect' 'trunc_ln717_1542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2766 [1/1] (1.48ns)   --->   "%sub_ln1171_800 = sub i12 %sext_ln717_958, i12 %zext_ln1171_826"   --->   Operation 2766 'sub' 'sub_ln1171_800' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2767 [1/1] (0.00ns)   --->   "%trunc_ln717_1543 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_800, i32 1, i32 11"   --->   Operation 2767 'partselect' 'trunc_ln717_1543' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2768 [1/1] (1.54ns)   --->   "%add_ln717_285 = add i13 %zext_ln717_1057, i13 %zext_ln717_1061"   --->   Operation 2768 'add' 'add_ln717_285' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2769 [1/1] (0.00ns)   --->   "%mult_V_2750 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_285, i32 1, i32 12"   --->   Operation 2769 'partselect' 'mult_V_2750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln717_1071 = zext i12 %mult_V_2750"   --->   Operation 2770 'zext' 'zext_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2771 [1/1] (0.00ns)   --->   "%zext_ln1171_833 = zext i8 %p_read_207"   --->   Operation 2771 'zext' 'zext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln1171_835 = zext i8 %p_read_207"   --->   Operation 2772 'zext' 'zext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2773 [1/1] (1.41ns)   --->   "%sub_ln1171_801 = sub i11 0, i11 %zext_ln1171_837"   --->   Operation 2773 'sub' 'sub_ln1171_801' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i11 %sub_ln1171_801"   --->   Operation 2774 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2775 [1/1] (1.48ns)   --->   "%sub_ln1171_802 = sub i12 %sext_ln1171_156, i12 %zext_ln1171_836"   --->   Operation 2775 'sub' 'sub_ln1171_802' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2776 [1/1] (0.00ns)   --->   "%trunc_ln717_1544 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_802, i32 1, i32 11"   --->   Operation 2776 'partselect' 'trunc_ln717_1544' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2777 [1/1] (1.54ns)   --->   "%sub_ln1171_803 = sub i13 0, i13 %zext_ln1171_838"   --->   Operation 2777 'sub' 'sub_ln1171_803' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i13 %sub_ln1171_803"   --->   Operation 2778 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2779 [1/1] (1.53ns)   --->   "%sub_ln1171_804 = sub i14 %sext_ln1171_157, i14 %zext_ln1171_835"   --->   Operation 2779 'sub' 'sub_ln1171_804' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2780 [1/1] (0.00ns)   --->   "%trunc_ln717_1545 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_804, i32 1, i32 13"   --->   Operation 2780 'partselect' 'trunc_ln717_1545' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln717_1072 = zext i8 %p_read_207"   --->   Operation 2781 'zext' 'zext_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln42_556 = zext i7 %mult_V_2757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2782 'zext' 'zext_ln42_556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln42_557 = zext i7 %mult_V_2757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2783 'zext' 'zext_ln42_557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln42_558 = zext i7 %mult_V_2757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2784 'zext' 'zext_ln42_558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2785 [1/1] (0.00ns)   --->   "%mult_V_2761 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_207, i3 0"   --->   Operation 2785 'bitconcatenate' 'mult_V_2761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln717_1075 = zext i11 %mult_V_2761"   --->   Operation 2786 'zext' 'zext_ln717_1075' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2787 [1/1] (1.48ns)   --->   "%add_ln717_286 = add i12 %zext_ln717_1075, i12 %zext_ln1171_836"   --->   Operation 2787 'add' 'add_ln717_286' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2788 [1/1] (0.00ns)   --->   "%mult_V_2758 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_286, i32 1, i32 11"   --->   Operation 2788 'partselect' 'mult_V_2758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2789 [1/1] (0.00ns)   --->   "%mult_V_2771 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_207, i1 0"   --->   Operation 2789 'bitconcatenate' 'mult_V_2771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2790 [1/1] (0.00ns)   --->   "%zext_ln717_1077 = zext i9 %mult_V_2771"   --->   Operation 2790 'zext' 'zext_ln717_1077' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln717_1078 = zext i9 %mult_V_2771"   --->   Operation 2791 'zext' 'zext_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2792 [1/1] (1.48ns)   --->   "%add_ln717_287 = add i12 %zext_ln717_1075, i12 %zext_ln717_1078"   --->   Operation 2792 'add' 'add_ln717_287' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2793 [1/1] (0.00ns)   --->   "%mult_V_2759 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_287, i32 1, i32 11"   --->   Operation 2793 'partselect' 'mult_V_2759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln42_561 = zext i11 %mult_V_2761" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2794 'zext' 'zext_ln42_561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2795 [1/1] (1.41ns)   --->   "%sub_ln717_387 = sub i11 %zext_ln1171_837, i11 %zext_ln1171_834"   --->   Operation 2795 'sub' 'sub_ln717_387' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln717_1547 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_387, i32 1, i32 10"   --->   Operation 2796 'partselect' 'trunc_ln717_1547' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln42_562 = zext i9 %mult_V_2771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2797 'zext' 'zext_ln42_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln717_1080 = zext i12 %mult_V_2772"   --->   Operation 2798 'zext' 'zext_ln717_1080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln717_1548 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_801, i32 1, i32 10"   --->   Operation 2799 'partselect' 'trunc_ln717_1548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln717_969 = sext i10 %trunc_ln717_1548"   --->   Operation 2800 'sext' 'sext_ln717_969' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2801 [1/1] (1.48ns)   --->   "%sub_ln717_388 = sub i12 %zext_ln717_1075, i12 %zext_ln1171_836"   --->   Operation 2801 'sub' 'sub_ln717_388' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2802 [1/1] (0.00ns)   --->   "%mult_V_2774 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_388, i32 1, i32 11"   --->   Operation 2802 'partselect' 'mult_V_2774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln717_972 = sext i11 %mult_V_2774"   --->   Operation 2803 'sext' 'sext_ln717_972' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln717_1081 = zext i14 %sext_ln717_972"   --->   Operation 2804 'zext' 'zext_ln717_1081' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln717_1082 = zext i11 %mult_V_2775"   --->   Operation 2805 'zext' 'zext_ln717_1082' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln717_1083 = zext i10 %mult_V_2777"   --->   Operation 2806 'zext' 'zext_ln717_1083' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln42_563 = zext i10 %mult_V_2777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2807 'zext' 'zext_ln42_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2808 [1/1] (1.54ns)   --->   "%sub_ln717_389 = sub i13 %zext_ln1171_838, i13 %zext_ln717_1077"   --->   Operation 2808 'sub' 'sub_ln717_389' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2809 [1/1] (0.00ns)   --->   "%mult_V_2779 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_389, i32 1, i32 12"   --->   Operation 2809 'partselect' 'mult_V_2779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln717_973 = sext i12 %mult_V_2779"   --->   Operation 2810 'sext' 'sext_ln717_973' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln717_1084 = zext i14 %sext_ln717_973"   --->   Operation 2811 'zext' 'zext_ln717_1084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2812 [1/1] (1.48ns)   --->   "%sub_ln1171_805 = sub i12 0, i12 %zext_ln717_1075"   --->   Operation 2812 'sub' 'sub_ln1171_805' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i12 %sub_ln1171_805"   --->   Operation 2813 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln1171_839 = zext i9 %mult_V_2771"   --->   Operation 2814 'zext' 'zext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2815 [1/1] (1.54ns)   --->   "%sub_ln1171_806 = sub i13 %sext_ln1171_158, i13 %zext_ln717_1077"   --->   Operation 2815 'sub' 'sub_ln1171_806' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln717_1551 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_806, i32 1, i32 12"   --->   Operation 2816 'partselect' 'trunc_ln717_1551' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2817 [1/1] (1.48ns)   --->   "%sub_ln1171_1003 = sub i12 %zext_ln1171_836, i12 %zext_ln717_1075"   --->   Operation 2817 'sub' 'sub_ln1171_1003' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln717_1552 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1003, i32 1, i32 11"   --->   Operation 2818 'partselect' 'trunc_ln717_1552' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2819 [1/1] (1.41ns)   --->   "%sub_ln1171_1004 = sub i11 %zext_ln1171_834, i11 %zext_ln1171_837"   --->   Operation 2819 'sub' 'sub_ln1171_1004' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2820 [1/1] (0.00ns)   --->   "%trunc_ln717_1553 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1004, i32 1, i32 10"   --->   Operation 2820 'partselect' 'trunc_ln717_1553' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln42_564 = zext i11 %mult_V_2791" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2821 'zext' 'zext_ln42_564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2822 [1/1] (1.30ns)   --->   "%sub_ln1171_807 = sub i9 0, i9 %zext_ln1171_833"   --->   Operation 2822 'sub' 'sub_ln1171_807' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln717_1554 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_807, i32 1, i32 8"   --->   Operation 2823 'partselect' 'trunc_ln717_1554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln42_289 = sext i8 %trunc_ln717_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2824 'sext' 'sext_ln42_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2825 [1/1] (1.48ns)   --->   "%sub_ln1171_808 = sub i12 %zext_ln717_1078, i12 %zext_ln717_1075"   --->   Operation 2825 'sub' 'sub_ln1171_808' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln717_1555 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_808, i32 1, i32 11"   --->   Operation 2826 'partselect' 'trunc_ln717_1555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2827 [1/1] (1.54ns)   --->   "%add_ln717_290 = add i13 %zext_ln1171_838, i13 %zext_ln717_1072"   --->   Operation 2827 'add' 'add_ln717_290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2828 [1/1] (0.00ns)   --->   "%mult_V_2801 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_290, i32 1, i32 12"   --->   Operation 2828 'partselect' 'mult_V_2801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2829 [1/1] (1.36ns)   --->   "%sub_ln1171_809 = sub i10 0, i10 %zext_ln1171_839"   --->   Operation 2829 'sub' 'sub_ln1171_809' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2830 [1/1] (0.00ns)   --->   "%trunc_ln717_1556 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_809, i32 1, i32 9"   --->   Operation 2830 'partselect' 'trunc_ln717_1556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln1171_841 = zext i8 %p_read_206"   --->   Operation 2831 'zext' 'zext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln1171_842 = zext i8 %p_read_206"   --->   Operation 2832 'zext' 'zext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln1171_844 = zext i8 %p_read_206"   --->   Operation 2833 'zext' 'zext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln1171_845 = zext i8 %p_read_206"   --->   Operation 2834 'zext' 'zext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2835 [1/1] (0.00ns)   --->   "%mult_V_2853 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_206, i2 0"   --->   Operation 2835 'bitconcatenate' 'mult_V_2853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln1171_846 = zext i10 %mult_V_2853"   --->   Operation 2836 'zext' 'zext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2837 [1/1] (1.41ns)   --->   "%sub_ln1171_1005 = sub i11 %zext_ln1171_845, i11 %zext_ln1171_846"   --->   Operation 2837 'sub' 'sub_ln1171_1005' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2838 [1/1] (0.00ns)   --->   "%trunc_ln717_1557 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1005, i32 1, i32 10"   --->   Operation 2838 'partselect' 'trunc_ln717_1557' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln717_975 = sext i10 %trunc_ln717_1557"   --->   Operation 2839 'sext' 'sext_ln717_975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln717_976 = sext i10 %trunc_ln717_1557"   --->   Operation 2840 'sext' 'sext_ln717_976' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2841 [1/1] (0.00ns)   --->   "%mult_V_2820 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_206, i1 0"   --->   Operation 2841 'bitconcatenate' 'mult_V_2820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln717_1086 = zext i9 %mult_V_2820"   --->   Operation 2842 'zext' 'zext_ln717_1086' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2843 [1/1] (0.00ns)   --->   "%zext_ln42_566 = zext i9 %mult_V_2820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2843 'zext' 'zext_ln42_566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln1171_847 = zext i10 %mult_V_2853"   --->   Operation 2844 'zext' 'zext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2845 [1/1] (1.41ns)   --->   "%sub_ln1171_810 = sub i11 0, i11 %zext_ln1171_846"   --->   Operation 2845 'sub' 'sub_ln1171_810' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln717_977 = sext i11 %sub_ln1171_810"   --->   Operation 2846 'sext' 'sext_ln717_977' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2847 [1/1] (0.00ns)   --->   "%trunc_ln717_1558 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_810, i32 1, i32 10"   --->   Operation 2847 'partselect' 'trunc_ln717_1558' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2848 [1/1] (1.48ns)   --->   "%sub_ln1171_811 = sub i12 %sext_ln717_977, i12 %zext_ln1171_843"   --->   Operation 2848 'sub' 'sub_ln1171_811' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln717_1559 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_811, i32 1, i32 11"   --->   Operation 2849 'partselect' 'trunc_ln717_1559' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2850 [1/1] (0.00ns)   --->   "%shl_ln1171_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_206, i3 0"   --->   Operation 2850 'bitconcatenate' 'shl_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln1171_848 = zext i11 %shl_ln1171_113"   --->   Operation 2851 'zext' 'zext_ln1171_848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2852 [1/1] (1.48ns)   --->   "%sub_ln1171_812 = sub i12 0, i12 %zext_ln1171_848"   --->   Operation 2852 'sub' 'sub_ln1171_812' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i12 %sub_ln1171_812"   --->   Operation 2853 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2854 [1/1] (0.00ns)   --->   "%zext_ln1171_849 = zext i9 %mult_V_2820"   --->   Operation 2854 'zext' 'zext_ln1171_849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln1171_850 = zext i9 %mult_V_2820"   --->   Operation 2855 'zext' 'zext_ln1171_850' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln1171_851 = zext i9 %mult_V_2820"   --->   Operation 2856 'zext' 'zext_ln1171_851' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2857 [1/1] (1.54ns)   --->   "%sub_ln1171_813 = sub i13 %sext_ln1171_159, i13 %zext_ln1171_851"   --->   Operation 2857 'sub' 'sub_ln1171_813' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2858 [1/1] (0.00ns)   --->   "%trunc_ln717_1560 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_813, i32 1, i32 12"   --->   Operation 2858 'partselect' 'trunc_ln717_1560' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2859 [1/1] (1.41ns)   --->   "%add_ln717_291 = add i11 %zext_ln1171_846, i11 %zext_ln1171_845"   --->   Operation 2859 'add' 'add_ln717_291' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2860 [1/1] (0.00ns)   --->   "%mult_V_2828 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_291, i32 1, i32 10"   --->   Operation 2860 'partselect' 'mult_V_2828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2861 [1/1] (1.36ns)   --->   "%sub_ln1171_814 = sub i10 0, i10 %zext_ln1171_850"   --->   Operation 2861 'sub' 'sub_ln1171_814' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2862 [1/1] (0.00ns)   --->   "%trunc_ln717_1561 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_814, i32 1, i32 9"   --->   Operation 2862 'partselect' 'trunc_ln717_1561' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2863 [1/1] (1.48ns)   --->   "%add_ln717_292 = add i12 %zext_ln1171_848, i12 %zext_ln1171_843"   --->   Operation 2863 'add' 'add_ln717_292' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2864 [1/1] (0.00ns)   --->   "%trunc_ln42_91 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_292, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2864 'partselect' 'trunc_ln42_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln717_1088 = zext i12 %mult_V_2834"   --->   Operation 2865 'zext' 'zext_ln717_1088' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2866 [1/1] (0.00ns)   --->   "%zext_ln717_1089 = zext i11 %mult_V_2835"   --->   Operation 2866 'zext' 'zext_ln717_1089' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2867 [1/1] (0.00ns)   --->   "%zext_ln42_570 = zext i11 %mult_V_2835" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2867 'zext' 'zext_ln42_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln717_1562 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_812, i32 1, i32 11"   --->   Operation 2868 'partselect' 'trunc_ln717_1562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2869 [1/1] (1.54ns)   --->   "%sub_ln717_390 = sub i13 %zext_ln717_1087, i13 %zext_ln1171_847"   --->   Operation 2869 'sub' 'sub_ln717_390' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2870 [1/1] (0.00ns)   --->   "%mult_V_2838 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_390, i32 1, i32 12"   --->   Operation 2870 'partselect' 'mult_V_2838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln717_979 = sext i12 %mult_V_2838"   --->   Operation 2871 'sext' 'sext_ln717_979' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln717_1090 = zext i14 %sext_ln717_979"   --->   Operation 2872 'zext' 'zext_ln717_1090' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2873 [1/1] (1.48ns)   --->   "%sub_ln717_391 = sub i12 %zext_ln1171_848, i12 %zext_ln717_1086"   --->   Operation 2873 'sub' 'sub_ln717_391' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2874 [1/1] (0.00ns)   --->   "%mult_V_2844 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_391, i32 1, i32 11"   --->   Operation 2874 'partselect' 'mult_V_2844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln717_980 = sext i11 %mult_V_2844"   --->   Operation 2875 'sext' 'sext_ln717_980' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln717_1092 = zext i14 %sext_ln717_980"   --->   Operation 2876 'zext' 'zext_ln717_1092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2877 [1/1] (1.54ns)   --->   "%sub_ln1171_815 = sub i13 0, i13 %zext_ln717_1087"   --->   Operation 2877 'sub' 'sub_ln1171_815' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i13 %sub_ln1171_815"   --->   Operation 2878 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2879 [1/1] (1.53ns)   --->   "%sub_ln1171_816 = sub i14 %sext_ln1171_160, i14 %zext_ln1171_841"   --->   Operation 2879 'sub' 'sub_ln1171_816' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2880 [1/1] (0.00ns)   --->   "%trunc_ln717_1565 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_816, i32 1, i32 13"   --->   Operation 2880 'partselect' 'trunc_ln717_1565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2881 [1/1] (1.54ns)   --->   "%sub_ln1171_817 = sub i13 %zext_ln1171_847, i13 %zext_ln717_1087"   --->   Operation 2881 'sub' 'sub_ln1171_817' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln717_1566 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_817, i32 1, i32 12"   --->   Operation 2882 'partselect' 'trunc_ln717_1566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2883 [1/1] (1.41ns)   --->   "%sub_ln717_392 = sub i11 %zext_ln1171_846, i11 %zext_ln1171_845"   --->   Operation 2883 'sub' 'sub_ln717_392' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2884 [1/1] (0.00ns)   --->   "%mult_V_2849 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_392, i32 1, i32 10"   --->   Operation 2884 'partselect' 'mult_V_2849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln42_571 = zext i10 %mult_V_2853" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2885 'zext' 'zext_ln42_571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2886 [1/1] (1.54ns)   --->   "%sub_ln1171_818 = sub i13 %sext_ln1171_159, i13 %zext_ln1171_840"   --->   Operation 2886 'sub' 'sub_ln1171_818' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln717_1568 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_818, i32 1, i32 12"   --->   Operation 2887 'partselect' 'trunc_ln717_1568' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2888 [1/1] (1.30ns)   --->   "%sub_ln1171_819 = sub i9 0, i9 %zext_ln1171_842"   --->   Operation 2888 'sub' 'sub_ln1171_819' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln717_1570 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_819, i32 1, i32 8"   --->   Operation 2889 'partselect' 'trunc_ln717_1570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2890 [1/1] (1.54ns)   --->   "%sub_ln1171_820 = sub i13 %zext_ln1171_851, i13 %zext_ln717_1087"   --->   Operation 2890 'sub' 'sub_ln1171_820' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln717_1571 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_820, i32 1, i32 12"   --->   Operation 2891 'partselect' 'trunc_ln717_1571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln1171_626 = sext i12 %trunc_ln717_1571"   --->   Operation 2892 'sext' 'sext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2893 [1/1] (1.53ns)   --->   "%sub_ln1171_821 = sub i14 %sext_ln1171_160, i14 %zext_ln1171_849"   --->   Operation 2893 'sub' 'sub_ln1171_821' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln717_1572 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_821, i32 1, i32 13"   --->   Operation 2894 'partselect' 'trunc_ln717_1572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln717_1094 = zext i11 %mult_V_2868"   --->   Operation 2895 'zext' 'zext_ln717_1094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln1171_853 = zext i8 %p_read_205"   --->   Operation 2896 'zext' 'zext_ln1171_853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln1171_855 = zext i8 %p_read_205"   --->   Operation 2897 'zext' 'zext_ln1171_855' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2898 [1/1] (1.30ns)   --->   "%sub_ln1171_822 = sub i9 0, i9 %zext_ln1171_855"   --->   Operation 2898 'sub' 'sub_ln1171_822' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2899 [1/1] (0.00ns)   --->   "%trunc_ln717_1573 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_822, i32 1, i32 8"   --->   Operation 2899 'partselect' 'trunc_ln717_1573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln42_299 = sext i8 %trunc_ln717_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2900 'sext' 'sext_ln42_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2901 [1/1] (0.00ns)   --->   "%shl_ln717_148 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_205, i3 0"   --->   Operation 2901 'bitconcatenate' 'shl_ln717_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln717_1095 = zext i11 %shl_ln717_148"   --->   Operation 2902 'zext' 'zext_ln717_1095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2903 [1/1] (1.48ns)   --->   "%add_ln717_294 = add i12 %zext_ln717_1095, i12 %zext_ln1171_854"   --->   Operation 2903 'add' 'add_ln717_294' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2904 [1/1] (0.00ns)   --->   "%mult_V_2883 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_294, i32 1, i32 11"   --->   Operation 2904 'partselect' 'mult_V_2883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln717_1096 = zext i11 %mult_V_2883"   --->   Operation 2905 'zext' 'zext_ln717_1096' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2906 [1/1] (0.00ns)   --->   "%mult_V_2884 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_205, i1 0"   --->   Operation 2906 'bitconcatenate' 'mult_V_2884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln717_1097 = zext i9 %mult_V_2884"   --->   Operation 2907 'zext' 'zext_ln717_1097' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln717_1098 = zext i9 %mult_V_2884"   --->   Operation 2908 'zext' 'zext_ln717_1098' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln42_572 = zext i9 %mult_V_2884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2909 'zext' 'zext_ln42_572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_2901 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_205, i2 0"   --->   Operation 2910 'bitconcatenate' 'mult_V_2901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln1171_856 = zext i10 %mult_V_2901"   --->   Operation 2911 'zext' 'zext_ln1171_856' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln1171_857 = zext i10 %mult_V_2901"   --->   Operation 2912 'zext' 'zext_ln1171_857' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2913 [1/1] (1.41ns)   --->   "%sub_ln1171_823 = sub i11 0, i11 %zext_ln1171_857"   --->   Operation 2913 'sub' 'sub_ln1171_823' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i11 %sub_ln1171_823"   --->   Operation 2914 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2915 [1/1] (1.48ns)   --->   "%sub_ln1171_824 = sub i12 %sext_ln1171_161, i12 %zext_ln1171_854"   --->   Operation 2915 'sub' 'sub_ln1171_824' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2916 [1/1] (0.00ns)   --->   "%trunc_ln717_1574 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_824, i32 1, i32 11"   --->   Operation 2916 'partselect' 'trunc_ln717_1574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2917 [1/1] (1.41ns)   --->   "%add_ln717_295 = add i11 %zext_ln1171_857, i11 %zext_ln1171_853"   --->   Operation 2917 'add' 'add_ln717_295' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2918 [1/1] (0.00ns)   --->   "%mult_V_2886 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_295, i32 1, i32 10"   --->   Operation 2918 'partselect' 'mult_V_2886' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2919 [1/1] (1.48ns)   --->   "%add_ln717_296 = add i12 %zext_ln717_1095, i12 %zext_ln717_1098"   --->   Operation 2919 'add' 'add_ln717_296' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2920 [1/1] (0.00ns)   --->   "%mult_V_2887 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_296, i32 1, i32 11"   --->   Operation 2920 'partselect' 'mult_V_2887' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln717_1100 = zext i11 %mult_V_2887"   --->   Operation 2921 'zext' 'zext_ln717_1100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2922 [1/1] (1.48ns)   --->   "%sub_ln1171_1006 = sub i12 %zext_ln1171_854, i12 %zext_ln717_1095"   --->   Operation 2922 'sub' 'sub_ln1171_1006' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2923 [1/1] (0.00ns)   --->   "%trunc_ln717_1575 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1006, i32 1, i32 11"   --->   Operation 2923 'partselect' 'trunc_ln717_1575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln717_1101 = zext i11 %mult_V_2891"   --->   Operation 2924 'zext' 'zext_ln717_1101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln42_576 = zext i11 %mult_V_2891" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2925 'zext' 'zext_ln42_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln42_577 = zext i11 %mult_V_2891" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2926 'zext' 'zext_ln42_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2927 [1/1] (0.00ns)   --->   "%shl_ln717_149 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_205, i4 0"   --->   Operation 2927 'bitconcatenate' 'shl_ln717_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln717_1102 = zext i12 %shl_ln717_149"   --->   Operation 2928 'zext' 'zext_ln717_1102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2929 [1/1] (1.54ns)   --->   "%sub_ln717_393 = sub i13 %zext_ln717_1102, i13 %zext_ln1171_856"   --->   Operation 2929 'sub' 'sub_ln717_393' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2930 [1/1] (0.00ns)   --->   "%mult_V_2893 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_393, i32 1, i32 12"   --->   Operation 2930 'partselect' 'mult_V_2893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2931 [1/1] (0.00ns)   --->   "%sext_ln717_988 = sext i12 %mult_V_2893"   --->   Operation 2931 'sext' 'sext_ln717_988' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln717_1103 = zext i14 %sext_ln717_988"   --->   Operation 2932 'zext' 'zext_ln717_1103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2933 [1/1] (1.54ns)   --->   "%add_ln717_297 = add i13 %zext_ln717_1102, i13 %zext_ln1171_852"   --->   Operation 2933 'add' 'add_ln717_297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2934 [1/1] (0.00ns)   --->   "%mult_V_2895 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_297, i32 1, i32 12"   --->   Operation 2934 'partselect' 'mult_V_2895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2935 [1/1] (0.00ns)   --->   "%zext_ln42_580 = zext i7 %mult_V_2896" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2935 'zext' 'zext_ln42_580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2936 [1/1] (1.48ns)   --->   "%sub_ln1171_825 = sub i12 0, i12 %zext_ln717_1095"   --->   Operation 2936 'sub' 'sub_ln1171_825' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i12 %sub_ln1171_825"   --->   Operation 2937 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2938 [1/1] (1.54ns)   --->   "%sub_ln1171_826 = sub i13 %sext_ln1171_162, i13 %zext_ln1171_852"   --->   Operation 2938 'sub' 'sub_ln1171_826' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2939 [1/1] (0.00ns)   --->   "%trunc_ln717_1577 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_826, i32 1, i32 12"   --->   Operation 2939 'partselect' 'trunc_ln717_1577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln717_1104 = zext i12 %mult_V_2900"   --->   Operation 2940 'zext' 'zext_ln717_1104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln42_581 = zext i10 %mult_V_2901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2941 'zext' 'zext_ln42_581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln42_582 = zext i10 %mult_V_2901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2942 'zext' 'zext_ln42_582' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2943 [1/1] (1.48ns)   --->   "%sub_ln717_394 = sub i12 %zext_ln717_1095, i12 %zext_ln1171_854"   --->   Operation 2943 'sub' 'sub_ln717_394' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2944 [1/1] (0.00ns)   --->   "%mult_V_2909 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_394, i32 1, i32 11"   --->   Operation 2944 'partselect' 'mult_V_2909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln717_991 = sext i11 %mult_V_2909"   --->   Operation 2945 'sext' 'sext_ln717_991' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln717_1106 = zext i14 %sext_ln717_991"   --->   Operation 2946 'zext' 'zext_ln717_1106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln1171_858 = zext i9 %mult_V_2884"   --->   Operation 2947 'zext' 'zext_ln1171_858' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2948 [1/1] (1.48ns)   --->   "%sub_ln1171_827 = sub i12 %zext_ln717_1098, i12 %zext_ln717_1095"   --->   Operation 2948 'sub' 'sub_ln1171_827' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln717_1580 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_827, i32 1, i32 11"   --->   Operation 2949 'partselect' 'trunc_ln717_1580' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2950 [1/1] (1.41ns)   --->   "%sub_ln717_395 = sub i11 %zext_ln1171_857, i11 %zext_ln1171_853"   --->   Operation 2950 'sub' 'sub_ln717_395' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_2924 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_395, i32 1, i32 10"   --->   Operation 2951 'partselect' 'mult_V_2924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2952 [1/1] (1.48ns)   --->   "%sub_ln717_396 = sub i12 %zext_ln717_1095, i12 %zext_ln717_1098"   --->   Operation 2952 'sub' 'sub_ln717_396' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2953 [1/1] (0.00ns)   --->   "%mult_V_2930 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_396, i32 1, i32 11"   --->   Operation 2953 'partselect' 'mult_V_2930' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln717_993 = sext i11 %mult_V_2930"   --->   Operation 2954 'sext' 'sext_ln717_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2955 [1/1] (0.00ns)   --->   "%zext_ln717_1108 = zext i14 %sext_ln717_993"   --->   Operation 2955 'zext' 'zext_ln717_1108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2956 [1/1] (1.41ns)   --->   "%sub_ln1171_1007 = sub i11 %zext_ln1171_853, i11 %zext_ln1171_857"   --->   Operation 2956 'sub' 'sub_ln1171_1007' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2957 [1/1] (0.00ns)   --->   "%trunc_ln717_1583 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1007, i32 1, i32 10"   --->   Operation 2957 'partselect' 'trunc_ln717_1583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2958 [1/1] (1.54ns)   --->   "%sub_ln1171_828 = sub i13 %zext_ln1171_856, i13 %zext_ln717_1102"   --->   Operation 2958 'sub' 'sub_ln1171_828' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2959 [1/1] (0.00ns)   --->   "%trunc_ln717_1584 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_828, i32 1, i32 12"   --->   Operation 2959 'partselect' 'trunc_ln717_1584' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2960 [1/1] (0.00ns)   --->   "%trunc_ln717_1585 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_825, i32 1, i32 11"   --->   Operation 2960 'partselect' 'trunc_ln717_1585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2961 [1/1] (1.54ns)   --->   "%sub_ln717_397 = sub i13 %zext_ln717_1102, i13 %zext_ln717_1097"   --->   Operation 2961 'sub' 'sub_ln717_397' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2962 [1/1] (0.00ns)   --->   "%mult_V_2939 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_397, i32 1, i32 12"   --->   Operation 2962 'partselect' 'mult_V_2939' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln717_995 = sext i12 %mult_V_2939"   --->   Operation 2963 'sext' 'sext_ln717_995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln717_1109 = zext i14 %sext_ln717_995"   --->   Operation 2964 'zext' 'zext_ln717_1109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2965 [1/1] (1.36ns)   --->   "%sub_ln1171_829 = sub i10 0, i10 %zext_ln1171_858"   --->   Operation 2965 'sub' 'sub_ln1171_829' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2966 [1/1] (0.00ns)   --->   "%trunc_ln717_1587 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_829, i32 1, i32 9"   --->   Operation 2966 'partselect' 'trunc_ln717_1587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln1171_627 = sext i9 %trunc_ln717_1587"   --->   Operation 2967 'sext' 'sext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln1171_862 = zext i8 %p_read_204"   --->   Operation 2968 'zext' 'zext_ln1171_862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln1171_863 = zext i8 %p_read_204"   --->   Operation 2969 'zext' 'zext_ln1171_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2970 [1/1] (0.00ns)   --->   "%mult_V_2946 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_204, i3 0"   --->   Operation 2970 'bitconcatenate' 'mult_V_2946' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln1171_864 = zext i11 %mult_V_2946"   --->   Operation 2971 'zext' 'zext_ln1171_864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2972 [1/1] (1.48ns)   --->   "%sub_ln1171_830 = sub i12 0, i12 %zext_ln1171_864"   --->   Operation 2972 'sub' 'sub_ln1171_830' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i12 %sub_ln1171_830"   --->   Operation 2973 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2974 [1/1] (0.00ns)   --->   "%mult_V_2981 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_204, i1 0"   --->   Operation 2974 'bitconcatenate' 'mult_V_2981' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln1171_866 = zext i9 %mult_V_2981"   --->   Operation 2975 'zext' 'zext_ln1171_866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln1171_867 = zext i9 %mult_V_2981"   --->   Operation 2976 'zext' 'zext_ln1171_867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln1171_868 = zext i9 %mult_V_2981"   --->   Operation 2977 'zext' 'zext_ln1171_868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2978 [1/1] (1.54ns)   --->   "%sub_ln1171_831 = sub i13 %sext_ln1171_163, i13 %zext_ln1171_868"   --->   Operation 2978 'sub' 'sub_ln1171_831' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln717_1588 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_831, i32 1, i32 12"   --->   Operation 2979 'partselect' 'trunc_ln717_1588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2980 [1/1] (1.48ns)   --->   "%add_ln717_298 = add i12 %zext_ln1171_864, i12 %zext_ln1171_860"   --->   Operation 2980 'add' 'add_ln717_298' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2981 [1/1] (0.00ns)   --->   "%mult_V_2950 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_298, i32 1, i32 11"   --->   Operation 2981 'partselect' 'mult_V_2950' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2982 [1/1] (1.48ns)   --->   "%sub_ln717_398 = sub i12 %zext_ln1171_864, i12 %zext_ln1171_860"   --->   Operation 2982 'sub' 'sub_ln717_398' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2983 [1/1] (0.00ns)   --->   "%mult_V_2951 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_398, i32 1, i32 11"   --->   Operation 2983 'partselect' 'mult_V_2951' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln717_1112 = zext i11 %mult_V_2953"   --->   Operation 2984 'zext' 'zext_ln717_1112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2985 [1/1] (0.00ns)   --->   "%mult_V_2960 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_204, i2 0"   --->   Operation 2985 'bitconcatenate' 'mult_V_2960' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln1171_869 = zext i10 %mult_V_2960"   --->   Operation 2986 'zext' 'zext_ln1171_869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln1171_871 = zext i10 %mult_V_2960"   --->   Operation 2987 'zext' 'zext_ln1171_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2988 [1/1] (1.41ns)   --->   "%sub_ln1171_832 = sub i11 0, i11 %zext_ln1171_871"   --->   Operation 2988 'sub' 'sub_ln1171_832' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln717_1591 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_832, i32 1, i32 10"   --->   Operation 2989 'partselect' 'trunc_ln717_1591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2990 [1/1] (0.00ns)   --->   "%shl_ln1171_114 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_204, i4 0"   --->   Operation 2990 'bitconcatenate' 'shl_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln1171_872 = zext i12 %shl_ln1171_114"   --->   Operation 2991 'zext' 'zext_ln1171_872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2992 [1/1] (1.54ns)   --->   "%sub_ln1171_833 = sub i13 %zext_ln1171_868, i13 %zext_ln1171_872"   --->   Operation 2992 'sub' 'sub_ln1171_833' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2993 [1/1] (0.00ns)   --->   "%trunc_ln717_1592 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_833, i32 1, i32 12"   --->   Operation 2993 'partselect' 'trunc_ln717_1592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2994 [1/1] (1.41ns)   --->   "%add_ln717_299 = add i11 %zext_ln1171_871, i11 %zext_ln1171_863"   --->   Operation 2994 'add' 'add_ln717_299' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2995 [1/1] (0.00ns)   --->   "%mult_V_2961 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_299, i32 1, i32 10"   --->   Operation 2995 'partselect' 'mult_V_2961' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2996 [1/1] (1.48ns)   --->   "%sub_ln1171_834 = sub i12 %zext_ln1171_867, i12 %zext_ln1171_864"   --->   Operation 2996 'sub' 'sub_ln1171_834' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2997 [1/1] (0.00ns)   --->   "%trunc_ln717_1593 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_834, i32 1, i32 11"   --->   Operation 2997 'partselect' 'trunc_ln717_1593' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2998 [1/1] (1.54ns)   --->   "%sub_ln717_399 = sub i13 %zext_ln1171_872, i13 %zext_ln1171_859"   --->   Operation 2998 'sub' 'sub_ln717_399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2999 [1/1] (0.00ns)   --->   "%mult_V_2965 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_399, i32 1, i32 12"   --->   Operation 2999 'partselect' 'mult_V_2965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln717_1000 = sext i12 %mult_V_2965"   --->   Operation 3000 'sext' 'sext_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln717_1116 = zext i14 %sext_ln717_1000"   --->   Operation 3001 'zext' 'zext_ln717_1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3002 [1/1] (1.36ns)   --->   "%sub_ln1171_835 = sub i10 0, i10 %zext_ln1171_866"   --->   Operation 3002 'sub' 'sub_ln1171_835' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%trunc_ln717_1595 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_835, i32 1, i32 9"   --->   Operation 3003 'partselect' 'trunc_ln717_1595' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (1.54ns)   --->   "%add_ln717_300 = add i13 %zext_ln1171_872, i13 %zext_ln1171_868"   --->   Operation 3004 'add' 'add_ln717_300' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3005 [1/1] (0.00ns)   --->   "%trunc_ln42_92 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_300, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3005 'partselect' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (1.54ns)   --->   "%sub_ln1171_836 = sub i13 0, i13 %zext_ln1171_872"   --->   Operation 3006 'sub' 'sub_ln1171_836' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3007 [1/1] (1.30ns)   --->   "%sub_ln1171_838 = sub i9 0, i9 %zext_ln1171_862"   --->   Operation 3007 'sub' 'sub_ln1171_838' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln717_1597 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_838, i32 1, i32 8"   --->   Operation 3008 'partselect' 'trunc_ln717_1597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3009 [1/1] (1.41ns)   --->   "%sub_ln1171_1008 = sub i11 %zext_ln1171_863, i11 %zext_ln1171_871"   --->   Operation 3009 'sub' 'sub_ln1171_1008' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln717_1598 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1008, i32 1, i32 10"   --->   Operation 3010 'partselect' 'trunc_ln717_1598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln42_306 = sext i10 %trunc_ln717_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3011 'sext' 'sext_ln42_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln42_307 = sext i10 %trunc_ln717_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3012 'sext' 'sext_ln42_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3013 [1/1] (1.54ns)   --->   "%sub_ln1171_839 = sub i13 %zext_ln1171_869, i13 %zext_ln1171_872"   --->   Operation 3013 'sub' 'sub_ln1171_839' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3014 [1/1] (0.00ns)   --->   "%trunc_ln717_1599 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_839, i32 1, i32 12"   --->   Operation 3014 'partselect' 'trunc_ln717_1599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3015 [1/1] (0.00ns)   --->   "%trunc_ln717_1600 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_830, i32 1, i32 11"   --->   Operation 3015 'partselect' 'trunc_ln717_1600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3016 [1/1] (1.48ns)   --->   "%add_ln717_301 = add i12 %zext_ln1171_864, i12 %zext_ln1171_867"   --->   Operation 3016 'add' 'add_ln717_301' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3017 [1/1] (0.00ns)   --->   "%mult_V_2985 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_301, i32 1, i32 11"   --->   Operation 3017 'partselect' 'mult_V_2985' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln42_587 = zext i11 %mult_V_2985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3018 'zext' 'zext_ln42_587' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3019 [1/1] (1.54ns)   --->   "%sub_ln717_400 = sub i13 %zext_ln1171_872, i13 %zext_ln1171_869"   --->   Operation 3019 'sub' 'sub_ln717_400' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3020 [1/1] (0.00ns)   --->   "%trunc_ln717_1602 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_400, i32 1, i32 12"   --->   Operation 3020 'partselect' 'trunc_ln717_1602' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3021 [1/1] (1.54ns)   --->   "%sub_ln1171_1009 = sub i13 %zext_ln1171_859, i13 %zext_ln1171_872"   --->   Operation 3021 'sub' 'sub_ln1171_1009' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln717_1603 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1009, i32 1, i32 12"   --->   Operation 3022 'partselect' 'trunc_ln717_1603' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3023 [1/1] (0.00ns)   --->   "%zext_ln1171_875 = zext i8 %p_read_203"   --->   Operation 3023 'zext' 'zext_ln1171_875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln1171_876 = zext i8 %p_read_203"   --->   Operation 3024 'zext' 'zext_ln1171_876' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3025 [1/1] (0.00ns)   --->   "%mult_V_3008 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_203, i2 0"   --->   Operation 3025 'bitconcatenate' 'mult_V_3008' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln717_1119 = zext i10 %mult_V_3008"   --->   Operation 3026 'zext' 'zext_ln717_1119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln42_588 = zext i10 %mult_V_3008" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3027 'zext' 'zext_ln42_588' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3028 [1/1] (1.41ns)   --->   "%sub_ln717_401 = sub i11 %zext_ln717_1119, i11 %zext_ln1171_875"   --->   Operation 3028 'sub' 'sub_ln717_401' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3029 [1/1] (0.00ns)   --->   "%mult_V_3009 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_401, i32 1, i32 10"   --->   Operation 3029 'partselect' 'mult_V_3009' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln717_1007 = sext i10 %mult_V_3009"   --->   Operation 3030 'sext' 'sext_ln717_1007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3031 [1/1] (0.00ns)   --->   "%zext_ln717_1120 = zext i14 %sext_ln717_1007"   --->   Operation 3031 'zext' 'zext_ln717_1120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3032 [1/1] (0.00ns)   --->   "%mult_V_3031 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_203, i1 0"   --->   Operation 3032 'bitconcatenate' 'mult_V_3031' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln1171_878 = zext i9 %mult_V_3031"   --->   Operation 3033 'zext' 'zext_ln1171_878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln1171_879 = zext i9 %mult_V_3031"   --->   Operation 3034 'zext' 'zext_ln1171_879' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln1171_880 = zext i9 %mult_V_3031"   --->   Operation 3035 'zext' 'zext_ln1171_880' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3036 [1/1] (1.36ns)   --->   "%sub_ln1171_841 = sub i10 0, i10 %zext_ln1171_880"   --->   Operation 3036 'sub' 'sub_ln1171_841' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln717_1605 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_841, i32 1, i32 9"   --->   Operation 3037 'partselect' 'trunc_ln717_1605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3038 [1/1] (1.41ns)   --->   "%add_ln717_302 = add i11 %zext_ln717_1119, i11 %zext_ln1171_875"   --->   Operation 3038 'add' 'add_ln717_302' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3039 [1/1] (0.00ns)   --->   "%mult_V_3011 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_302, i32 1, i32 10"   --->   Operation 3039 'partselect' 'mult_V_3011' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln717_1121 = zext i10 %mult_V_3011"   --->   Operation 3040 'zext' 'zext_ln717_1121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3041 [1/1] (0.00ns)   --->   "%shl_ln717_150 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_203, i4 0"   --->   Operation 3041 'bitconcatenate' 'shl_ln717_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln717_1122 = zext i12 %shl_ln717_150"   --->   Operation 3042 'zext' 'zext_ln717_1122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3043 [1/1] (1.54ns)   --->   "%sub_ln717_402 = sub i13 %zext_ln717_1122, i13 %zext_ln1171_878"   --->   Operation 3043 'sub' 'sub_ln717_402' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3044 [1/1] (0.00ns)   --->   "%trunc_ln717_1607 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_402, i32 1, i32 12"   --->   Operation 3044 'partselect' 'trunc_ln717_1607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3045 [1/1] (1.54ns)   --->   "%sub_ln717_403 = sub i13 %zext_ln717_1122, i13 %zext_ln1171_873"   --->   Operation 3045 'sub' 'sub_ln717_403' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3046 [1/1] (0.00ns)   --->   "%mult_V_3018 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_403, i32 1, i32 12"   --->   Operation 3046 'partselect' 'mult_V_3018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3047 [1/1] (0.00ns)   --->   "%zext_ln1171_881 = zext i10 %mult_V_3008"   --->   Operation 3047 'zext' 'zext_ln1171_881' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3048 [1/1] (1.41ns)   --->   "%sub_ln1171_843 = sub i11 0, i11 %zext_ln717_1119"   --->   Operation 3048 'sub' 'sub_ln1171_843' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i11 %sub_ln1171_843"   --->   Operation 3049 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3050 [1/1] (1.48ns)   --->   "%sub_ln1171_844 = sub i12 %sext_ln1171_165, i12 %zext_ln1171_876"   --->   Operation 3050 'sub' 'sub_ln1171_844' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln717_1609 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_844, i32 1, i32 11"   --->   Operation 3051 'partselect' 'trunc_ln717_1609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3052 [1/1] (1.41ns)   --->   "%sub_ln1171_1010 = sub i11 %zext_ln1171_875, i11 %zext_ln717_1119"   --->   Operation 3052 'sub' 'sub_ln1171_1010' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3053 [1/1] (0.00ns)   --->   "%trunc_ln717_1610 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1010, i32 1, i32 10"   --->   Operation 3053 'partselect' 'trunc_ln717_1610' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3054 [1/1] (0.00ns)   --->   "%shl_ln1171_115 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_203, i3 0"   --->   Operation 3054 'bitconcatenate' 'shl_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln1171_882 = zext i11 %shl_ln1171_115"   --->   Operation 3055 'zext' 'zext_ln1171_882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3056 [1/1] (1.48ns)   --->   "%sub_ln1171_845 = sub i12 %zext_ln1171_879, i12 %zext_ln1171_882"   --->   Operation 3056 'sub' 'sub_ln1171_845' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3057 [1/1] (0.00ns)   --->   "%trunc_ln717_1612 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_845, i32 1, i32 11"   --->   Operation 3057 'partselect' 'trunc_ln717_1612' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3058 [1/1] (1.48ns)   --->   "%sub_ln1171_846 = sub i12 0, i12 %zext_ln1171_882"   --->   Operation 3058 'sub' 'sub_ln1171_846' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i12 %sub_ln1171_846"   --->   Operation 3059 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3060 [1/1] (1.54ns)   --->   "%sub_ln1171_847 = sub i13 %sext_ln1171_166, i13 %zext_ln1171_873"   --->   Operation 3060 'sub' 'sub_ln1171_847' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln717_1613 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_847, i32 1, i32 12"   --->   Operation 3061 'partselect' 'trunc_ln717_1613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3062 [1/1] (1.54ns)   --->   "%sub_ln1171_848 = sub i13 %zext_ln1171_881, i13 %zext_ln717_1122"   --->   Operation 3062 'sub' 'sub_ln1171_848' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3063 [1/1] (0.00ns)   --->   "%trunc_ln717_1614 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_848, i32 1, i32 12"   --->   Operation 3063 'partselect' 'trunc_ln717_1614' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln1171_640 = sext i12 %trunc_ln717_1614"   --->   Operation 3064 'sext' 'sext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln42_590 = zext i9 %mult_V_3031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3065 'zext' 'zext_ln42_590' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln42_591 = zext i9 %mult_V_3031" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3066 'zext' 'zext_ln42_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln717_1125 = zext i12 %mult_V_3032"   --->   Operation 3067 'zext' 'zext_ln717_1125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3068 [1/1] (0.00ns)   --->   "%trunc_ln717_1616 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_843, i32 1, i32 10"   --->   Operation 3068 'partselect' 'trunc_ln717_1616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln717_1126 = zext i12 %mult_V_3039"   --->   Operation 3069 'zext' 'zext_ln717_1126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3070 [1/1] (3.81ns)   --->   "%mul_ln717_223 = mul i12 %zext_ln1171_876, i12 11"   --->   Operation 3070 'mul' 'mul_ln717_223' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3071 [1/1] (0.00ns)   --->   "%mult_V_3040 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_223, i32 1, i32 11"   --->   Operation 3071 'partselect' 'mult_V_3040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln42_592 = zext i7 %mult_V_3042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3072 'zext' 'zext_ln42_592' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3073 [1/1] (1.54ns)   --->   "%sub_ln1171_849 = sub i13 %sext_ln1171_166, i13 %zext_ln1171_878"   --->   Operation 3073 'sub' 'sub_ln1171_849' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3074 [1/1] (0.00ns)   --->   "%trunc_ln717_1618 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_849, i32 1, i32 12"   --->   Operation 3074 'partselect' 'trunc_ln717_1618' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3075 [1/1] (1.48ns)   --->   "%sub_ln717_404 = sub i12 %zext_ln1171_882, i12 %zext_ln1171_879"   --->   Operation 3075 'sub' 'sub_ln717_404' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3076 [1/1] (0.00ns)   --->   "%mult_V_3069 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_404, i32 1, i32 11"   --->   Operation 3076 'partselect' 'mult_V_3069' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3077 [1/1] (1.48ns)   --->   "%add_ln717_303 = add i12 %zext_ln1171_882, i12 %zext_ln1171_876"   --->   Operation 3077 'add' 'add_ln717_303' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3078 [1/1] (0.00ns)   --->   "%mult_V_3071 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_303, i32 1, i32 11"   --->   Operation 3078 'partselect' 'mult_V_3071' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln1171_883 = zext i8 %p_read_202"   --->   Operation 3079 'zext' 'zext_ln1171_883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln1171_884 = zext i8 %p_read_202"   --->   Operation 3080 'zext' 'zext_ln1171_884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln1171_885 = zext i8 %p_read_202"   --->   Operation 3081 'zext' 'zext_ln1171_885' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3082 [1/1] (3.81ns)   --->   "%mul_ln717_224 = mul i12 %zext_ln1171_886, i12 11"   --->   Operation 3082 'mul' 'mul_ln717_224' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3083 [1/1] (0.00ns)   --->   "%mult_V_3072 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_224, i32 1, i32 11"   --->   Operation 3083 'partselect' 'mult_V_3072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3084 [1/1] (0.00ns)   --->   "%mult_V_3076 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_202, i2 0"   --->   Operation 3084 'bitconcatenate' 'mult_V_3076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln1171_888 = zext i10 %mult_V_3076"   --->   Operation 3085 'zext' 'zext_ln1171_888' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln1171_889 = zext i10 %mult_V_3076"   --->   Operation 3086 'zext' 'zext_ln1171_889' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3087 [1/1] (1.41ns)   --->   "%sub_ln1171_850 = sub i11 0, i11 %zext_ln1171_889"   --->   Operation 3087 'sub' 'sub_ln1171_850' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i11 %sub_ln1171_850"   --->   Operation 3088 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3089 [1/1] (1.48ns)   --->   "%sub_ln1171_851 = sub i12 %sext_ln1171_167, i12 %zext_ln1171_886"   --->   Operation 3089 'sub' 'sub_ln1171_851' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3090 [1/1] (0.00ns)   --->   "%trunc_ln717_1620 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_851, i32 1, i32 11"   --->   Operation 3090 'partselect' 'trunc_ln717_1620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3091 [1/1] (0.00ns)   --->   "%shl_ln717_151 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_202, i4 0"   --->   Operation 3091 'bitconcatenate' 'shl_ln717_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln717_1130 = zext i12 %shl_ln717_151"   --->   Operation 3092 'zext' 'zext_ln717_1130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3093 [1/1] (0.00ns)   --->   "%mult_V_3095 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_202, i1 0"   --->   Operation 3093 'bitconcatenate' 'mult_V_3095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3094 [1/1] (0.00ns)   --->   "%zext_ln1171_890 = zext i9 %mult_V_3095"   --->   Operation 3094 'zext' 'zext_ln1171_890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln1171_891 = zext i9 %mult_V_3095"   --->   Operation 3095 'zext' 'zext_ln1171_891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3096 [1/1] (1.36ns)   --->   "%sub_ln1171_852 = sub i10 0, i10 %zext_ln1171_891"   --->   Operation 3096 'sub' 'sub_ln1171_852' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln717_1621 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_852, i32 1, i32 9"   --->   Operation 3097 'partselect' 'trunc_ln717_1621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3098 [1/1] (0.00ns)   --->   "%mult_V_3119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_202, i3 0"   --->   Operation 3098 'bitconcatenate' 'mult_V_3119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln1171_892 = zext i11 %mult_V_3119"   --->   Operation 3099 'zext' 'zext_ln1171_892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3100 [1/1] (1.48ns)   --->   "%sub_ln1171_1011 = sub i12 %zext_ln1171_886, i12 %zext_ln1171_892"   --->   Operation 3100 'sub' 'sub_ln1171_1011' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln717_1622 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1011, i32 1, i32 11"   --->   Operation 3101 'partselect' 'trunc_ln717_1622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln717_1018 = sext i11 %trunc_ln717_1622"   --->   Operation 3102 'sext' 'sext_ln717_1018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3103 [1/1] (1.54ns)   --->   "%sub_ln717_405 = sub i13 %zext_ln717_1130, i13 %zext_ln1171_888"   --->   Operation 3103 'sub' 'sub_ln717_405' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3104 [1/1] (0.00ns)   --->   "%mult_V_3084 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_405, i32 1, i32 12"   --->   Operation 3104 'partselect' 'mult_V_3084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln42_597 = zext i7 %mult_V_3086" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3105 'zext' 'zext_ln42_597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln717_1132 = zext i11 %mult_V_3087"   --->   Operation 3106 'zext' 'zext_ln717_1132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln42_598 = zext i11 %mult_V_3087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3107 'zext' 'zext_ln42_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3108 [1/1] (1.48ns)   --->   "%add_ln717_305 = add i12 %zext_ln1171_892, i12 %zext_ln1171_886"   --->   Operation 3108 'add' 'add_ln717_305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3109 [1/1] (0.00ns)   --->   "%mult_V_3088 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_305, i32 1, i32 11"   --->   Operation 3109 'partselect' 'mult_V_3088' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln717_1133 = zext i11 %mult_V_3088"   --->   Operation 3110 'zext' 'zext_ln717_1133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln717_1624 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_850, i32 1, i32 10"   --->   Operation 3111 'partselect' 'trunc_ln717_1624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln717_1022 = sext i10 %trunc_ln717_1624"   --->   Operation 3112 'sext' 'sext_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3113 [1/1] (1.54ns)   --->   "%sub_ln717_406 = sub i13 %zext_ln717_1130, i13 %zext_ln1171_884"   --->   Operation 3113 'sub' 'sub_ln717_406' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3114 [1/1] (0.00ns)   --->   "%mult_V_3090 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_406, i32 1, i32 12"   --->   Operation 3114 'partselect' 'mult_V_3090' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln717_1135 = zext i9 %mult_V_3095"   --->   Operation 3115 'zext' 'zext_ln717_1135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3116 [1/1] (1.48ns)   --->   "%sub_ln717_407 = sub i12 %zext_ln1171_892, i12 %zext_ln717_1135"   --->   Operation 3116 'sub' 'sub_ln717_407' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3117 [1/1] (0.00ns)   --->   "%mult_V_3092 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_407, i32 1, i32 11"   --->   Operation 3117 'partselect' 'mult_V_3092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln717_1025 = sext i11 %mult_V_3092"   --->   Operation 3118 'sext' 'sext_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln717_1136 = zext i14 %sext_ln717_1025"   --->   Operation 3119 'zext' 'zext_ln717_1136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3120 [1/1] (1.41ns)   --->   "%sub_ln1171_1012 = sub i11 %zext_ln1171_883, i11 %zext_ln1171_889"   --->   Operation 3120 'sub' 'sub_ln1171_1012' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln717_1628 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1012, i32 1, i32 10"   --->   Operation 3121 'partselect' 'trunc_ln717_1628' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3122 [1/1] (1.54ns)   --->   "%sub_ln1171_854 = sub i13 %zext_ln1171_890, i13 %zext_ln717_1130"   --->   Operation 3122 'sub' 'sub_ln1171_854' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3123 [1/1] (0.00ns)   --->   "%trunc_ln717_1630 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_854, i32 1, i32 12"   --->   Operation 3123 'partselect' 'trunc_ln717_1630' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3124 [1/1] (1.41ns)   --->   "%add_ln717_306 = add i11 %zext_ln1171_889, i11 %zext_ln1171_883"   --->   Operation 3124 'add' 'add_ln717_306' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3125 [1/1] (0.00ns)   --->   "%mult_V_3116 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_306, i32 1, i32 10"   --->   Operation 3125 'partselect' 'mult_V_3116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3126 [1/1] (1.30ns)   --->   "%sub_ln1171_855 = sub i9 0, i9 %zext_ln1171_885"   --->   Operation 3126 'sub' 'sub_ln1171_855' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln717_1631 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_855, i32 1, i32 8"   --->   Operation 3127 'partselect' 'trunc_ln717_1631' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3128 [1/1] (1.48ns)   --->   "%sub_ln1171_856 = sub i12 0, i12 %zext_ln1171_892"   --->   Operation 3128 'sub' 'sub_ln1171_856' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3129 [1/1] (0.00ns)   --->   "%trunc_ln717_1632 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_856, i32 1, i32 11"   --->   Operation 3129 'partselect' 'trunc_ln717_1632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3130 [1/1] (3.81ns)   --->   "%mul_ln1171_154 = mul i13 %zext_ln1171_884, i13 8179"   --->   Operation 3130 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3131 [1/1] (0.00ns)   --->   "%trunc_ln717_1633 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_154, i32 1, i32 12"   --->   Operation 3131 'partselect' 'trunc_ln717_1633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3132 [1/1] (1.41ns)   --->   "%sub_ln717_408 = sub i11 %zext_ln1171_889, i11 %zext_ln1171_883"   --->   Operation 3132 'sub' 'sub_ln717_408' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3133 [1/1] (0.00ns)   --->   "%mult_V_3131 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_408, i32 1, i32 10"   --->   Operation 3133 'partselect' 'mult_V_3131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln42_600 = zext i8 %p_read_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3134 'zext' 'zext_ln42_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3135 [1/1] (0.00ns)   --->   "%zext_ln42_601 = zext i8 %p_read_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3135 'zext' 'zext_ln42_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln42_602 = zext i8 %p_read_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3136 'zext' 'zext_ln42_602' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3137 [1/1] (1.48ns)   --->   "%sub_ln1171_1014 = sub i12 %zext_ln42_603, i12 %zext_ln1171_893"   --->   Operation 3137 'sub' 'sub_ln1171_1014' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln717_1636 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1014, i32 1, i32 11"   --->   Operation 3138 'partselect' 'trunc_ln717_1636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln42_605 = zext i7 %mult_V_3139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3139 'zext' 'zext_ln42_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3140 [1/1] (0.00ns)   --->   "%mult_V_3140 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_201, i2 0"   --->   Operation 3140 'bitconcatenate' 'mult_V_3140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln717_1139 = zext i10 %mult_V_3140"   --->   Operation 3141 'zext' 'zext_ln717_1139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3142 [1/1] (1.48ns)   --->   "%sub_ln1171_857 = sub i12 0, i12 %zext_ln1171_893"   --->   Operation 3142 'sub' 'sub_ln1171_857' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i12 %sub_ln1171_857"   --->   Operation 3143 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3144 [1/1] (1.54ns)   --->   "%sub_ln1171_858 = sub i13 %sext_ln1171_168, i13 %zext_ln42_601"   --->   Operation 3144 'sub' 'sub_ln1171_858' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3145 [1/1] (0.00ns)   --->   "%trunc_ln717_1637 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_858, i32 1, i32 12"   --->   Operation 3145 'partselect' 'trunc_ln717_1637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln717_1638 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_857, i32 1, i32 11"   --->   Operation 3146 'partselect' 'trunc_ln717_1638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln1171_647 = sext i11 %trunc_ln717_1638"   --->   Operation 3147 'sext' 'sext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3148 [1/1] (1.30ns)   --->   "%sub_ln1171_859 = sub i9 0, i9 %zext_ln42_600"   --->   Operation 3148 'sub' 'sub_ln1171_859' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3149 [1/1] (0.00ns)   --->   "%trunc_ln717_1639 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_859, i32 1, i32 8"   --->   Operation 3149 'partselect' 'trunc_ln717_1639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln717_1140 = zext i11 %mult_V_3145"   --->   Operation 3150 'zext' 'zext_ln717_1140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3151 [1/1] (0.00ns)   --->   "%mult_V_3182 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_201, i1 0"   --->   Operation 3151 'bitconcatenate' 'mult_V_3182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln717_1141 = zext i9 %mult_V_3182"   --->   Operation 3152 'zext' 'zext_ln717_1141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln717_1142 = zext i9 %mult_V_3182"   --->   Operation 3153 'zext' 'zext_ln717_1142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3154 [1/1] (1.48ns)   --->   "%sub_ln717_409 = sub i12 %zext_ln1171_893, i12 %zext_ln717_1142"   --->   Operation 3154 'sub' 'sub_ln717_409' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3155 [1/1] (0.00ns)   --->   "%mult_V_3146 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_409, i32 1, i32 11"   --->   Operation 3155 'partselect' 'mult_V_3146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3156 [1/1] (0.00ns)   --->   "%shl_ln1171_116 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_201, i4 0"   --->   Operation 3156 'bitconcatenate' 'shl_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln1171_894 = zext i12 %shl_ln1171_116"   --->   Operation 3157 'zext' 'zext_ln1171_894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln1171_895 = zext i9 %mult_V_3182"   --->   Operation 3158 'zext' 'zext_ln1171_895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3159 [1/1] (1.54ns)   --->   "%sub_ln1171_860 = sub i13 %zext_ln717_1141, i13 %zext_ln1171_894"   --->   Operation 3159 'sub' 'sub_ln1171_860' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3160 [1/1] (0.00ns)   --->   "%trunc_ln717_1641 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_860, i32 1, i32 12"   --->   Operation 3160 'partselect' 'trunc_ln717_1641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3161 [1/1] (3.81ns)   --->   "%mul_ln717_226 = mul i12 %zext_ln42_603, i12 13"   --->   Operation 3161 'mul' 'mul_ln717_226' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3162 [1/1] (0.00ns)   --->   "%mult_V_3148 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_226, i32 1, i32 11"   --->   Operation 3162 'partselect' 'mult_V_3148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln1171_896 = zext i10 %mult_V_3140"   --->   Operation 3163 'zext' 'zext_ln1171_896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3164 [1/1] (1.41ns)   --->   "%sub_ln1171_861 = sub i11 0, i11 %zext_ln717_1139"   --->   Operation 3164 'sub' 'sub_ln1171_861' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3165 [1/1] (0.00ns)   --->   "%trunc_ln717_1642 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_861, i32 1, i32 10"   --->   Operation 3165 'partselect' 'trunc_ln717_1642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln717_1034 = sext i10 %trunc_ln717_1642"   --->   Operation 3166 'sext' 'sext_ln717_1034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3167 [1/1] (3.81ns)   --->   "%mul_ln717_227 = mul i13 %zext_ln42_601, i13 21"   --->   Operation 3167 'mul' 'mul_ln717_227' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3168 [1/1] (0.00ns)   --->   "%mult_V_3150 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_227, i32 1, i32 12"   --->   Operation 3168 'partselect' 'mult_V_3150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3169 [1/1] (1.54ns)   --->   "%add_ln717_308 = add i13 %zext_ln1171_894, i13 %zext_ln42_601"   --->   Operation 3169 'add' 'add_ln717_308' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3170 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_308, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3170 'partselect' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3171 [1/1] (1.41ns)   --->   "%sub_ln1171_1015 = sub i11 %zext_ln42_602, i11 %zext_ln717_1139"   --->   Operation 3171 'sub' 'sub_ln1171_1015' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3172 [1/1] (0.00ns)   --->   "%trunc_ln717_1643 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1015, i32 1, i32 10"   --->   Operation 3172 'partselect' 'trunc_ln717_1643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3173 [1/1] (1.36ns)   --->   "%sub_ln1171_862 = sub i10 0, i10 %zext_ln1171_895"   --->   Operation 3173 'sub' 'sub_ln1171_862' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln717_1644 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_862, i32 1, i32 9"   --->   Operation 3174 'partselect' 'trunc_ln717_1644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3175 [1/1] (1.48ns)   --->   "%sub_ln1171_863 = sub i12 %zext_ln717_1142, i12 %zext_ln1171_893"   --->   Operation 3175 'sub' 'sub_ln1171_863' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3176 [1/1] (0.00ns)   --->   "%trunc_ln717_1645 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_863, i32 1, i32 11"   --->   Operation 3176 'partselect' 'trunc_ln717_1645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3177 [1/1] (1.48ns)   --->   "%sub_ln717_410 = sub i12 %zext_ln1171_893, i12 %zext_ln42_603"   --->   Operation 3177 'sub' 'sub_ln717_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3178 [1/1] (0.00ns)   --->   "%mult_V_3156 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_410, i32 1, i32 11"   --->   Operation 3178 'partselect' 'mult_V_3156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln717_1037 = sext i11 %mult_V_3156"   --->   Operation 3179 'sext' 'sext_ln717_1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln717_1145 = zext i14 %sext_ln717_1037"   --->   Operation 3180 'zext' 'zext_ln717_1145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3181 [1/1] (1.54ns)   --->   "%sub_ln1171_864 = sub i13 %sext_ln1171_168, i13 %zext_ln717_1141"   --->   Operation 3181 'sub' 'sub_ln1171_864' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3182 [1/1] (0.00ns)   --->   "%trunc_ln717_1647 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_864, i32 1, i32 12"   --->   Operation 3182 'partselect' 'trunc_ln717_1647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln42_608 = zext i11 %mult_V_3160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3183 'zext' 'zext_ln42_608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3184 [1/1] (1.41ns)   --->   "%add_ln717_309 = add i11 %zext_ln717_1139, i11 %zext_ln42_602"   --->   Operation 3184 'add' 'add_ln717_309' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3185 [1/1] (0.00ns)   --->   "%mult_V_3161 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_309, i32 1, i32 10"   --->   Operation 3185 'partselect' 'mult_V_3161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln717_1146 = zext i10 %mult_V_3161"   --->   Operation 3186 'zext' 'zext_ln717_1146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3187 [1/1] (1.54ns)   --->   "%sub_ln1171_865 = sub i13 %zext_ln1171_896, i13 %zext_ln1171_894"   --->   Operation 3187 'sub' 'sub_ln1171_865' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3188 [1/1] (0.00ns)   --->   "%trunc_ln717_1648 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_865, i32 1, i32 12"   --->   Operation 3188 'partselect' 'trunc_ln717_1648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3189 [1/1] (1.48ns)   --->   "%add_ln717_310 = add i12 %zext_ln1171_893, i12 %zext_ln717_1142"   --->   Operation 3189 'add' 'add_ln717_310' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3190 [1/1] (0.00ns)   --->   "%mult_V_3180 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_310, i32 1, i32 11"   --->   Operation 3190 'partselect' 'mult_V_3180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3191 [1/1] (0.00ns)   --->   "%zext_ln42_609 = zext i9 %mult_V_3182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3191 'zext' 'zext_ln42_609' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3192 [1/1] (1.54ns)   --->   "%sub_ln717_411 = sub i13 %zext_ln1171_894, i13 %zext_ln42_601"   --->   Operation 3192 'sub' 'sub_ln717_411' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3193 [1/1] (0.00ns)   --->   "%mult_V_3185 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_411, i32 1, i32 12"   --->   Operation 3193 'partselect' 'mult_V_3185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln717_1039 = sext i12 %mult_V_3185"   --->   Operation 3194 'sext' 'sext_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln717_1148 = zext i14 %sext_ln717_1039"   --->   Operation 3195 'zext' 'zext_ln717_1148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3196 [1/1] (1.54ns)   --->   "%add_ln717_311 = add i13 %zext_ln1171_894, i13 %zext_ln717_1141"   --->   Operation 3196 'add' 'add_ln717_311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3197 [1/1] (0.00ns)   --->   "%mult_V_3191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_311, i32 1, i32 12"   --->   Operation 3197 'partselect' 'mult_V_3191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln717_1149 = zext i12 %mult_V_3191"   --->   Operation 3198 'zext' 'zext_ln717_1149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln1171_899 = zext i8 %p_read_200"   --->   Operation 3199 'zext' 'zext_ln1171_899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln1171_900 = zext i8 %p_read_200"   --->   Operation 3200 'zext' 'zext_ln1171_900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3201 [1/1] (0.00ns)   --->   "%zext_ln1171_901 = zext i8 %p_read_200"   --->   Operation 3201 'zext' 'zext_ln1171_901' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3202 [1/1] (0.00ns)   --->   "%mult_V_3200 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_200, i2 0"   --->   Operation 3202 'bitconcatenate' 'mult_V_3200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln717_1150 = zext i10 %mult_V_3200"   --->   Operation 3203 'zext' 'zext_ln717_1150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3204 [1/1] (0.00ns)   --->   "%zext_ln717_1151 = zext i10 %mult_V_3200"   --->   Operation 3204 'zext' 'zext_ln717_1151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3205 [1/1] (1.48ns)   --->   "%sub_ln1171_866 = sub i12 0, i12 %zext_ln1171_902"   --->   Operation 3205 'sub' 'sub_ln1171_866' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i12 %sub_ln1171_866"   --->   Operation 3206 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3207 [1/1] (1.54ns)   --->   "%sub_ln1171_867 = sub i13 %sext_ln1171_169, i13 %zext_ln1171_900"   --->   Operation 3207 'sub' 'sub_ln1171_867' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3208 [1/1] (0.00ns)   --->   "%trunc_ln717_1651 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_867, i32 1, i32 12"   --->   Operation 3208 'partselect' 'trunc_ln717_1651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3209 [1/1] (1.41ns)   --->   "%sub_ln1171_868 = sub i11 0, i11 %zext_ln717_1151"   --->   Operation 3209 'sub' 'sub_ln1171_868' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln717_1040 = sext i11 %sub_ln1171_868"   --->   Operation 3210 'sext' 'sext_ln717_1040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3211 [1/1] (0.00ns)   --->   "%trunc_ln717_1653 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_868, i32 1, i32 10"   --->   Operation 3211 'partselect' 'trunc_ln717_1653' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3212 [1/1] (1.41ns)   --->   "%add_ln717_312 = add i11 %zext_ln717_1151, i11 %zext_ln1171_901"   --->   Operation 3212 'add' 'add_ln717_312' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3213 [1/1] (0.00ns)   --->   "%mult_V_3204 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_312, i32 1, i32 10"   --->   Operation 3213 'partselect' 'mult_V_3204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3214 [1/1] (0.00ns)   --->   "%shl_ln717_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_200, i1 0"   --->   Operation 3214 'bitconcatenate' 'shl_ln717_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3215 [1/1] (0.00ns)   --->   "%zext_ln717_1153 = zext i9 %shl_ln717_152"   --->   Operation 3215 'zext' 'zext_ln717_1153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln717_1154 = zext i9 %shl_ln717_152"   --->   Operation 3216 'zext' 'zext_ln717_1154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3217 [1/1] (1.48ns)   --->   "%sub_ln717_412 = sub i12 %zext_ln1171_902, i12 %zext_ln717_1154"   --->   Operation 3217 'sub' 'sub_ln717_412' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3218 [1/1] (0.00ns)   --->   "%mult_V_3205 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_412, i32 1, i32 11"   --->   Operation 3218 'partselect' 'mult_V_3205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3219 [1/1] (0.00ns)   --->   "%shl_ln717_153 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_200, i4 0"   --->   Operation 3219 'bitconcatenate' 'shl_ln717_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln717_1156 = zext i12 %shl_ln717_153"   --->   Operation 3220 'zext' 'zext_ln717_1156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3221 [1/1] (1.54ns)   --->   "%sub_ln717_413 = sub i13 %zext_ln717_1156, i13 %zext_ln1171_900"   --->   Operation 3221 'sub' 'sub_ln717_413' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3222 [1/1] (0.00ns)   --->   "%mult_V_3206 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_413, i32 1, i32 12"   --->   Operation 3222 'partselect' 'mult_V_3206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3223 [1/1] (1.54ns)   --->   "%sub_ln717_414 = sub i13 %zext_ln717_1156, i13 %zext_ln717_1153"   --->   Operation 3223 'sub' 'sub_ln717_414' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3224 [1/1] (0.00ns)   --->   "%mult_V_3207 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_414, i32 1, i32 12"   --->   Operation 3224 'partselect' 'mult_V_3207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln717_1046 = sext i12 %mult_V_3207"   --->   Operation 3225 'sext' 'sext_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln717_1158 = zext i14 %sext_ln717_1046"   --->   Operation 3226 'zext' 'zext_ln717_1158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln717_1159 = zext i11 %mult_V_3208"   --->   Operation 3227 'zext' 'zext_ln717_1159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln42_613 = zext i11 %mult_V_3208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3228 'zext' 'zext_ln42_613' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3229 [1/1] (1.48ns)   --->   "%sub_ln1171_1016 = sub i12 %zext_ln1171_898, i12 %zext_ln1171_902"   --->   Operation 3229 'sub' 'sub_ln1171_1016' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3230 [1/1] (0.00ns)   --->   "%trunc_ln717_1657 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1016, i32 1, i32 11"   --->   Operation 3230 'partselect' 'trunc_ln717_1657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3231 [1/1] (0.00ns)   --->   "%trunc_ln717_1658 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_866, i32 1, i32 11"   --->   Operation 3231 'partselect' 'trunc_ln717_1658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3232 [1/1] (0.00ns)   --->   "%zext_ln717_1160 = zext i11 %mult_V_3215"   --->   Operation 3232 'zext' 'zext_ln717_1160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln1171_903 = zext i9 %shl_ln717_152"   --->   Operation 3233 'zext' 'zext_ln1171_903' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3234 [1/1] (1.54ns)   --->   "%sub_ln1171_869 = sub i13 %sext_ln1171_169, i13 %zext_ln717_1153"   --->   Operation 3234 'sub' 'sub_ln1171_869' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3235 [1/1] (0.00ns)   --->   "%trunc_ln717_1659 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_869, i32 1, i32 12"   --->   Operation 3235 'partselect' 'trunc_ln717_1659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3236 [1/1] (1.48ns)   --->   "%sub_ln1171_870 = sub i12 %zext_ln717_1154, i12 %zext_ln1171_902"   --->   Operation 3236 'sub' 'sub_ln1171_870' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3237 [1/1] (0.00ns)   --->   "%trunc_ln717_1660 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_870, i32 1, i32 11"   --->   Operation 3237 'partselect' 'trunc_ln717_1660' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3238 [1/1] (1.54ns)   --->   "%sub_ln1171_871 = sub i13 %zext_ln717_1153, i13 %zext_ln717_1156"   --->   Operation 3238 'sub' 'sub_ln1171_871' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3239 [1/1] (0.00ns)   --->   "%trunc_ln717_1661 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_871, i32 1, i32 12"   --->   Operation 3239 'partselect' 'trunc_ln717_1661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln42_327 = sext i12 %trunc_ln717_1661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3240 'sext' 'sext_ln42_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3241 [1/1] (1.41ns)   --->   "%sub_ln1171_1017 = sub i11 %zext_ln1171_901, i11 %zext_ln717_1151"   --->   Operation 3241 'sub' 'sub_ln1171_1017' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3242 [1/1] (0.00ns)   --->   "%trunc_ln717_1662 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1017, i32 1, i32 10"   --->   Operation 3242 'partselect' 'trunc_ln717_1662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3243 [1/1] (1.36ns)   --->   "%sub_ln1171_872 = sub i10 0, i10 %zext_ln1171_903"   --->   Operation 3243 'sub' 'sub_ln1171_872' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3244 [1/1] (0.00ns)   --->   "%trunc_ln717_1663 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_872, i32 1, i32 9"   --->   Operation 3244 'partselect' 'trunc_ln717_1663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3245 [1/1] (1.54ns)   --->   "%sub_ln717_415 = sub i13 %zext_ln717_1156, i13 %zext_ln717_1150"   --->   Operation 3245 'sub' 'sub_ln717_415' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3246 [1/1] (0.00ns)   --->   "%mult_V_3226 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_415, i32 1, i32 12"   --->   Operation 3246 'partselect' 'mult_V_3226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3247 [1/1] (1.48ns)   --->   "%sub_ln1171_873 = sub i12 %sext_ln717_1040, i12 %zext_ln1171_898"   --->   Operation 3247 'sub' 'sub_ln1171_873' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3248 [1/1] (0.00ns)   --->   "%trunc_ln717_1665 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_873, i32 1, i32 11"   --->   Operation 3248 'partselect' 'trunc_ln717_1665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3249 [1/1] (1.54ns)   --->   "%sub_ln1171_875 = sub i13 %zext_ln717_1150, i13 %zext_ln717_1156"   --->   Operation 3249 'sub' 'sub_ln1171_875' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3250 [1/1] (0.00ns)   --->   "%trunc_ln717_1667 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_875, i32 1, i32 12"   --->   Operation 3250 'partselect' 'trunc_ln717_1667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3251 [1/1] (1.54ns)   --->   "%add_ln717_314 = add i13 %zext_ln717_1156, i13 %zext_ln1171_900"   --->   Operation 3251 'add' 'add_ln717_314' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3252 [1/1] (0.00ns)   --->   "%mult_V_3243 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_314, i32 1, i32 12"   --->   Operation 3252 'partselect' 'mult_V_3243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln42_615 = zext i12 %mult_V_3243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3253 'zext' 'zext_ln42_615' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3254 [1/1] (1.54ns)   --->   "%sub_ln1171_876 = sub i13 0, i13 %zext_ln717_1156"   --->   Operation 3254 'sub' 'sub_ln1171_876' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i13 %sub_ln1171_876"   --->   Operation 3255 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3256 [1/1] (1.53ns)   --->   "%sub_ln1171_877 = sub i14 %sext_ln1171_170, i14 %zext_ln1171_899"   --->   Operation 3256 'sub' 'sub_ln1171_877' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3257 [1/1] (0.00ns)   --->   "%trunc_ln717_1668 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_877, i32 1, i32 13"   --->   Operation 3257 'partselect' 'trunc_ln717_1668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3258 [1/1] (1.48ns)   --->   "%add_ln717_315 = add i12 %zext_ln1171_902, i12 %zext_ln717_1154"   --->   Operation 3258 'add' 'add_ln717_315' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3259 [1/1] (0.00ns)   --->   "%mult_V_3249 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_315, i32 1, i32 11"   --->   Operation 3259 'partselect' 'mult_V_3249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln717_1162 = zext i11 %mult_V_3249"   --->   Operation 3260 'zext' 'zext_ln717_1162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3261 [1/1] (1.41ns)   --->   "%sub_ln717_416 = sub i11 %zext_ln717_1151, i11 %zext_ln1171_901"   --->   Operation 3261 'sub' 'sub_ln717_416' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3262 [1/1] (0.00ns)   --->   "%mult_V_3261 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_416, i32 1, i32 10"   --->   Operation 3262 'partselect' 'mult_V_3261' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln717_1053 = sext i10 %mult_V_3261"   --->   Operation 3263 'sext' 'sext_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3264 [1/1] (0.00ns)   --->   "%zext_ln717_1163 = zext i14 %sext_ln717_1053"   --->   Operation 3264 'zext' 'zext_ln717_1163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln1171_904 = zext i8 %p_read_199"   --->   Operation 3265 'zext' 'zext_ln1171_904' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln717_1165 = zext i10 %shl_ln717_154"   --->   Operation 3266 'zext' 'zext_ln717_1165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3267 [1/1] (0.00ns)   --->   "%zext_ln717_1167 = zext i10 %mult_V_3264"   --->   Operation 3267 'zext' 'zext_ln717_1167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln42_616 = zext i10 %mult_V_3264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3268 'zext' 'zext_ln42_616' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln717_1054 = sext i12 %mult_V_3267"   --->   Operation 3269 'sext' 'sext_ln717_1054' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3270 [1/1] (0.00ns)   --->   "%zext_ln717_1169 = zext i14 %sext_ln717_1054"   --->   Operation 3270 'zext' 'zext_ln717_1169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln1171_907 = zext i10 %shl_ln717_154"   --->   Operation 3271 'zext' 'zext_ln1171_907' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3272 [1/1] (1.41ns)   --->   "%sub_ln1171_878 = sub i11 0, i11 %zext_ln717_1166"   --->   Operation 3272 'sub' 'sub_ln1171_878' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i11 %sub_ln1171_878"   --->   Operation 3273 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3274 [1/1] (1.48ns)   --->   "%sub_ln1171_879 = sub i12 %sext_ln1171_171, i12 %zext_ln1171_906"   --->   Operation 3274 'sub' 'sub_ln1171_879' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3275 [1/1] (0.00ns)   --->   "%trunc_ln717_1672 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_879, i32 1, i32 11"   --->   Operation 3275 'partselect' 'trunc_ln717_1672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln717_1673 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_878, i32 1, i32 10"   --->   Operation 3276 'partselect' 'trunc_ln717_1673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln42_617 = zext i11 %mult_V_3272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3277 'zext' 'zext_ln42_617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3278 [1/1] (1.41ns)   --->   "%sub_ln717_418 = sub i11 %zext_ln717_1166, i11 %zext_ln1171_905"   --->   Operation 3278 'sub' 'sub_ln717_418' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3279 [1/1] (0.00ns)   --->   "%mult_V_3273 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_418, i32 1, i32 10"   --->   Operation 3279 'partselect' 'mult_V_3273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3280 [1/1] (1.54ns)   --->   "%sub_ln717_419 = sub i13 %zext_ln717_1168, i13 %zext_ln717_1165"   --->   Operation 3280 'sub' 'sub_ln717_419' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3281 [1/1] (0.00ns)   --->   "%mult_V_3274 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_419, i32 1, i32 12"   --->   Operation 3281 'partselect' 'mult_V_3274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln717_1060 = sext i12 %mult_V_3274"   --->   Operation 3282 'sext' 'sext_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3283 [1/1] (0.00ns)   --->   "%zext_ln717_1172 = zext i14 %sext_ln717_1060"   --->   Operation 3283 'zext' 'zext_ln717_1172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3284 [1/1] (1.48ns)   --->   "%sub_ln717_420 = sub i12 %zext_ln717_1174, i12 %zext_ln1171_906"   --->   Operation 3284 'sub' 'sub_ln717_420' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3285 [1/1] (0.00ns)   --->   "%mult_V_3275 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_420, i32 1, i32 11"   --->   Operation 3285 'partselect' 'mult_V_3275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3286 [1/1] (1.41ns)   --->   "%sub_ln1171_1018 = sub i11 %zext_ln1171_905, i11 %zext_ln717_1166"   --->   Operation 3286 'sub' 'sub_ln1171_1018' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3287 [1/1] (0.00ns)   --->   "%trunc_ln717_1677 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1018, i32 1, i32 10"   --->   Operation 3287 'partselect' 'trunc_ln717_1677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3288 [1/1] (1.48ns)   --->   "%sub_ln1171_880 = sub i12 0, i12 %zext_ln717_1174"   --->   Operation 3288 'sub' 'sub_ln1171_880' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3289 [1/1] (0.00ns)   --->   "%trunc_ln717_1678 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_880, i32 1, i32 11"   --->   Operation 3289 'partselect' 'trunc_ln717_1678' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3290 [1/1] (3.81ns)   --->   "%mul_ln717_231 = mul i12 %zext_ln1171_906, i12 13"   --->   Operation 3290 'mul' 'mul_ln717_231' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3291 [1/1] (0.00ns)   --->   "%mult_V_3282 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_231, i32 1, i32 11"   --->   Operation 3291 'partselect' 'mult_V_3282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln42_619 = zext i11 %mult_V_3284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3292 'zext' 'zext_ln42_619' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3293 [1/1] (0.00ns)   --->   "%zext_ln42_620 = zext i11 %mult_V_3288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3293 'zext' 'zext_ln42_620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln42_621 = zext i11 %mult_V_3288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3294 'zext' 'zext_ln42_621' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3295 [1/1] (1.30ns)   --->   "%sub_ln1171_881 = sub i9 0, i9 %zext_ln1171_904"   --->   Operation 3295 'sub' 'sub_ln1171_881' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3296 [1/1] (0.00ns)   --->   "%trunc_ln717_1680 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_881, i32 1, i32 8"   --->   Operation 3296 'partselect' 'trunc_ln717_1680' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln42_335 = sext i8 %trunc_ln717_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3297 'sext' 'sext_ln42_335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3298 [1/1] (1.54ns)   --->   "%sub_ln1171_882 = sub i13 0, i13 %zext_ln717_1168"   --->   Operation 3298 'sub' 'sub_ln1171_882' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i13 %sub_ln1171_882"   --->   Operation 3299 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3300 [1/1] (1.53ns)   --->   "%sub_ln1171_883 = sub i14 %sext_ln1171_172, i14 %zext_ln1171_907"   --->   Operation 3300 'sub' 'sub_ln1171_883' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3301 [1/1] (0.00ns)   --->   "%trunc_ln717_1681 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_883, i32 1, i32 13"   --->   Operation 3301 'partselect' 'trunc_ln717_1681' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3302 [1/1] (0.00ns)   --->   "%trunc_ln717_1682 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_882, i32 1, i32 12"   --->   Operation 3302 'partselect' 'trunc_ln717_1682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3303 [1/1] (0.00ns)   --->   "%zext_ln1171_909 = zext i8 %p_read_198"   --->   Operation 3303 'zext' 'zext_ln1171_909' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln1171_910 = zext i8 %p_read_198"   --->   Operation 3304 'zext' 'zext_ln1171_910' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3305 [1/1] (0.00ns)   --->   "%zext_ln1171_912 = zext i8 %p_read_198"   --->   Operation 3305 'zext' 'zext_ln1171_912' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln1171_914 = zext i9 %mult_V_3365"   --->   Operation 3306 'zext' 'zext_ln1171_914' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3307 [1/1] (1.36ns)   --->   "%sub_ln1171_884 = sub i10 0, i10 %zext_ln1171_915"   --->   Operation 3307 'sub' 'sub_ln1171_884' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3308 [1/1] (0.00ns)   --->   "%trunc_ln717_1683 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_884, i32 1, i32 9"   --->   Operation 3308 'partselect' 'trunc_ln717_1683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3309 [1/1] (1.30ns)   --->   "%sub_ln1171_885 = sub i9 0, i9 %zext_ln1171_912"   --->   Operation 3309 'sub' 'sub_ln1171_885' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3310 [1/1] (0.00ns)   --->   "%trunc_ln717_1684 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_885, i32 1, i32 8"   --->   Operation 3310 'partselect' 'trunc_ln717_1684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3311 [1/1] (0.00ns)   --->   "%shl_ln1171_118 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_198, i4 0"   --->   Operation 3311 'bitconcatenate' 'shl_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln1171_916 = zext i12 %shl_ln1171_118"   --->   Operation 3312 'zext' 'zext_ln1171_916' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3313 [1/1] (1.54ns)   --->   "%sub_ln1171_886 = sub i13 %zext_ln1171_914, i13 %zext_ln1171_916"   --->   Operation 3313 'sub' 'sub_ln1171_886' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3314 [1/1] (0.00ns)   --->   "%trunc_ln717_1685 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_886, i32 1, i32 12"   --->   Operation 3314 'partselect' 'trunc_ln717_1685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3315 [1/1] (1.54ns)   --->   "%add_ln717_320 = add i13 %zext_ln1171_916, i13 %zext_ln1171_914"   --->   Operation 3315 'add' 'add_ln717_320' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3316 [1/1] (0.00ns)   --->   "%trunc_ln42_96 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_320, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3316 'partselect' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3317 [1/1] (0.00ns)   --->   "%zext_ln42_622 = zext i7 %mult_V_3334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3317 'zext' 'zext_ln42_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3318 [1/1] (1.54ns)   --->   "%sub_ln717_422 = sub i13 %zext_ln1171_916, i13 %zext_ln1171_909"   --->   Operation 3318 'sub' 'sub_ln717_422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3319 [1/1] (0.00ns)   --->   "%mult_V_3335 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_422, i32 1, i32 12"   --->   Operation 3319 'partselect' 'mult_V_3335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln717_1068 = sext i12 %mult_V_3335"   --->   Operation 3320 'sext' 'sext_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln717_1179 = zext i14 %sext_ln717_1068"   --->   Operation 3321 'zext' 'zext_ln717_1179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3322 [1/1] (0.00ns)   --->   "%zext_ln42_625 = zext i11 %mult_V_3336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3322 'zext' 'zext_ln42_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3323 [1/1] (1.48ns)   --->   "%sub_ln1171_887 = sub i12 0, i12 %zext_ln717_1180"   --->   Operation 3323 'sub' 'sub_ln1171_887' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i12 %sub_ln1171_887"   --->   Operation 3324 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3325 [1/1] (1.54ns)   --->   "%sub_ln1171_888 = sub i13 %sext_ln1171_173, i13 %zext_ln1171_909"   --->   Operation 3325 'sub' 'sub_ln1171_888' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3326 [1/1] (0.00ns)   --->   "%trunc_ln717_1687 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_888, i32 1, i32 12"   --->   Operation 3326 'partselect' 'trunc_ln717_1687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3327 [1/1] (1.54ns)   --->   "%sub_ln1171_889 = sub i13 0, i13 %zext_ln1171_916"   --->   Operation 3327 'sub' 'sub_ln1171_889' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3328 [1/1] (0.00ns)   --->   "%trunc_ln717_1688 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_889, i32 1, i32 12"   --->   Operation 3328 'partselect' 'trunc_ln717_1688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln42_339 = sext i12 %trunc_ln717_1688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3329 'sext' 'sext_ln42_339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3330 [1/1] (1.48ns)   --->   "%sub_ln717_423 = sub i12 %zext_ln717_1180, i12 %zext_ln1171_913"   --->   Operation 3330 'sub' 'sub_ln717_423' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3331 [1/1] (0.00ns)   --->   "%mult_V_3341 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_423, i32 1, i32 11"   --->   Operation 3331 'partselect' 'mult_V_3341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3332 [1/1] (0.00ns)   --->   "%mult_V_3384 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_198, i2 0"   --->   Operation 3332 'bitconcatenate' 'mult_V_3384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3333 [1/1] (0.00ns)   --->   "%zext_ln1171_917 = zext i10 %mult_V_3384"   --->   Operation 3333 'zext' 'zext_ln1171_917' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3334 [1/1] (1.41ns)   --->   "%sub_ln1171_1019 = sub i11 %zext_ln1171_910, i11 %zext_ln1171_917"   --->   Operation 3334 'sub' 'sub_ln1171_1019' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln717_1690 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1019, i32 1, i32 10"   --->   Operation 3335 'partselect' 'trunc_ln717_1690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3336 [1/1] (1.48ns)   --->   "%sub_ln1171_1020 = sub i12 %zext_ln1171_911, i12 %zext_ln717_1180"   --->   Operation 3336 'sub' 'sub_ln1171_1020' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3337 [1/1] (0.00ns)   --->   "%trunc_ln717_1692 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1020, i32 1, i32 11"   --->   Operation 3337 'partselect' 'trunc_ln717_1692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln717_1070 = sext i11 %trunc_ln717_1692"   --->   Operation 3338 'sext' 'sext_ln717_1070' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3339 [1/1] (1.41ns)   --->   "%sub_ln717_424 = sub i11 %zext_ln1171_917, i11 %zext_ln1171_910"   --->   Operation 3339 'sub' 'sub_ln717_424' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3340 [1/1] (0.00ns)   --->   "%mult_V_3349 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_424, i32 1, i32 10"   --->   Operation 3340 'partselect' 'mult_V_3349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln717_1186 = zext i11 %mult_V_3351"   --->   Operation 3341 'zext' 'zext_ln717_1186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3342 [1/1] (1.41ns)   --->   "%sub_ln1171_890 = sub i11 0, i11 %zext_ln1171_917"   --->   Operation 3342 'sub' 'sub_ln1171_890' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln717_1073 = sext i11 %sub_ln1171_890"   --->   Operation 3343 'sext' 'sext_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln717_1694 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_890, i32 1, i32 10"   --->   Operation 3344 'partselect' 'trunc_ln717_1694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln717_1076 = sext i11 %mult_V_3355"   --->   Operation 3345 'sext' 'sext_ln717_1076' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln717_1187 = zext i14 %sext_ln717_1076"   --->   Operation 3346 'zext' 'zext_ln717_1187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln717_1188 = zext i14 %sext_ln717_1076"   --->   Operation 3347 'zext' 'zext_ln717_1188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3348 [1/1] (1.48ns)   --->   "%sub_ln1171_891 = sub i12 %zext_ln1171_913, i12 %zext_ln717_1180"   --->   Operation 3348 'sub' 'sub_ln1171_891' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3349 [1/1] (0.00ns)   --->   "%trunc_ln717_1696 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_891, i32 1, i32 11"   --->   Operation 3349 'partselect' 'trunc_ln717_1696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3350 [1/1] (1.54ns)   --->   "%sub_ln1171_892 = sub i13 %sext_ln1171_173, i13 %zext_ln1171_914"   --->   Operation 3350 'sub' 'sub_ln1171_892' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln717_1697 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_892, i32 1, i32 12"   --->   Operation 3351 'partselect' 'trunc_ln717_1697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3352 [1/1] (3.81ns)   --->   "%mul_ln717_233 = mul i12 %zext_ln1171_911, i12 13"   --->   Operation 3352 'mul' 'mul_ln717_233' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3353 [1/1] (0.00ns)   --->   "%mult_V_3372 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_233, i32 1, i32 11"   --->   Operation 3353 'partselect' 'mult_V_3372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3354 [1/1] (1.41ns)   --->   "%add_ln717_322 = add i11 %zext_ln1171_917, i11 %zext_ln1171_910"   --->   Operation 3354 'add' 'add_ln717_322' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3355 [1/1] (0.00ns)   --->   "%mult_V_3374 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_322, i32 1, i32 10"   --->   Operation 3355 'partselect' 'mult_V_3374' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln717_1190 = zext i10 %mult_V_3374"   --->   Operation 3356 'zext' 'zext_ln717_1190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3357 [1/1] (0.00ns)   --->   "%zext_ln42_627 = zext i10 %mult_V_3384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3357 'zext' 'zext_ln42_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3358 [1/1] (1.48ns)   --->   "%sub_ln1171_893 = sub i12 %sext_ln717_1073, i12 %zext_ln1171_911"   --->   Operation 3358 'sub' 'sub_ln1171_893' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3359 [1/1] (0.00ns)   --->   "%trunc_ln717_1699 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_893, i32 1, i32 11"   --->   Operation 3359 'partselect' 'trunc_ln717_1699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln1171_919 = zext i8 %p_read_197"   --->   Operation 3360 'zext' 'zext_ln1171_919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3361 [1/1] (0.00ns)   --->   "%zext_ln1171_921 = zext i8 %p_read_197"   --->   Operation 3361 'zext' 'zext_ln1171_921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3362 [1/1] (0.00ns)   --->   "%zext_ln1171_922 = zext i8 %p_read_197"   --->   Operation 3362 'zext' 'zext_ln1171_922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3363 [1/1] (1.48ns)   --->   "%sub_ln1171_894 = sub i12 0, i12 %zext_ln1171_923"   --->   Operation 3363 'sub' 'sub_ln1171_894' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i12 %sub_ln1171_894"   --->   Operation 3364 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln1171_924 = zext i9 %mult_V_3403"   --->   Operation 3365 'zext' 'zext_ln1171_924' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3366 [1/1] (0.00ns)   --->   "%zext_ln1171_926 = zext i9 %mult_V_3403"   --->   Operation 3366 'zext' 'zext_ln1171_926' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3367 [1/1] (0.00ns)   --->   "%zext_ln1171_927 = zext i9 %mult_V_3403"   --->   Operation 3367 'zext' 'zext_ln1171_927' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3368 [1/1] (1.54ns)   --->   "%sub_ln1171_895 = sub i13 %sext_ln1171_174, i13 %zext_ln1171_927"   --->   Operation 3368 'sub' 'sub_ln1171_895' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3369 [1/1] (0.00ns)   --->   "%trunc_ln717_1700 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_895, i32 1, i32 12"   --->   Operation 3369 'partselect' 'trunc_ln717_1700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3370 [1/1] (1.48ns)   --->   "%sub_ln1171_1021 = sub i12 %zext_ln1171_920, i12 %zext_ln1171_923"   --->   Operation 3370 'sub' 'sub_ln1171_1021' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3371 [1/1] (0.00ns)   --->   "%trunc_ln717_1701 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1021, i32 1, i32 11"   --->   Operation 3371 'partselect' 'trunc_ln717_1701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3372 [1/1] (0.00ns)   --->   "%shl_ln1171_120 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_197, i4 0"   --->   Operation 3372 'bitconcatenate' 'shl_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln1171_928 = zext i12 %shl_ln1171_120"   --->   Operation 3373 'zext' 'zext_ln1171_928' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3374 [1/1] (1.54ns)   --->   "%sub_ln1171_896 = sub i13 0, i13 %zext_ln1171_928"   --->   Operation 3374 'sub' 'sub_ln1171_896' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i13 %sub_ln1171_896"   --->   Operation 3375 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3376 [1/1] (1.53ns)   --->   "%sub_ln1171_897 = sub i14 %sext_ln1171_175, i14 %zext_ln1171_926"   --->   Operation 3376 'sub' 'sub_ln1171_897' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3377 [1/1] (0.00ns)   --->   "%trunc_ln717_1702 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_897, i32 1, i32 13"   --->   Operation 3377 'partselect' 'trunc_ln717_1702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3378 [1/1] (0.00ns)   --->   "%mult_V_3443 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_197, i2 0"   --->   Operation 3378 'bitconcatenate' 'mult_V_3443' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln717_1191 = zext i10 %mult_V_3443"   --->   Operation 3379 'zext' 'zext_ln717_1191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3380 [1/1] (0.00ns)   --->   "%zext_ln717_1192 = zext i10 %mult_V_3443"   --->   Operation 3380 'zext' 'zext_ln717_1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3381 [1/1] (1.41ns)   --->   "%add_ln717_323 = add i11 %zext_ln717_1192, i11 %zext_ln1171_922"   --->   Operation 3381 'add' 'add_ln717_323' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3382 [1/1] (0.00ns)   --->   "%mult_V_3395 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_323, i32 1, i32 10"   --->   Operation 3382 'partselect' 'mult_V_3395' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3383 [1/1] (0.00ns)   --->   "%zext_ln42_629 = zext i10 %mult_V_3395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3383 'zext' 'zext_ln42_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln717_1193 = zext i11 %mult_V_3396"   --->   Operation 3384 'zext' 'zext_ln717_1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3385 [1/1] (1.41ns)   --->   "%sub_ln1171_898 = sub i11 0, i11 %zext_ln717_1192"   --->   Operation 3385 'sub' 'sub_ln1171_898' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i11 %sub_ln1171_898"   --->   Operation 3386 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3387 [1/1] (1.48ns)   --->   "%sub_ln1171_899 = sub i12 %sext_ln1171_176, i12 %zext_ln1171_920"   --->   Operation 3387 'sub' 'sub_ln1171_899' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3388 [1/1] (0.00ns)   --->   "%trunc_ln717_1703 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_899, i32 1, i32 11"   --->   Operation 3388 'partselect' 'trunc_ln717_1703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3389 [1/1] (1.54ns)   --->   "%add_ln717_325 = add i13 %zext_ln1171_928, i13 %zext_ln717_1191"   --->   Operation 3389 'add' 'add_ln717_325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3390 [1/1] (0.00ns)   --->   "%mult_V_3398 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_325, i32 1, i32 12"   --->   Operation 3390 'partselect' 'mult_V_3398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln717_1194 = zext i12 %mult_V_3398"   --->   Operation 3391 'zext' 'zext_ln717_1194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3392 [1/1] (1.48ns)   --->   "%add_ln717_326 = add i12 %zext_ln1171_923, i12 %zext_ln1171_925"   --->   Operation 3392 'add' 'add_ln717_326' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3393 [1/1] (0.00ns)   --->   "%mult_V_3401 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_326, i32 1, i32 11"   --->   Operation 3393 'partselect' 'mult_V_3401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln717_1195 = zext i11 %mult_V_3401"   --->   Operation 3394 'zext' 'zext_ln717_1195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3395 [1/1] (1.54ns)   --->   "%sub_ln1171_900 = sub i13 %sext_ln1171_174, i13 %zext_ln1171_919"   --->   Operation 3395 'sub' 'sub_ln1171_900' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3396 [1/1] (0.00ns)   --->   "%trunc_ln717_1704 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_900, i32 1, i32 12"   --->   Operation 3396 'partselect' 'trunc_ln717_1704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln42_633 = zext i7 %mult_V_3407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3397 'zext' 'zext_ln42_633' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3398 [1/1] (0.00ns)   --->   "%zext_ln42_634 = zext i7 %mult_V_3407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3398 'zext' 'zext_ln42_634' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln717_1705 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_898, i32 1, i32 10"   --->   Operation 3399 'partselect' 'trunc_ln717_1705' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3400 [1/1] (1.41ns)   --->   "%sub_ln717_426 = sub i11 %zext_ln717_1192, i11 %zext_ln1171_922"   --->   Operation 3400 'sub' 'sub_ln717_426' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3401 [1/1] (0.00ns)   --->   "%mult_V_3409 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_426, i32 1, i32 10"   --->   Operation 3401 'partselect' 'mult_V_3409' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln717_1084 = sext i10 %mult_V_3409"   --->   Operation 3402 'sext' 'sext_ln717_1084' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln717_1196 = zext i14 %sext_ln717_1084"   --->   Operation 3403 'zext' 'zext_ln717_1196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3404 [1/1] (1.41ns)   --->   "%sub_ln1171_1022 = sub i11 %zext_ln1171_922, i11 %zext_ln717_1192"   --->   Operation 3404 'sub' 'sub_ln1171_1022' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3405 [1/1] (0.00ns)   --->   "%trunc_ln717_1707 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1022, i32 1, i32 10"   --->   Operation 3405 'partselect' 'trunc_ln717_1707' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln717_1197 = zext i11 %mult_V_3413"   --->   Operation 3406 'zext' 'zext_ln717_1197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln717_1085 = sext i11 %mult_V_3414"   --->   Operation 3407 'sext' 'sext_ln717_1085' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln717_1198 = zext i14 %sext_ln717_1085"   --->   Operation 3408 'zext' 'zext_ln717_1198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3409 [1/1] (1.48ns)   --->   "%sub_ln1171_901 = sub i12 %zext_ln1171_925, i12 %zext_ln1171_923"   --->   Operation 3409 'sub' 'sub_ln1171_901' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3410 [1/1] (0.00ns)   --->   "%trunc_ln717_1709 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_901, i32 1, i32 11"   --->   Operation 3410 'partselect' 'trunc_ln717_1709' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3411 [1/1] (1.54ns)   --->   "%add_ln717_327 = add i13 %zext_ln1171_928, i13 %zext_ln1171_919"   --->   Operation 3411 'add' 'add_ln717_327' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln42_97 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_327, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3412 'partselect' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3413 [1/1] (1.30ns)   --->   "%sub_ln1171_902 = sub i9 0, i9 %zext_ln1171_921"   --->   Operation 3413 'sub' 'sub_ln1171_902' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3414 [1/1] (0.00ns)   --->   "%trunc_ln717_1711 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_902, i32 1, i32 8"   --->   Operation 3414 'partselect' 'trunc_ln717_1711' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3415 [1/1] (1.54ns)   --->   "%sub_ln717_428 = sub i13 %zext_ln1171_928, i13 %zext_ln1171_919"   --->   Operation 3415 'sub' 'sub_ln717_428' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3416 [1/1] (0.00ns)   --->   "%trunc_ln717_1712 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_428, i32 1, i32 12"   --->   Operation 3416 'partselect' 'trunc_ln717_1712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln717_1087 = sext i12 %trunc_ln717_1712"   --->   Operation 3417 'sext' 'sext_ln717_1087' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln717_1200 = zext i14 %sext_ln717_1087"   --->   Operation 3418 'zext' 'zext_ln717_1200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3419 [1/1] (1.36ns)   --->   "%sub_ln1171_903 = sub i10 0, i10 %zext_ln1171_924"   --->   Operation 3419 'sub' 'sub_ln1171_903' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3420 [1/1] (0.00ns)   --->   "%trunc_ln717_1714 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_903, i32 1, i32 9"   --->   Operation 3420 'partselect' 'trunc_ln717_1714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln42_636 = zext i10 %mult_V_3443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3421 'zext' 'zext_ln42_636' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3422 [1/1] (1.54ns)   --->   "%sub_ln717_429 = sub i13 %zext_ln1171_928, i13 %zext_ln717_1191"   --->   Operation 3422 'sub' 'sub_ln717_429' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3423 [1/1] (0.00ns)   --->   "%mult_V_3445 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_429, i32 1, i32 12"   --->   Operation 3423 'partselect' 'mult_V_3445' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3424 [1/1] (0.00ns)   --->   "%zext_ln717_1202 = zext i8 %p_read_196"   --->   Operation 3424 'zext' 'zext_ln717_1202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln717_1205 = zext i8 %p_read_196"   --->   Operation 3425 'zext' 'zext_ln717_1205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln42_637 = zext i7 %mult_V_3456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3426 'zext' 'zext_ln42_637' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln42_638 = zext i7 %mult_V_3456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3427 'zext' 'zext_ln42_638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3428 [1/1] (0.00ns)   --->   "%shl_ln1171_121 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_196, i4 0"   --->   Operation 3428 'bitconcatenate' 'shl_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln1171_929 = zext i12 %shl_ln1171_121"   --->   Operation 3429 'zext' 'zext_ln1171_929' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3430 [1/1] (1.54ns)   --->   "%sub_ln1171_904 = sub i13 0, i13 %zext_ln1171_929"   --->   Operation 3430 'sub' 'sub_ln1171_904' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln717_1091 = sext i13 %sub_ln1171_904"   --->   Operation 3431 'sext' 'sext_ln717_1091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3432 [1/1] (0.00ns)   --->   "%trunc_ln717_1716 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_904, i32 1, i32 12"   --->   Operation 3432 'partselect' 'trunc_ln717_1716' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln717_1092 = sext i12 %trunc_ln717_1716"   --->   Operation 3433 'sext' 'sext_ln717_1092' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3434 [1/1] (0.00ns)   --->   "%mult_V_3463 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_196, i1 0"   --->   Operation 3434 'bitconcatenate' 'mult_V_3463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln717_1208 = zext i9 %mult_V_3463"   --->   Operation 3435 'zext' 'zext_ln717_1208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln42_639 = zext i9 %mult_V_3463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3436 'zext' 'zext_ln42_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln42_640 = zext i9 %mult_V_3463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3437 'zext' 'zext_ln42_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln717_1094 = sext i11 %mult_V_3464"   --->   Operation 3438 'sext' 'sext_ln717_1094' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln717_1210 = zext i14 %sext_ln717_1094"   --->   Operation 3439 'zext' 'zext_ln717_1210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3440 [1/1] (1.41ns)   --->   "%sub_ln1171_905 = sub i11 0, i11 %zext_ln1171_930"   --->   Operation 3440 'sub' 'sub_ln1171_905' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln717_1095 = sext i11 %sub_ln1171_905"   --->   Operation 3441 'sext' 'sext_ln717_1095' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3442 [1/1] (0.00ns)   --->   "%trunc_ln717_1718 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_905, i32 1, i32 10"   --->   Operation 3442 'partselect' 'trunc_ln717_1718' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3443 [1/1] (1.30ns)   --->   "%sub_ln1171_906 = sub i9 0, i9 %zext_ln717_1205"   --->   Operation 3443 'sub' 'sub_ln1171_906' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3444 [1/1] (0.00ns)   --->   "%trunc_ln717_1719 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_906, i32 1, i32 8"   --->   Operation 3444 'partselect' 'trunc_ln717_1719' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln1171_673 = sext i8 %trunc_ln717_1719"   --->   Operation 3445 'sext' 'sext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3446 [1/1] (1.48ns)   --->   "%sub_ln1171_1023 = sub i12 %zext_ln717_1206, i12 %zext_ln717_1209"   --->   Operation 3446 'sub' 'sub_ln1171_1023' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3447 [1/1] (0.00ns)   --->   "%trunc_ln717_1720 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1023, i32 1, i32 11"   --->   Operation 3447 'partselect' 'trunc_ln717_1720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3448 [1/1] (1.54ns)   --->   "%add_ln717_328 = add i13 %zext_ln1171_929, i13 %zext_ln717_1202"   --->   Operation 3448 'add' 'add_ln717_328' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3449 [1/1] (0.00ns)   --->   "%mult_V_3468 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_328, i32 1, i32 12"   --->   Operation 3449 'partselect' 'mult_V_3468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3450 [1/1] (0.00ns)   --->   "%zext_ln42_641 = zext i12 %mult_V_3468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3450 'zext' 'zext_ln42_641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3451 [1/1] (1.48ns)   --->   "%sub_ln1171_907 = sub i12 %sext_ln717_1095, i12 %zext_ln717_1206"   --->   Operation 3451 'sub' 'sub_ln1171_907' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3452 [1/1] (0.00ns)   --->   "%trunc_ln717_1721 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_907, i32 1, i32 11"   --->   Operation 3452 'partselect' 'trunc_ln717_1721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3453 [1/1] (0.00ns)   --->   "%zext_ln1171_931 = zext i9 %mult_V_3463"   --->   Operation 3453 'zext' 'zext_ln1171_931' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3454 [1/1] (1.36ns)   --->   "%sub_ln1171_908 = sub i10 0, i10 %zext_ln42_640"   --->   Operation 3454 'sub' 'sub_ln1171_908' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3455 [1/1] (0.00ns)   --->   "%trunc_ln717_1722 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_908, i32 1, i32 9"   --->   Operation 3455 'partselect' 'trunc_ln717_1722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3456 [1/1] (1.48ns)   --->   "%sub_ln1171_909 = sub i12 0, i12 %zext_ln717_1209"   --->   Operation 3456 'sub' 'sub_ln1171_909' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i12 %sub_ln1171_909"   --->   Operation 3457 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3458 [1/1] (1.54ns)   --->   "%sub_ln1171_910 = sub i13 %sext_ln1171_177, i13 %zext_ln717_1208"   --->   Operation 3458 'sub' 'sub_ln1171_910' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3459 [1/1] (0.00ns)   --->   "%trunc_ln717_1723 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_910, i32 1, i32 12"   --->   Operation 3459 'partselect' 'trunc_ln717_1723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3460 [1/1] (1.41ns)   --->   "%sub_ln717_431 = sub i11 %zext_ln1171_930, i11 %zext_ln717_1204"   --->   Operation 3460 'sub' 'sub_ln717_431' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3461 [1/1] (0.00ns)   --->   "%mult_V_3477 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_431, i32 1, i32 10"   --->   Operation 3461 'partselect' 'mult_V_3477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln717_1099 = sext i10 %mult_V_3477"   --->   Operation 3462 'sext' 'sext_ln717_1099' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln717_1212 = zext i14 %sext_ln717_1099"   --->   Operation 3463 'zext' 'zext_ln717_1212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3464 [1/1] (1.54ns)   --->   "%sub_ln1171_1024 = sub i13 %zext_ln717_1202, i13 %zext_ln1171_929"   --->   Operation 3464 'sub' 'sub_ln1171_1024' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3465 [1/1] (0.00ns)   --->   "%trunc_ln717_1726 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1024, i32 1, i32 12"   --->   Operation 3465 'partselect' 'trunc_ln717_1726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln42_352 = sext i12 %trunc_ln717_1726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3466 'sext' 'sext_ln42_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3467 [1/1] (0.00ns)   --->   "%zext_ln42_642 = zext i10 %mult_V_3479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3467 'zext' 'zext_ln42_642' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3468 [1/1] (1.41ns)   --->   "%sub_ln1171_1025 = sub i11 %zext_ln717_1204, i11 %zext_ln1171_930"   --->   Operation 3468 'sub' 'sub_ln1171_1025' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3469 [1/1] (0.00ns)   --->   "%trunc_ln717_1727 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1025, i32 1, i32 10"   --->   Operation 3469 'partselect' 'trunc_ln717_1727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3470 [1/1] (0.00ns)   --->   "%zext_ln717_1214 = zext i10 %mult_V_3483"   --->   Operation 3470 'zext' 'zext_ln717_1214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3471 [1/1] (1.54ns)   --->   "%sub_ln717_432 = sub i13 %zext_ln1171_929, i13 %zext_ln717_1208"   --->   Operation 3471 'sub' 'sub_ln717_432' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3472 [1/1] (0.00ns)   --->   "%trunc_ln717_1728 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_432, i32 1, i32 12"   --->   Operation 3472 'partselect' 'trunc_ln717_1728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3473 [1/1] (1.48ns)   --->   "%add_ln717_330 = add i12 %zext_ln717_1209, i12 %zext_ln717_1206"   --->   Operation 3473 'add' 'add_ln717_330' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3474 [1/1] (0.00ns)   --->   "%trunc_ln42_98 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_330, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3474 'partselect' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln717_1216 = zext i11 %mult_V_3498"   --->   Operation 3475 'zext' 'zext_ln717_1216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln42_643 = zext i11 %mult_V_3498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3476 'zext' 'zext_ln42_643' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3477 [1/1] (3.81ns)   --->   "%mul_ln717_236 = mul i13 %zext_ln717_1202, i13 22"   --->   Operation 3477 'mul' 'mul_ln717_236' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_3500 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_236, i32 1, i32 12"   --->   Operation 3478 'partselect' 'mult_V_3500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3479 [1/1] (1.54ns)   --->   "%add_ln717_331 = add i13 %zext_ln1171_929, i13 %zext_ln717_1208"   --->   Operation 3479 'add' 'add_ln717_331' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3480 [1/1] (0.00ns)   --->   "%trunc_ln42_99 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_331, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3480 'partselect' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3481 [1/1] (1.53ns)   --->   "%sub_ln1171_911 = sub i14 %sext_ln717_1091, i14 %zext_ln1171_931"   --->   Operation 3481 'sub' 'sub_ln1171_911' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3482 [1/1] (0.00ns)   --->   "%trunc_ln717_1729 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_911, i32 1, i32 13"   --->   Operation 3482 'partselect' 'trunc_ln717_1729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln1171_933 = zext i8 %p_read_195"   --->   Operation 3483 'zext' 'zext_ln1171_933' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln1171_934 = zext i8 %p_read_195"   --->   Operation 3484 'zext' 'zext_ln1171_934' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln717_1102 = sext i12 %mult_V_3520"   --->   Operation 3485 'sext' 'sext_ln717_1102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln717_1219 = zext i14 %sext_ln717_1102"   --->   Operation 3486 'zext' 'zext_ln717_1219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3487 [1/1] (0.00ns)   --->   "%shl_ln717_160 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_195, i2 0"   --->   Operation 3487 'bitconcatenate' 'shl_ln717_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln717_1220 = zext i10 %shl_ln717_160"   --->   Operation 3488 'zext' 'zext_ln717_1220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln717_1221 = zext i10 %shl_ln717_160"   --->   Operation 3489 'zext' 'zext_ln717_1221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3490 [1/1] (1.41ns)   --->   "%sub_ln717_434 = sub i11 %zext_ln717_1221, i11 %zext_ln1171_934"   --->   Operation 3490 'sub' 'sub_ln717_434' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3491 [1/1] (0.00ns)   --->   "%mult_V_3524 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_434, i32 1, i32 10"   --->   Operation 3491 'partselect' 'mult_V_3524' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3492 [1/1] (0.00ns)   --->   "%shl_ln717_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_195, i3 0"   --->   Operation 3492 'bitconcatenate' 'shl_ln717_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3493 [1/1] (0.00ns)   --->   "%zext_ln717_1224 = zext i11 %shl_ln717_161"   --->   Operation 3493 'zext' 'zext_ln717_1224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3494 [1/1] (0.00ns)   --->   "%mult_V_3534 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_195, i1 0"   --->   Operation 3494 'bitconcatenate' 'mult_V_3534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln717_1225 = zext i9 %mult_V_3534"   --->   Operation 3495 'zext' 'zext_ln717_1225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3496 [1/1] (0.00ns)   --->   "%zext_ln717_1226 = zext i9 %mult_V_3534"   --->   Operation 3496 'zext' 'zext_ln717_1226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3497 [1/1] (1.48ns)   --->   "%sub_ln717_435 = sub i12 %zext_ln717_1224, i12 %zext_ln717_1226"   --->   Operation 3497 'sub' 'sub_ln717_435' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3498 [1/1] (0.00ns)   --->   "%mult_V_3526 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_435, i32 1, i32 11"   --->   Operation 3498 'partselect' 'mult_V_3526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln717_1105 = sext i11 %mult_V_3526"   --->   Operation 3499 'sext' 'sext_ln717_1105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln717_1228 = zext i14 %sext_ln717_1105"   --->   Operation 3500 'zext' 'zext_ln717_1228' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln1171_937 = zext i9 %mult_V_3534"   --->   Operation 3501 'zext' 'zext_ln1171_937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3502 [1/1] (1.48ns)   --->   "%sub_ln1171_913 = sub i12 %zext_ln717_1226, i12 %zext_ln717_1224"   --->   Operation 3502 'sub' 'sub_ln1171_913' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3503 [1/1] (0.00ns)   --->   "%trunc_ln717_1735 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_913, i32 1, i32 11"   --->   Operation 3503 'partselect' 'trunc_ln717_1735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3504 [1/1] (1.48ns)   --->   "%sub_ln1171_914 = sub i12 0, i12 %zext_ln717_1224"   --->   Operation 3504 'sub' 'sub_ln1171_914' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln717_1108 = sext i12 %sub_ln1171_914"   --->   Operation 3505 'sext' 'sext_ln717_1108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3506 [1/1] (0.00ns)   --->   "%trunc_ln717_1736 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_914, i32 1, i32 11"   --->   Operation 3506 'partselect' 'trunc_ln717_1736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3507 [1/1] (1.54ns)   --->   "%sub_ln717_436 = sub i13 %zext_ln717_1218, i13 %zext_ln717_1220"   --->   Operation 3507 'sub' 'sub_ln717_436' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3508 [1/1] (0.00ns)   --->   "%mult_V_3532 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_436, i32 1, i32 12"   --->   Operation 3508 'partselect' 'mult_V_3532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln717_1111 = sext i12 %mult_V_3532"   --->   Operation 3509 'sext' 'sext_ln717_1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3510 [1/1] (0.00ns)   --->   "%zext_ln717_1230 = zext i14 %sext_ln717_1111"   --->   Operation 3510 'zext' 'zext_ln717_1230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3511 [1/1] (1.30ns)   --->   "%sub_ln1171_915 = sub i9 0, i9 %zext_ln1171_933"   --->   Operation 3511 'sub' 'sub_ln1171_915' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3512 [1/1] (0.00ns)   --->   "%trunc_ln717_1738 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_915, i32 1, i32 8"   --->   Operation 3512 'partselect' 'trunc_ln717_1738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln42_354 = sext i8 %trunc_ln717_1738" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3513 'sext' 'sext_ln42_354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln42_355 = sext i8 %trunc_ln717_1738" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3514 'sext' 'sext_ln42_355' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3515 [1/1] (0.00ns)   --->   "%zext_ln42_644 = zext i9 %mult_V_3534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3515 'zext' 'zext_ln42_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3516 [1/1] (1.36ns)   --->   "%sub_ln1171_916 = sub i10 0, i10 %zext_ln1171_937"   --->   Operation 3516 'sub' 'sub_ln1171_916' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3517 [1/1] (0.00ns)   --->   "%trunc_ln717_1739 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_916, i32 1, i32 9"   --->   Operation 3517 'partselect' 'trunc_ln717_1739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln1171_679 = sext i9 %trunc_ln717_1739"   --->   Operation 3518 'sext' 'sext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln717_1231 = zext i12 %mult_V_3544"   --->   Operation 3519 'zext' 'zext_ln717_1231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3520 [1/1] (1.54ns)   --->   "%sub_ln1171_917 = sub i13 %sext_ln717_1108, i13 %zext_ln717_1225"   --->   Operation 3520 'sub' 'sub_ln1171_917' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3521 [1/1] (0.00ns)   --->   "%trunc_ln717_1743 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_917, i32 1, i32 12"   --->   Operation 3521 'partselect' 'trunc_ln717_1743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3522 [1/1] (1.54ns)   --->   "%sub_ln1171_918 = sub i13 %sext_ln717_1108, i13 %zext_ln1171_935"   --->   Operation 3522 'sub' 'sub_ln1171_918' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3523 [1/1] (0.00ns)   --->   "%trunc_ln717_1744 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_918, i32 1, i32 12"   --->   Operation 3523 'partselect' 'trunc_ln717_1744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3524 [1/1] (1.48ns)   --->   "%add_ln717_333 = add i12 %zext_ln717_1224, i12 %zext_ln1171_936"   --->   Operation 3524 'add' 'add_ln717_333' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln42_100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_333, i32 1, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3525 'partselect' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3526 [1/1] (1.54ns)   --->   "%add_ln717_334 = add i13 %zext_ln717_1218, i13 %zext_ln717_1220"   --->   Operation 3526 'add' 'add_ln717_334' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3527 [1/1] (0.00ns)   --->   "%mult_V_3572 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_334, i32 1, i32 12"   --->   Operation 3527 'partselect' 'mult_V_3572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln717_1233 = zext i12 %mult_V_3572"   --->   Operation 3528 'zext' 'zext_ln717_1233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3529 [1/1] (1.54ns)   --->   "%sub_ln717_437 = sub i13 %zext_ln717_1218, i13 %zext_ln717_1225"   --->   Operation 3529 'sub' 'sub_ln717_437' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3530 [1/1] (0.00ns)   --->   "%mult_V_3581 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_437, i32 1, i32 12"   --->   Operation 3530 'partselect' 'mult_V_3581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln717_1114 = sext i12 %mult_V_3581"   --->   Operation 3531 'sext' 'sext_ln717_1114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln717_1234 = zext i14 %sext_ln717_1114"   --->   Operation 3532 'zext' 'zext_ln717_1234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3533 [1/1] (1.48ns)   --->   "%add_ln712_1484 = add i11 %trunc_ln42_s, i11 %zext_ln42_293"   --->   Operation 3533 'add' 'add_ln712_1484' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3534 [1/1] (1.48ns)   --->   "%add_ln712_1491 = add i12 %zext_ln717_816, i12 %zext_ln717_894"   --->   Operation 3534 'add' 'add_ln712_1491' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3535 [1/1] (1.48ns)   --->   "%add_ln712_1494 = add i12 %zext_ln717_905, i12 %zext_ln42_464"   --->   Operation 3535 'add' 'add_ln712_1494' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3536 [1/1] (1.30ns)   --->   "%add_ln712_1498 = add i9 %zext_ln1171_479, i9 %zext_ln1171_904"   --->   Operation 3536 'add' 'add_ln712_1498' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3537 [1/1] (1.36ns)   --->   "%add_ln712_1512 = add i10 %sext_ln42_242, i10 %sext_ln717_875"   --->   Operation 3537 'add' 'add_ln712_1512' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1532 = add i12 %trunc_ln42_95, i12 %zext_ln1171_665"   --->   Operation 3538 'add' 'add_ln712_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3539 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1533 = add i12 %add_ln712_1532, i12 %zext_ln717_1094"   --->   Operation 3539 'add' 'add_ln712_1533' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3540 [1/1] (1.52ns)   --->   "%add_ln712_1564 = add i15 %zext_ln42_339, i15 %zext_ln717_725"   --->   Operation 3540 'add' 'add_ln712_1564' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3541 [1/1] (1.54ns)   --->   "%add_ln712_1568 = add i13 %zext_ln42_406, i13 %zext_ln717_885"   --->   Operation 3541 'add' 'add_ln712_1568' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3542 [1/1] (1.41ns)   --->   "%add_ln712_1569 = add i11 %zext_ln717_923, i11 %zext_ln717_983"   --->   Operation 3542 'add' 'add_ln712_1569' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3543 [1/1] (1.52ns)   --->   "%add_ln712_1572 = add i15 %zext_ln717_1120, i15 %zext_ln42_616"   --->   Operation 3543 'add' 'add_ln712_1572' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3544 [1/1] (1.30ns)   --->   "%add_ln712_1574 = add i9 %zext_ln1171_773, i9 %zext_ln1171_855"   --->   Operation 3544 'add' 'add_ln712_1574' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln712_409 = zext i9 %add_ln712_1574"   --->   Operation 3545 'zext' 'zext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3546 [1/1] (1.36ns)   --->   "%add_ln712_1575 = add i10 %zext_ln712_409, i10 %zext_ln1171_513"   --->   Operation 3546 'add' 'add_ln712_1575' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3547 [1/1] (1.31ns)   --->   "%add_ln712_1599 = add i8 %zext_ln717_617, i8 %zext_ln717_635"   --->   Operation 3547 'add' 'add_ln712_1599' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3548 [1/1] (1.48ns)   --->   "%add_ln712_1600 = add i11 %trunc_ln42_67, i11 %zext_ln717_818"   --->   Operation 3548 'add' 'add_ln712_1600' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3549 [1/1] (1.54ns)   --->   "%add_ln712_1608 = add i12 %trunc_ln42_81, i12 %zext_ln42_500"   --->   Operation 3549 'add' 'add_ln712_1608' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3550 [1/1] (1.30ns)   --->   "%add_ln712_1613 = add i9 %zext_ln1171_544, i9 %zext_ln1171_743"   --->   Operation 3550 'add' 'add_ln712_1613' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln712_419 = zext i9 %add_ln712_1613"   --->   Operation 3551 'zext' 'zext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3552 [1/1] (1.36ns)   --->   "%add_ln712_1614 = add i10 %zext_ln712_419, i10 %zext_ln1171_476"   --->   Operation 3552 'add' 'add_ln712_1614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3553 [1/1] (1.41ns)   --->   "%add_ln712_1627 = add i11 %zext_ln717_975, i11 %zext_ln42_562"   --->   Operation 3553 'add' 'add_ln712_1627' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln712_423 = zext i11 %add_ln712_1627"   --->   Operation 3554 'zext' 'zext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3555 [1/1] (1.48ns)   --->   "%add_ln712_1628 = add i11 %mult_V_3396, i11 %zext_ln1171_829"   --->   Operation 3555 'add' 'add_ln712_1628' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3556 [1/1] (0.00ns)   --->   "%zext_ln712_424 = zext i11 %add_ln712_1628"   --->   Operation 3556 'zext' 'zext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3557 [1/1] (1.48ns)   --->   "%add_ln712_1629 = add i12 %zext_ln712_424, i12 %zext_ln712_423"   --->   Operation 3557 'add' 'add_ln712_1629' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3558 [1/1] (1.48ns)   --->   "%add_ln712_1636 = add i12 %sext_ln42_171, i12 %sext_ln717_711"   --->   Operation 3558 'add' 'add_ln712_1636' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3559 [1/1] (1.54ns)   --->   "%add_ln712_1645 = add i13 %sext_ln717_1018, i13 %sext_ln42_339"   --->   Operation 3559 'add' 'add_ln712_1645' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3560 [1/1] (1.48ns)   --->   "%add_ln712_1646 = add i13 %sext_ln1171_673, i13 %zext_ln42_647"   --->   Operation 3560 'add' 'add_ln712_1646' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3561 [1/1] (1.52ns)   --->   "%add_ln712_1651 = add i15 %zext_ln717_624, i15 %zext_ln717_636"   --->   Operation 3561 'add' 'add_ln712_1651' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3562 [1/1] (1.52ns)   --->   "%add_ln712_1652 = add i15 %zext_ln717_654, i15 %zext_ln717_666"   --->   Operation 3562 'add' 'add_ln712_1652' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3563 [1/1] (1.52ns)   --->   "%add_ln712_1695 = add i15 %zext_ln42_314, i15 %zext_ln717_692"   --->   Operation 3563 'add' 'add_ln712_1695' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3564 [1/1] (1.36ns)   --->   "%add_ln712_1697 = add i10 %zext_ln1171_588, i10 %zext_ln42_365"   --->   Operation 3564 'add' 'add_ln712_1697' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3565 [1/1] (0.00ns)   --->   "%zext_ln712_437 = zext i10 %add_ln712_1697"   --->   Operation 3565 'zext' 'zext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3566 [1/1] (1.48ns)   --->   "%add_ln712_1698 = add i12 %zext_ln712_437, i12 %zext_ln717_708"   --->   Operation 3566 'add' 'add_ln712_1698' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3567 [1/1] (1.41ns)   --->   "%add_ln712_1702 = add i11 %zext_ln1171_722, i11 %zext_ln42_453"   --->   Operation 3567 'add' 'add_ln712_1702' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3568 [1/1] (1.54ns)   --->   "%add_ln712_1706 = add i12 %zext_ln42_493, i12 %trunc_ln42_82"   --->   Operation 3568 'add' 'add_ln712_1706' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3569 [1/1] (1.54ns)   --->   "%add_ln712_1711 = add i12 %trunc_ln42_94, i12 %zext_ln717_1160"   --->   Operation 3569 'add' 'add_ln712_1711' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3570 [1/1] (1.36ns)   --->   "%add_ln712_1713 = add i9 %zext_ln42_634, i9 192"   --->   Operation 3570 'add' 'add_ln712_1713' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln712_448 = zext i9 %add_ln712_1713"   --->   Operation 3571 'zext' 'zext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3572 [1/1] (1.30ns)   --->   "%add_ln712_1714 = add i9 %zext_ln1171_487, i9 %zext_ln1171_833"   --->   Operation 3572 'add' 'add_ln712_1714' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln712_449 = zext i9 %add_ln712_1714"   --->   Operation 3573 'zext' 'zext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3574 [1/1] (1.36ns)   --->   "%add_ln712_1715 = add i10 %zext_ln712_449, i10 %zext_ln712_448"   --->   Operation 3574 'add' 'add_ln712_1715' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3575 [1/1] (1.36ns)   --->   "%add_ln712_1729 = add i10 %sext_ln717_844, i10 %sext_ln42_260"   --->   Operation 3575 'add' 'add_ln712_1729' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3576 [1/1] (1.48ns)   --->   "%add_ln712_1737 = add i11 %mult_V_272, i11 %zext_ln717_693"   --->   Operation 3576 'add' 'add_ln712_1737' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3577 [1/1] (1.41ns)   --->   "%add_ln712_1749 = add i11 %zext_ln42_580, i11 %zext_ln1171_871"   --->   Operation 3577 'add' 'add_ln712_1749' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3578 [1/1] (1.41ns)   --->   "%add_ln712_1750 = add i11 %zext_ln717_1139, i11 %zext_ln1171_744"   --->   Operation 3578 'add' 'add_ln712_1750' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3579 [1/1] (1.41ns)   --->   "%add_ln712_1777 = add i10 %mult_V_579, i10 %zext_ln42_340"   --->   Operation 3579 'add' 'add_ln712_1777' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3580 [1/1] (1.52ns)   --->   "%add_ln712_1788 = add i15 %zext_ln717_1084, i15 %zext_ln42_570"   --->   Operation 3580 'add' 'add_ln712_1788' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3581 [1/1] (1.52ns)   --->   "%add_ln712_1791 = add i15 %zext_ln717_1187, i15 %zext_ln42_633"   --->   Operation 3581 'add' 'add_ln712_1791' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3582 [1/1] (0.00ns)   --->   "%or_ln712_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_235"   --->   Operation 3582 'bitconcatenate' 'or_ln712_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln712_472 = zext i9 %or_ln712_3"   --->   Operation 3583 'zext' 'zext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3584 [1/1] (1.41ns)   --->   "%add_ln712_1793 = add i11 %zext_ln712_472, i11 %zext_ln717_1214"   --->   Operation 3584 'add' 'add_ln712_1793' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3585 [1/1] (1.48ns)   --->   "%add_ln712_1820 = add i11 %trunc_ln42_66, i11 %zext_ln42_398"   --->   Operation 3585 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3586 [1/1] (0.00ns)   --->   "%zext_ln712_476 = zext i11 %add_ln712_1820"   --->   Operation 3586 'zext' 'zext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3587 [1/1] (1.48ns)   --->   "%add_ln712_1821 = add i12 %zext_ln712_476, i12 %zext_ln717_786"   --->   Operation 3587 'add' 'add_ln712_1821' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3588 [1/1] (1.52ns)   --->   "%add_ln712_1831 = add i15 %zext_ln717_1092, i15 %zext_ln42_577"   --->   Operation 3588 'add' 'add_ln712_1831' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3589 [1/1] (1.48ns)   --->   "%add_ln712_1834 = add i11 %zext_ln42_605, i11 %mult_V_3351"   --->   Operation 3589 'add' 'add_ln712_1834' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3590 [1/1] (0.00ns)   --->   "%zext_ln712_484 = zext i11 %add_ln712_1834"   --->   Operation 3590 'zext' 'zext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3591 [1/1] (1.54ns)   --->   "%add_ln712_1835 = add i12 %zext_ln712_484, i12 %trunc_ln42_93"   --->   Operation 3591 'add' 'add_ln712_1835' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3592 [1/1] (1.30ns)   --->   "%add_ln712_1836 = add i9 %zext_ln1171_544, i9 64"   --->   Operation 3592 'add' 'add_ln712_1836' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln712_486 = zext i9 %add_ln712_1836"   --->   Operation 3593 'zext' 'zext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3594 [1/1] (1.36ns)   --->   "%add_ln712_1837 = add i10 %zext_ln712_486, i10 %zext_ln42_640"   --->   Operation 3594 'add' 'add_ln712_1837' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3595 [1/1] (1.48ns)   --->   "%add_ln712_1843 = add i12 %sext_ln717_594, i12 %sext_ln717_619"   --->   Operation 3595 'add' 'add_ln712_1843' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3596 [1/1] (1.48ns)   --->   "%add_ln712_1873 = add i11 %zext_ln42_465, i11 %trunc_ln42_80"   --->   Operation 3596 'add' 'add_ln712_1873' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3597 [1/1] (1.54ns)   --->   "%add_ln712_1874 = add i12 %mult_V_2562, i12 %zext_ln717_1100"   --->   Operation 3597 'add' 'add_ln712_1874' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3598 [1/1] (1.41ns)   --->   "%add_ln712_1879 = add i10 %zext_ln42_640, i10 704"   --->   Operation 3598 'add' 'add_ln712_1879' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3599 [1/1] (1.54ns)   --->   "%add_ln712_1889 = add i13 %sext_ln717_584, i13 %sext_ln1171_426"   --->   Operation 3599 'add' 'add_ln712_1889' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1916 = add i12 %zext_ln717_1038, i12 %trunc_ln42_88"   --->   Operation 3600 'add' 'add_ln712_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3601 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1917 = add i12 %add_ln712_1916, i12 %zext_ln42_513"   --->   Operation 3601 'add' 'add_ln712_1917' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3602 [1/1] (1.48ns)   --->   "%add_ln712_1919 = add i11 %zext_ln717_1121, i11 %mult_V_3288"   --->   Operation 3602 'add' 'add_ln712_1919' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3603 [1/1] (1.52ns)   --->   "%add_ln712_1921 = add i15 %zext_ln717_1210, i15 32704"   --->   Operation 3603 'add' 'add_ln712_1921' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i15 %add_ln712_1921"   --->   Operation 3604 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3605 [1/1] (1.53ns)   --->   "%add_ln712_1922 = add i16 %sext_ln712_1, i16 %zext_ln717_1188"   --->   Operation 3605 'add' 'add_ln712_1922' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3606 [1/1] (1.41ns)   --->   "%add_ln712_1939 = add i11 %zext_ln42_381, i11 %zext_ln1171_660"   --->   Operation 3606 'add' 'add_ln712_1939' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3607 [1/1] (1.52ns)   --->   "%add_ln712_1944 = add i15 %zext_ln717_1065, i15 %zext_ln717_1081"   --->   Operation 3607 'add' 'add_ln712_1944' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3608 [1/1] (1.48ns)   --->   "%add_ln712_1946 = add i11 %mult_V_2891, i11 %zext_ln42_638"   --->   Operation 3608 'add' 'add_ln712_1946' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln712_510 = zext i11 %add_ln712_1946"   --->   Operation 3609 'zext' 'zext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3610 [1/1] (1.41ns)   --->   "%add_ln712_1947 = add i10 %zext_ln1171_595, i10 448"   --->   Operation 3610 'add' 'add_ln712_1947' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3611 [1/1] (0.00ns)   --->   "%zext_ln712_511 = zext i10 %add_ln712_1947"   --->   Operation 3611 'zext' 'zext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3612 [1/1] (1.48ns)   --->   "%add_ln712_1948 = add i12 %zext_ln712_511, i12 %zext_ln712_510"   --->   Operation 3612 'add' 'add_ln712_1948' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3613 [1/1] (1.48ns)   --->   "%add_ln712_1966 = add i12 %sext_ln42_307, i12 %sext_ln1171_647"   --->   Operation 3613 'add' 'add_ln712_1966' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3614 [1/1] (1.41ns)   --->   "%add_ln712_1968 = add i11 %zext_ln717_612, i11 %zext_ln717_652"   --->   Operation 3614 'add' 'add_ln712_1968' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3615 [1/1] (1.36ns)   --->   "%add_ln712_1983 = add i10 %zext_ln1171_796, i10 %zext_ln42_536"   --->   Operation 3615 'add' 'add_ln712_1983' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3616 [1/1] (0.00ns)   --->   "%zext_ln712_519 = zext i10 %add_ln712_1983"   --->   Operation 3616 'zext' 'zext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3617 [1/1] (1.54ns)   --->   "%add_ln712_1984 = add i12 %zext_ln712_519, i12 %trunc_ln42_82"   --->   Operation 3617 'add' 'add_ln712_1984' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3618 [1/1] (0.00ns)   --->   "%zext_ln712_525 = zext i11 %add_ln712_2012"   --->   Operation 3618 'zext' 'zext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2013 = add i12 %zext_ln717_755, i12 %zext_ln42_401"   --->   Operation 3619 'add' 'add_ln712_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3620 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2014 = add i12 %add_ln712_2013, i12 %zext_ln712_525"   --->   Operation 3620 'add' 'add_ln712_2014' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3621 [1/1] (1.54ns)   --->   "%add_ln712_2015 = add i12 %trunc_ln42_69, i12 %zext_ln717_868"   --->   Operation 3621 'add' 'add_ln712_2015' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3622 [1/1] (1.54ns)   --->   "%add_ln712_2016 = add i12 %zext_ln42_464, i12 %trunc_ln42_79"   --->   Operation 3622 'add' 'add_ln712_2016' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln712_528 = zext i12 %add_ln712_2016"   --->   Operation 3623 'zext' 'zext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3624 [1/1] (1.52ns)   --->   "%add_ln712_2017 = add i15 %zext_ln712_528, i15 %zext_ln717_873"   --->   Operation 3624 'add' 'add_ln712_2017' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2021 = add i12 %zext_ln717_1064, i12 %zext_ln42_571"   --->   Operation 3625 'add' 'add_ln712_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3626 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2022 = add i12 %add_ln712_2021, i12 %zext_ln717_1047"   --->   Operation 3626 'add' 'add_ln712_2022' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3627 [1/1] (1.36ns)   --->   "%add_ln712_2040 = add i10 %sext_ln42_224, i10 %sext_ln1171_577"   --->   Operation 3627 'add' 'add_ln712_2040' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3628 [1/1] (1.54ns)   --->   "%add_ln712_2041 = add i13 %sext_ln717_963, i13 %sext_ln42_289"   --->   Operation 3628 'add' 'add_ln712_2041' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3629 [1/1] (1.41ns)   --->   "%add_ln712_2059 = add i11 %zext_ln42_541, i11 %zext_ln1171_846"   --->   Operation 3629 'add' 'add_ln712_2059' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3630 [1/1] (1.48ns)   --->   "%add_ln712_2060 = add i11 %zext_ln717_1121, i11 %mult_V_3336"   --->   Operation 3630 'add' 'add_ln712_2060' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3631 [1/1] (1.52ns)   --->   "%add_ln712_2063 = add i15 %zext_ln717_1210, i15 384"   --->   Operation 3631 'add' 'add_ln712_2063' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3632 [1/1] (0.00ns)   --->   "%zext_ln712_541 = zext i15 %add_ln712_2063"   --->   Operation 3632 'zext' 'zext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3633 [1/1] (1.53ns)   --->   "%add_ln712_2064 = add i16 %zext_ln712_541, i16 %zext_ln717_1200"   --->   Operation 3633 'add' 'add_ln712_2064' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3634 [1/1] (1.52ns)   --->   "%add_ln712_2093 = add i15 %zext_ln717_654, i15 %zext_ln42_310"   --->   Operation 3634 'add' 'add_ln712_2093' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3635 [1/1] (1.52ns)   --->   "%add_ln712_2094 = add i15 %zext_ln717_721, i15 %zext_ln717_791"   --->   Operation 3635 'add' 'add_ln712_2094' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3636 [1/1] (1.54ns)   --->   "%add_ln712_2097 = add i12 %trunc_ln42_71, i12 %zext_ln42_442"   --->   Operation 3636 'add' 'add_ln712_2097' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3637 [1/1] (1.48ns)   --->   "%add_ln712_2099 = add i12 %zext_ln717_926, i12 %zext_ln42_490"   --->   Operation 3637 'add' 'add_ln712_2099' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3638 [1/1] (0.00ns)   --->   "%zext_ln712_548 = zext i12 %add_ln712_2099"   --->   Operation 3638 'zext' 'zext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3639 [1/1] (1.54ns)   --->   "%add_ln712_2100 = add i13 %zext_ln712_548, i13 %zext_ln42_451"   --->   Operation 3639 'add' 'add_ln712_2100' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3640 [1/1] (1.54ns)   --->   "%add_ln712_2108 = add i12 %zext_ln717_1197, i12 %trunc_ln42_99"   --->   Operation 3640 'add' 'add_ln712_2108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3641 [1/1] (1.30ns)   --->   "%add_ln712_2110 = add i9 %zext_ln42_600, i9 %zext_ln1171_904"   --->   Operation 3641 'add' 'add_ln712_2110' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln712_554 = zext i9 %add_ln712_2110"   --->   Operation 3642 'zext' 'zext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3643 [1/1] (1.48ns)   --->   "%add_ln712_2111 = add i11 %zext_ln712_554, i11 640"   --->   Operation 3643 'add' 'add_ln712_2111' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3644 [1/1] (1.54ns)   --->   "%add_ln712_2126 = add i13 %sext_ln1171_626, i13 %sext_ln42_335"   --->   Operation 3644 'add' 'add_ln712_2126' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3645 [1/1] (1.52ns)   --->   "%add_ln712_2136 = add i15 %zext_ln42_558, i15 %zext_ln717_1108"   --->   Operation 3645 'add' 'add_ln712_2136' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3646 [1/1] (1.52ns)   --->   "%add_ln712_2137 = add i15 %zext_ln42_591, i15 %zext_ln717_1145"   --->   Operation 3646 'add' 'add_ln712_2137' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln712_562 = zext i10 %add_ln712_2139"   --->   Operation 3647 'zext' 'zext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2140 = add i11 %zext_ln717_1214, i11 448"   --->   Operation 3648 'add' 'add_ln712_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3649 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2141 = add i11 %add_ln712_2140, i11 %zext_ln712_562"   --->   Operation 3649 'add' 'add_ln712_2141' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3650 [1/1] (1.54ns)   --->   "%add_ln712_2179 = add i12 %zext_ln717_1132, i12 %mult_V_3191"   --->   Operation 3650 'add' 'add_ln712_2179' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3651 [1/1] (1.52ns)   --->   "%add_ln712_2182 = add i15 %zext_ln717_1212, i15 256"   --->   Operation 3651 'add' 'add_ln712_2182' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3652 [1/1] (1.30ns)   --->   "%add_ln712_2184 = add i9 %zext_ln1171_855, i9 %zext_ln1171_921"   --->   Operation 3652 'add' 'add_ln712_2184' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln712_574 = zext i9 %add_ln712_2184"   --->   Operation 3653 'zext' 'zext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3654 [1/1] (1.36ns)   --->   "%add_ln712_2185 = add i10 %zext_ln712_574, i10 %zext_ln1171_792"   --->   Operation 3654 'add' 'add_ln712_2185' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3655 [1/1] (1.48ns)   --->   "%add_ln712_2195 = add i12 %sext_ln42_226, i12 %sext_ln42_232"   --->   Operation 3655 'add' 'add_ln712_2195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3656 [1/1] (1.54ns)   --->   "%add_ln712_2210 = add i12 %zext_ln717_691, i12 %trunc_ln42_56"   --->   Operation 3656 'add' 'add_ln712_2210' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3657 [1/1] (1.52ns)   --->   "%add_ln712_2211 = add i15 %zext_ln42_367, i15 %zext_ln717_792"   --->   Operation 3657 'add' 'add_ln712_2211' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3658 [1/1] (1.52ns)   --->   "%add_ln712_2214 = add i15 %zext_ln717_879, i15 %zext_ln42_473"   --->   Operation 3658 'add' 'add_ln712_2214' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3659 [1/1] (1.52ns)   --->   "%add_ln712_2215 = add i15 %zext_ln717_981, i15 %zext_ln42_506"   --->   Operation 3659 'add' 'add_ln712_2215' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3660 [1/1] (1.52ns)   --->   "%add_ln712_2219 = add i15 %zext_ln42_509, i15 %zext_ln717_1109"   --->   Operation 3660 'add' 'add_ln712_2219' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3661 [1/1] (1.48ns)   --->   "%add_ln712_2223 = add i11 %mult_V_3413, i11 320"   --->   Operation 3661 'add' 'add_ln712_2223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3662 [1/1] (1.30ns)   --->   "%add_ln712_2225 = add i9 %zext_ln1171_827, i9 %zext_ln1171_912"   --->   Operation 3662 'add' 'add_ln712_2225' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3663 [1/1] (0.00ns)   --->   "%zext_ln712_585 = zext i9 %add_ln712_2225"   --->   Operation 3663 'zext' 'zext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3664 [1/1] (1.36ns)   --->   "%add_ln712_2226 = add i10 %zext_ln712_585, i10 %zext_ln1171_460"   --->   Operation 3664 'add' 'add_ln712_2226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3665 [1/1] (1.41ns)   --->   "%add_ln712_2241 = add i11 %sext_ln717_976, i11 %sext_ln42_299"   --->   Operation 3665 'add' 'add_ln712_2241' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3666 [1/1] (1.54ns)   --->   "%add_ln712_2251 = add i12 %zext_ln717_699, i12 %trunc_ln42_57"   --->   Operation 3666 'add' 'add_ln712_2251' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2264 = add i15 %zext_ln42_637, i15 %zext_ln717_1219"   --->   Operation 3667 'add' 'add_ln712_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3668 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2265 = add i15 %add_ln712_2264, i15 %zext_ln42_616"   --->   Operation 3668 'add' 'add_ln712_2265' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3669 [1/1] (1.30ns)   --->   "%add_ln712_2266 = add i9 %zext_ln42_289, i9 %zext_ln42_600"   --->   Operation 3669 'add' 'add_ln712_2266' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3670 [1/1] (1.52ns)   --->   "%add_ln712_2286 = add i15 %zext_ln42_320, i15 %zext_ln717_690"   --->   Operation 3670 'add' 'add_ln712_2286' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3671 [1/1] (1.54ns)   --->   "%add_ln712_2288 = add i12 %zext_ln42_356, i12 %trunc_ln42_63"   --->   Operation 3671 'add' 'add_ln712_2288' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3672 [1/1] (0.00ns)   --->   "%zext_ln712_600 = zext i12 %add_ln712_2288"   --->   Operation 3672 'zext' 'zext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3673 [1/1] (1.52ns)   --->   "%add_ln712_2289 = add i15 %zext_ln712_600, i15 %zext_ln717_727"   --->   Operation 3673 'add' 'add_ln712_2289' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3674 [1/1] (1.54ns)   --->   "%add_ln712_2299 = add i12 %mult_V_1795, i12 %zext_ln42_460"   --->   Operation 3674 'add' 'add_ln712_2299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3675 [1/1] (0.00ns)   --->   "%zext_ln712_605 = zext i12 %add_ln712_2299"   --->   Operation 3675 'zext' 'zext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3676 [1/1] (1.54ns)   --->   "%add_ln712_2300 = add i13 %zext_ln712_605, i13 %zext_ln42_441"   --->   Operation 3676 'add' 'add_ln712_2300' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3677 [1/1] (1.48ns)   --->   "%add_ln712_2303 = add i11 %zext_ln717_985, i11 %mult_V_2627"   --->   Operation 3677 'add' 'add_ln712_2303' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3678 [1/1] (0.00ns)   --->   "%zext_ln712_607 = zext i11 %add_ln712_2303"   --->   Operation 3678 'zext' 'zext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3679 [1/1] (1.48ns)   --->   "%add_ln712_2304 = add i12 %zext_ln712_607, i12 %zext_ln717_938"   --->   Operation 3679 'add' 'add_ln712_2304' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3680 [1/1] (1.48ns)   --->   "%add_ln712_2305 = add i11 %mult_V_2883, i11 %zext_ln717_1121"   --->   Operation 3680 'add' 'add_ln712_2305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3681 [1/1] (1.52ns)   --->   "%add_ln712_2308 = add i15 %zext_ln717_1169, i15 %zext_ln42_629"   --->   Operation 3681 'add' 'add_ln712_2308' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3682 [1/1] (1.30ns)   --->   "%add_ln712_2310 = add i9 %zext_ln1171_562, i9 %zext_ln1171_933"   --->   Operation 3682 'add' 'add_ln712_2310' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3683 [1/1] (0.00ns)   --->   "%zext_ln712_611 = zext i9 %add_ln712_2310"   --->   Operation 3683 'zext' 'zext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3684 [1/1] (1.36ns)   --->   "%add_ln712_2311 = add i10 %zext_ln712_611, i10 %zext_ln1171_521"   --->   Operation 3684 'add' 'add_ln712_2311' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3685 [1/1] (1.41ns)   --->   "%add_ln712_2331 = add i11 %zext_ln717_682, i11 %zext_ln42_328"   --->   Operation 3685 'add' 'add_ln712_2331' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3686 [1/1] (1.41ns)   --->   "%add_ln712_2336 = add i10 %zext_ln42_340, i10 %trunc_ln42_58"   --->   Operation 3686 'add' 'add_ln712_2336' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3687 [1/1] (1.48ns)   --->   "%add_ln712_2340 = add i12 %zext_ln42_442, i12 %zext_ln717_886"   --->   Operation 3687 'add' 'add_ln712_2340' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2347 = add i11 %zext_ln42_572, i11 %zext_ln1171_889"   --->   Operation 3688 'add' 'add_ln712_2347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3689 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2348 = add i11 %add_ln712_2347, i11 %zext_ln42_566"   --->   Operation 3689 'add' 'add_ln712_2348' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3690 [1/1] (1.54ns)   --->   "%add_ln712_2359 = add i13 %sext_ln42_116, i13 %sext_ln42_122"   --->   Operation 3690 'add' 'add_ln712_2359' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3691 [1/1] (1.30ns)   --->   "%add_ln712_2363 = add i9 %sext_ln717_629, i9 %sext_ln717_665"   --->   Operation 3691 'add' 'add_ln712_2363' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln712_703 = sext i9 %add_ln712_2363"   --->   Operation 3692 'sext' 'sext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3693 [1/1] (1.48ns)   --->   "%add_ln712_2364 = add i12 %sext_ln712_703, i12 %sext_ln1171_428"   --->   Operation 3693 'add' 'add_ln712_2364' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3694 [1/1] (1.48ns)   --->   "%add_ln712_2387 = add i12 %zext_ln1171_769, i12 %zext_ln42_493"   --->   Operation 3694 'add' 'add_ln712_2387' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3695 [1/1] (1.48ns)   --->   "%add_ln712_2388 = add i11 %mult_V_2437, i11 %zext_ln42_541"   --->   Operation 3695 'add' 'add_ln712_2388' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3696 [1/1] (1.54ns)   --->   "%add_ln712_2393 = add i12 %trunc_ln42_96, i12 %zext_ln1171_699"   --->   Operation 3696 'add' 'add_ln712_2393' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3697 [1/1] (1.48ns)   --->   "%add_ln712_2407 = add i11 %zext_ln42_280, i11 %mult_V_323"   --->   Operation 3697 'add' 'add_ln712_2407' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3698 [1/1] (1.54ns)   --->   "%add_ln712_2408 = add i12 %zext_ln42_345, i12 %trunc_ln42_61"   --->   Operation 3698 'add' 'add_ln712_2408' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2412 = add i12 %zext_ln717_819, i12 %zext_ln717_898"   --->   Operation 3699 'add' 'add_ln712_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3700 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2413 = add i12 %add_ln712_2412, i12 %zext_ln42_379"   --->   Operation 3700 'add' 'add_ln712_2413' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3701 [1/1] (1.52ns)   --->   "%add_ln712_2418 = add i15 %zext_ln42_485, i15 %zext_ln717_991"   --->   Operation 3701 'add' 'add_ln712_2418' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3702 [1/1] (1.41ns)   --->   "%add_ln712_2429 = add i10 %zext_ln1171_521, i10 704"   --->   Operation 3702 'add' 'add_ln712_2429' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln712_649 = zext i10 %add_ln712_2429"   --->   Operation 3703 'zext' 'zext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3704 [1/1] (1.30ns)   --->   "%add_ln712_2430 = add i9 %zext_ln1171_708, i9 %zext_ln1171_793"   --->   Operation 3704 'add' 'add_ln712_2430' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln712_650 = zext i9 %add_ln712_2430"   --->   Operation 3705 'zext' 'zext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3706 [1/1] (1.36ns)   --->   "%add_ln712_2431 = add i10 %zext_ln712_650, i10 %zext_ln1171_553"   --->   Operation 3706 'add' 'add_ln712_2431' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3707 [1/1] (0.00ns)   --->   "%zext_ln712_651 = zext i10 %add_ln712_2431"   --->   Operation 3707 'zext' 'zext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3708 [1/1] (1.41ns)   --->   "%add_ln712_2432 = add i11 %zext_ln712_651, i11 %zext_ln712_649"   --->   Operation 3708 'add' 'add_ln712_2432' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3709 [1/1] (1.36ns)   --->   "%add_ln712_2454 = add i10 %zext_ln42_313, i10 %zext_ln42_347"   --->   Operation 3709 'add' 'add_ln712_2454' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2459 = add i12 %zext_ln717_752, i12 %zext_ln717_762"   --->   Operation 3710 'add' 'add_ln712_2459' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3711 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2460 = add i12 %add_ln712_2459, i12 %zext_ln1171_589"   --->   Operation 3711 'add' 'add_ln712_2460' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3712 [1/1] (1.48ns)   --->   "%add_ln712_2464 = add i11 %mult_V_2051, i11 %zext_ln42_478"   --->   Operation 3712 'add' 'add_ln712_2464' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2466 = add i11 %zext_ln42_492, i11 %mult_V_2311"   --->   Operation 3713 'add' 'add_ln712_2466' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3714 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2467 = add i11 %add_ln712_2466, i11 %zext_ln42_486"   --->   Operation 3714 'add' 'add_ln712_2467' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3715 [1/1] (1.52ns)   --->   "%add_ln712_2475 = add i15 %zext_ln717_1158, i15 %zext_ln717_1179"   --->   Operation 3715 'add' 'add_ln712_2475' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3716 [1/1] (1.41ns)   --->   "%add_ln712_2477 = add i10 %zext_ln42_640, i10 256"   --->   Operation 3716 'add' 'add_ln712_2477' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3717 [1/1] (0.00ns)   --->   "%zext_ln712_663 = zext i10 %add_ln712_2477"   --->   Operation 3717 'zext' 'zext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3718 [1/1] (1.30ns)   --->   "%add_ln712_2478 = add i9 %zext_ln1171_468, i9 %zext_ln1171_885"   --->   Operation 3718 'add' 'add_ln712_2478' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3719 [1/1] (0.00ns)   --->   "%zext_ln712_664 = zext i9 %add_ln712_2478"   --->   Operation 3719 'zext' 'zext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3720 [1/1] (1.41ns)   --->   "%add_ln712_2479 = add i11 %zext_ln712_664, i11 %zext_ln712_663"   --->   Operation 3720 'add' 'add_ln712_2479' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3721 [1/1] (1.41ns)   --->   "%add_ln712_2508 = add i10 %zext_ln42_477, i10 %mult_V_2184"   --->   Operation 3721 'add' 'add_ln712_2508' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3722 [1/1] (0.00ns)   --->   "%zext_ln712_670 = zext i10 %add_ln712_2508"   --->   Operation 3722 'zext' 'zext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3723 [1/1] (1.48ns)   --->   "%add_ln712_2509 = add i11 %zext_ln712_670, i11 %mult_V_2051"   --->   Operation 3723 'add' 'add_ln712_2509' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2516 = add i15 %zext_ln42_625, i15 %zext_ln717_1210"   --->   Operation 3724 'add' 'add_ln712_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3725 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2517 = add i15 %add_ln712_2516, i15 %zext_ln42_617"   --->   Operation 3725 'add' 'add_ln712_2517' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3726 [1/1] (1.48ns)   --->   "%add_ln712_2543 = add i12 %zext_ln42_335, i12 %zext_ln717_743"   --->   Operation 3726 'add' 'add_ln712_2543' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3727 [1/1] (1.52ns)   --->   "%add_ln712_2544 = add i15 %zext_ln717_793, i15 %zext_ln42_415"   --->   Operation 3727 'add' 'add_ln712_2544' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3728 [1/1] (1.52ns)   --->   "%add_ln712_2548 = add i15 %zext_ln717_991, i15 %zext_ln42_508"   --->   Operation 3728 'add' 'add_ln712_2548' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3729 [1/1] (1.48ns)   --->   "%add_ln712_2553 = add i12 %zext_ln717_1112, i12 %zext_ln717_1140"   --->   Operation 3729 'add' 'add_ln712_2553' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln712_682 = zext i12 %add_ln712_2553"   --->   Operation 3730 'zext' 'zext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3731 [1/1] (1.54ns)   --->   "%add_ln712_2554 = add i13 %zext_ln712_682, i13 %zext_ln42_561"   --->   Operation 3731 'add' 'add_ln712_2554' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3732 [1/1] (1.48ns)   --->   "%add_ln712_2556 = add i11 %mult_V_3401, i11 448"   --->   Operation 3732 'add' 'add_ln712_2556' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3733 [1/1] (1.30ns)   --->   "%add_ln712_2558 = add i9 %zext_ln1171_605, i9 %zext_ln1171_855"   --->   Operation 3733 'add' 'add_ln712_2558' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln712_686 = zext i9 %add_ln712_2558"   --->   Operation 3734 'zext' 'zext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3735 [1/1] (1.36ns)   --->   "%add_ln712_2559 = add i10 %zext_ln712_686, i10 %zext_ln1171_580"   --->   Operation 3735 'add' 'add_ln712_2559' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2596 = add i13 %zext_ln717_1024, i13 %zext_ln42_576"   --->   Operation 3736 'add' 'add_ln712_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3737 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2597 = add i13 %add_ln712_2596, i13 %zext_ln42_516"   --->   Operation 3737 'add' 'add_ln712_2597' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3738 [1/1] (1.36ns)   --->   "%add_ln712_2599 = add i10 %zext_ln1171_924, i10 %zext_ln1171_495"   --->   Operation 3738 'add' 'add_ln712_2599' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3739 [1/1] (1.30ns)   --->   "%add_ln712_2601 = add i9 %zext_ln1171_842, i9 %zext_ln1171_912"   --->   Operation 3739 'add' 'add_ln712_2601' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln712_698 = zext i9 %add_ln712_2601"   --->   Operation 3740 'zext' 'zext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3741 [1/1] (1.36ns)   --->   "%add_ln712_2602 = add i10 %zext_ln712_698, i10 %zext_ln1171_720"   --->   Operation 3741 'add' 'add_ln712_2602' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3742 [1/1] (1.48ns)   --->   "%add_ln712_2624 = add i12 %zext_ln717_667, i12 %zext_ln1171_575"   --->   Operation 3742 'add' 'add_ln712_2624' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3743 [1/1] (1.48ns)   --->   "%add_ln712_2629 = add i12 %zext_ln42_364, i12 %zext_ln1171_607"   --->   Operation 3743 'add' 'add_ln712_2629' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3744 [1/1] (1.52ns)   --->   "%add_ln712_2644 = add i15 %zext_ln42_641, i15 %zext_ln717_1230"   --->   Operation 3744 'add' 'add_ln712_2644' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3745 [1/1] (1.30ns)   --->   "%add_ln712_2646 = add i9 %zext_ln1171_814, i9 64"   --->   Operation 3745 'add' 'add_ln712_2646' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3746 [1/1] (0.00ns)   --->   "%zext_ln712_714 = zext i9 %add_ln712_2646"   --->   Operation 3746 'zext' 'zext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3747 [1/1] (1.36ns)   --->   "%add_ln712_2647 = add i10 %zext_ln712_714, i10 %zext_ln1171_694"   --->   Operation 3747 'add' 'add_ln712_2647' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3748 [1/1] (1.41ns)   --->   "%add_ln712_2664 = add i11 %sext_ln1171_558, i11 %sext_ln717_943"   --->   Operation 3748 'add' 'add_ln712_2664' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3749 [1/1] (1.41ns)   --->   "%add_ln712_2665 = add i11 %sext_ln717_1034, i11 %sext_ln42_355"   --->   Operation 3749 'add' 'add_ln712_2665' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3750 [1/1] (1.52ns)   --->   "%add_ln712_2679 = add i15 %zext_ln717_1103, i15 %zext_ln42_613"   --->   Operation 3750 'add' 'add_ln712_2679' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3751 [1/1] (1.41ns)   --->   "%add_ln712_2683 = add i10 %zext_ln1171_595, i10 576"   --->   Operation 3751 'add' 'add_ln712_2683' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3752 [1/1] (0.00ns)   --->   "%zext_ln712_723 = zext i10 %add_ln712_2683"   --->   Operation 3752 'zext' 'zext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3753 [1/1] (1.41ns)   --->   "%add_ln712_2684 = add i11 %zext_ln712_723, i11 %zext_ln42_639"   --->   Operation 3753 'add' 'add_ln712_2684' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3754 [1/1] (1.48ns)   --->   "%add_ln712_2689 = add i12 %sext_ln717_594, i12 %sext_ln1171_438"   --->   Operation 3754 'add' 'add_ln712_2689' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3755 [1/1] (1.36ns)   --->   "%add_ln712_2715 = add i10 %zext_ln42_533, i10 %zext_ln42_597"   --->   Operation 3755 'add' 'add_ln712_2715' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3756 [1/1] (0.00ns)   --->   "%or_ln712_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_207"   --->   Operation 3756 'bitconcatenate' 'or_ln712_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3757 [1/1] (0.00ns)   --->   "%zext_ln712_733 = zext i9 %or_ln712_5"   --->   Operation 3757 'zext' 'zext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3758 [1/1] (1.36ns)   --->   "%add_ln712_2718 = add i10 %zext_ln712_733, i10 %zext_ln1171_937"   --->   Operation 3758 'add' 'add_ln712_2718' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3759 [1/1] (1.41ns)   --->   "%add_ln712_2733 = add i11 %sext_ln1171_604, i11 %sext_ln717_959"   --->   Operation 3759 'add' 'add_ln712_2733' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3760 [1/1] (1.54ns)   --->   "%add_ln712_2734 = add i13 %sext_ln1171_640, i13 %sext_ln717_1022"   --->   Operation 3760 'add' 'add_ln712_2734' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3761 [1/1] (1.48ns)   --->   "%add_ln712_2744 = add i12 %zext_ln42_306, i12 %zext_ln717_674"   --->   Operation 3761 'add' 'add_ln712_2744' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3762 [1/1] (1.54ns)   --->   "%add_ln712_2745 = add i12 %zext_ln42_345, i12 %trunc_ln42_64"   --->   Operation 3762 'add' 'add_ln712_2745' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3763 [1/1] (1.54ns)   --->   "%add_ln712_2750 = add i12 %zext_ln717_847, i12 %trunc_ln42_72"   --->   Operation 3763 'add' 'add_ln712_2750' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3764 [1/1] (1.52ns)   --->   "%add_ln712_2759 = add i15 %zext_ln717_1196, i15 %zext_ln42_641"   --->   Operation 3764 'add' 'add_ln712_2759' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3765 [1/1] (1.36ns)   --->   "%add_ln712_2761 = add i9 %zext_ln1171_773, i9 320"   --->   Operation 3765 'add' 'add_ln712_2761' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i9 %add_ln712_2761"   --->   Operation 3766 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3767 [1/1] (1.52ns)   --->   "%add_ln712_2762 = add i16 %sext_ln712_12, i16 %zext_ln717_1228"   --->   Operation 3767 'add' 'add_ln712_2762' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3768 [1/1] (1.36ns)   --->   "%add_ln712_2782 = add i10 %sext_ln1171_679, i10 %zext_ln42_649"   --->   Operation 3768 'add' 'add_ln712_2782' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3769 [1/1] (1.48ns)   --->   "%add_ln712_2787 = add i11 %zext_ln42_280, i11 %trunc_ln42_55"   --->   Operation 3769 'add' 'add_ln712_2787' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3770 [1/1] (1.52ns)   --->   "%add_ln712_2788 = add i15 %zext_ln42_394, i15 %zext_ln717_823"   --->   Operation 3770 'add' 'add_ln712_2788' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2798 = add i13 %zext_ln717_1026, i13 %zext_ln717_1088"   --->   Operation 3771 'add' 'add_ln712_2798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3772 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2799 = add i13 %add_ln712_2798, i13 %zext_ln42_518"   --->   Operation 3772 'add' 'add_ln712_2799' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3773 [1/1] (1.54ns)   --->   "%add_ln712_2834 = add i12 %trunc_ln42_65, i12 %zext_ln717_798"   --->   Operation 3773 'add' 'add_ln712_2834' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2844 = add i11 %zext_ln42_562, i11 %mult_V_2835"   --->   Operation 3774 'add' 'add_ln712_2844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3775 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2845 = add i11 %add_ln712_2844, i11 %zext_ln42_548"   --->   Operation 3775 'add' 'add_ln712_2845' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3776 [1/1] (1.36ns)   --->   "%add_ln712_2846 = add i9 %zext_ln1171_578, i9 192"   --->   Operation 3776 'add' 'add_ln712_2846' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3777 [1/1] (0.00ns)   --->   "%zext_ln712_764 = zext i9 %add_ln712_2846"   --->   Operation 3777 'zext' 'zext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3778 [1/1] (1.36ns)   --->   "%add_ln712_2847 = add i10 %zext_ln712_764, i10 %zext_ln42_632"   --->   Operation 3778 'add' 'add_ln712_2847' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3779 [1/1] (1.31ns)   --->   "%add_ln712_2877 = add i8 %zext_ln717_694, i8 %zext_ln717_709"   --->   Operation 3779 'add' 'add_ln712_2877' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3780 [1/1] (0.00ns)   --->   "%zext_ln712_769 = zext i8 %add_ln712_2877"   --->   Operation 3780 'zext' 'zext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3781 [1/1] (1.48ns)   --->   "%add_ln712_2878 = add i11 %zext_ln712_769, i11 %trunc_ln42_49"   --->   Operation 3781 'add' 'add_ln712_2878' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3782 [1/1] (1.41ns)   --->   "%add_ln712_2880 = add i11 %zext_ln717_799, i11 %zext_ln717_808"   --->   Operation 3782 'add' 'add_ln712_2880' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3783 [1/1] (0.00ns)   --->   "%zext_ln712_771 = zext i11 %add_ln712_2880"   --->   Operation 3783 'zext' 'zext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3784 [1/1] (1.48ns)   --->   "%add_ln712_2881 = add i12 %zext_ln712_771, i12 %zext_ln1171_598"   --->   Operation 3784 'add' 'add_ln712_2881' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3785 [1/1] (1.48ns)   --->   "%add_ln712_2882 = add i11 %zext_ln42_453, i11 %mult_V_2004"   --->   Operation 3785 'add' 'add_ln712_2882' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3786 [1/1] (1.48ns)   --->   "%add_ln712_2886 = add i11 %zext_ln42_486, i11 %mult_V_2388"   --->   Operation 3786 'add' 'add_ln712_2886' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2888 = add i13 %zext_ln717_1080, i13 %zext_ln717_1104"   --->   Operation 3787 'add' 'add_ln712_2888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3788 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2889 = add i13 %add_ln712_2888, i13 %zext_ln42_552"   --->   Operation 3788 'add' 'add_ln712_2889' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3789 [1/1] (1.52ns)   --->   "%add_ln712_2891 = add i15 %zext_ln717_1136, i15 %zext_ln717_1145"   --->   Operation 3789 'add' 'add_ln712_2891' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3790 [1/1] (1.41ns)   --->   "%add_ln712_2894 = add i10 %zext_ln1171_782, i10 384"   --->   Operation 3790 'add' 'add_ln712_2894' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3791 [1/1] (1.52ns)   --->   "%add_ln712_2922 = add i15 %zext_ln717_736, i15 %zext_ln717_747"   --->   Operation 3791 'add' 'add_ln712_2922' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3792 [1/1] (1.41ns)   --->   "%add_ln712_2924 = add i11 %zext_ln1171_651, i11 %zext_ln1171_660"   --->   Operation 3792 'add' 'add_ln712_2924' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3793 [1/1] (0.00ns)   --->   "%zext_ln712_783 = zext i11 %add_ln712_2924"   --->   Operation 3793 'zext' 'zext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3794 [1/1] (1.52ns)   --->   "%add_ln712_2925 = add i15 %zext_ln712_783, i15 %zext_ln717_764"   --->   Operation 3794 'add' 'add_ln712_2925' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3795 [1/1] (1.48ns)   --->   "%add_ln712_2933 = add i11 %mult_V_2450, i11 %zext_ln717_1018"   --->   Operation 3795 'add' 'add_ln712_2933' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln712_788 = zext i11 %add_ln712_2933"   --->   Operation 3796 'zext' 'zext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3797 [1/1] (1.48ns)   --->   "%add_ln712_2934 = add i12 %zext_ln712_788, i12 %zext_ln42_494"   --->   Operation 3797 'add' 'add_ln712_2934' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3798 [1/1] (1.52ns)   --->   "%add_ln712_2935 = add i15 %zext_ln42_582, i15 %zext_ln717_1116"   --->   Operation 3798 'add' 'add_ln712_2935' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3799 [1/1] (1.54ns)   --->   "%add_ln712_2962 = add i13 %sext_ln42_327, i13 %sext_ln42_352"   --->   Operation 3799 'add' 'add_ln712_2962' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3800 [1/1] (1.48ns)   --->   "%add_ln712_2982 = add i12 %zext_ln717_1096, i12 %zext_ln717_1133"   --->   Operation 3800 'add' 'add_ln712_2982' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2984 = add i15 %zext_ln717_1198, i15 320"   --->   Operation 3801 'add' 'add_ln712_2984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3802 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2985 = add i15 %add_ln712_2984, i15 %zext_ln42_619"   --->   Operation 3802 'add' 'add_ln712_2985' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3803 [1/1] (1.48ns)   --->   "%add_ln712_3001 = add i12 %sext_ln1171_587, i12 %sext_ln42_267"   --->   Operation 3803 'add' 'add_ln712_3001' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3804 [1/1] (1.41ns)   --->   "%add_ln712_3008 = add i11 %zext_ln1171_482, i11 %zext_ln717_622"   --->   Operation 3804 'add' 'add_ln712_3008' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3805 [1/1] (1.52ns)   --->   "%add_ln712_3016 = add i15 %zext_ln717_765, i15 %zext_ln42_386"   --->   Operation 3805 'add' 'add_ln712_3016' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3806 [1/1] (1.54ns)   --->   "%add_ln712_3019 = add i12 %zext_ln717_841, i12 %trunc_ln42_70"   --->   Operation 3806 'add' 'add_ln712_3019' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3807 [1/1] (1.48ns)   --->   "%add_ln712_3025 = add i12 %zext_ln717_1082, i12 %zext_ln717_1101"   --->   Operation 3807 'add' 'add_ln712_3025' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3808 [1/1] (1.36ns)   --->   "%add_ln712_3027 = add i10 %zext_ln1171_880, i10 %zext_ln1171_891"   --->   Operation 3808 'add' 'add_ln712_3027' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln712_812 = zext i10 %add_ln712_3027"   --->   Operation 3809 'zext' 'zext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3810 [1/1] (1.54ns)   --->   "%add_ln712_3028 = add i12 %zext_ln712_812, i12 %trunc_ln42_92"   --->   Operation 3810 'add' 'add_ln712_3028' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3030 = add i12 %zext_ln717_1159, i12 %zext_ln717_1186"   --->   Operation 3811 'add' 'add_ln712_3030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3812 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3031 = add i12 %add_ln712_3030, i12 %zext_ln717_1140"   --->   Operation 3812 'add' 'add_ln712_3031' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3032 = add i12 %zext_ln717_1193, i12 %zext_ln42_642"   --->   Operation 3813 'add' 'add_ln712_3032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln712_815 = zext i10 %add_ln712_3033"   --->   Operation 3814 'zext' 'zext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3815 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3034 = add i12 %zext_ln712_815, i12 %add_ln712_3032"   --->   Operation 3815 'add' 'add_ln712_3034' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3816 [1/1] (1.48ns)   --->   "%add_ln712_3065 = add i11 %zext_ln42_651, i11 %trunc_ln42_50"   --->   Operation 3816 'add' 'add_ln712_3065' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3076 = add i13 %zext_ln717_1125, i13 %zext_ln42_608"   --->   Operation 3817 'add' 'add_ln712_3076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3818 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3077 = add i13 %add_ln712_3076, i13 %zext_ln42_553"   --->   Operation 3818 'add' 'add_ln712_3077' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3078 = add i13 %zext_ln717_1231, i13 8128"   --->   Operation 3819 'add' 'add_ln712_3078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3820 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3079 = add i13 %add_ln712_3078, i13 %zext_ln42_621"   --->   Operation 3820 'add' 'add_ln712_3079' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3821 [1/1] (1.48ns)   --->   "%add_ln712_3106 = add i12 %zext_ln717_748, i12 %zext_ln42_369"   --->   Operation 3821 'add' 'add_ln712_3106' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3822 [1/1] (0.00ns)   --->   "%zext_ln712_828 = zext i12 %add_ln712_3106"   --->   Operation 3822 'zext' 'zext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3823 [1/1] (1.52ns)   --->   "%add_ln712_3107 = add i15 %zext_ln712_828, i15 %zext_ln717_738"   --->   Operation 3823 'add' 'add_ln712_3107' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3824 [1/1] (1.48ns)   --->   "%add_ln712_3111 = add i11 %trunc_ln42_76, i11 %zext_ln42_472"   --->   Operation 3824 'add' 'add_ln712_3111' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3825 [1/1] (1.41ns)   --->   "%add_ln712_3119 = add i11 %zext_ln717_1083, i11 %zext_ln717_1146"   --->   Operation 3825 'add' 'add_ln712_3119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3826 [1/1] (1.48ns)   --->   "%add_ln712_3121 = add i11 %mult_V_3401, i11 192"   --->   Operation 3826 'add' 'add_ln712_3121' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3827 [1/1] (1.41ns)   --->   "%add_ln712_3140 = add i11 %sext_ln717_900, i11 %sext_ln1171_612"   --->   Operation 3827 'add' 'add_ln712_3140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3828 [1/1] (1.41ns)   --->   "%add_ln712_3141 = add i11 %sext_ln717_969, i11 %zext_ln42_651"   --->   Operation 3828 'add' 'add_ln712_3141' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3147 = add i12 %zext_ln42_379, i12 %zext_ln717_865"   --->   Operation 3829 'add' 'add_ln712_3147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3830 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3148 = add i12 %add_ln712_3147, i12 %zext_ln42_359"   --->   Operation 3830 'add' 'add_ln712_3148' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3831 [1/1] (1.30ns)   --->   "%add_ln712_3160 = add i9 %zext_ln1171_691, i9 %zext_ln1171_773"   --->   Operation 3831 'add' 'add_ln712_3160' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln712_845 = zext i9 %add_ln712_3160"   --->   Operation 3832 'zext' 'zext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3833 [1/1] (1.36ns)   --->   "%add_ln712_3161 = add i10 %zext_ln712_845, i10 128"   --->   Operation 3833 'add' 'add_ln712_3161' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3834 [1/1] (1.48ns)   --->   "%add_ln712_3185 = add i11 %zext_ln717_601, i11 %mult_V_195"   --->   Operation 3834 'add' 'add_ln712_3185' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3835 [1/1] (1.54ns)   --->   "%add_ln712_3186 = add i12 %zext_ln717_667, i12 %trunc_ln42_53"   --->   Operation 3835 'add' 'add_ln712_3186' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3836 [1/1] (1.52ns)   --->   "%add_ln712_3190 = add i15 %zext_ln717_908, i15 %zext_ln717_918"   --->   Operation 3836 'add' 'add_ln712_3190' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3837 [1/1] (1.52ns)   --->   "%add_ln712_3194 = add i15 %zext_ln717_933, i15 %zext_ln42_482"   --->   Operation 3837 'add' 'add_ln712_3194' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3838 [1/1] (1.52ns)   --->   "%add_ln712_3198 = add i15 %zext_ln717_1090, i15 %zext_ln717_1106"   --->   Operation 3838 'add' 'add_ln712_3198' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3839 [1/1] (1.52ns)   --->   "%add_ln712_3199 = add i15 %zext_ln717_1219, i15 320"   --->   Operation 3839 'add' 'add_ln712_3199' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3840 [1/1] (1.41ns)   --->   "%add_ln712_3237 = add i10 %mult_V_2639, i10 %zext_ln42_557"   --->   Operation 3840 'add' 'add_ln712_3237' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3841 [1/1] (0.00ns)   --->   "%zext_ln712_863 = zext i10 %add_ln712_3237"   --->   Operation 3841 'zext' 'zext_ln712_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3842 [1/1] (1.48ns)   --->   "%add_ln712_3238 = add i11 %zext_ln712_863, i11 %trunc_ln42_83"   --->   Operation 3842 'add' 'add_ln712_3238' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3843 [1/1] (1.48ns)   --->   "%add_ln712_3242 = add i11 %mult_V_3401, i11 384"   --->   Operation 3843 'add' 'add_ln712_3242' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3844 [1/1] (1.30ns)   --->   "%add_ln712_3244 = add i9 %zext_ln1171_862, i9 %zext_ln1171_904"   --->   Operation 3844 'add' 'add_ln712_3244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln712_867 = zext i9 %add_ln712_3244"   --->   Operation 3845 'zext' 'zext_ln712_867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3846 [1/1] (1.36ns)   --->   "%add_ln712_3245 = add i10 %zext_ln712_867, i10 %zext_ln1171_792"   --->   Operation 3846 'add' 'add_ln712_3245' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3847 [1/1] (1.41ns)   --->   "%add_ln712_3261 = add i11 %sext_ln42_306, i11 %sext_ln717_1034"   --->   Operation 3847 'add' 'add_ln712_3261' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3848 [1/1] (1.41ns)   --->   "%add_ln712_3266 = add i11 %zext_ln42_312, i11 %zext_ln1171_559"   --->   Operation 3848 'add' 'add_ln712_3266' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3849 [1/1] (1.54ns)   --->   "%add_ln712_3268 = add i12 %zext_ln42_337, i12 %trunc_ln42_59"   --->   Operation 3849 'add' 'add_ln712_3268' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln712_871 = zext i12 %add_ln712_3268"   --->   Operation 3850 'zext' 'zext_ln712_871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3851 [1/1] (1.48ns)   --->   "%add_ln712_3269 = add i12 %zext_ln1171_587, i12 %zext_ln717_748"   --->   Operation 3851 'add' 'add_ln712_3269' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3852 [1/1] (0.00ns)   --->   "%zext_ln712_872 = zext i12 %add_ln712_3269"   --->   Operation 3852 'zext' 'zext_ln712_872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3853 [1/1] (1.54ns)   --->   "%add_ln712_3270 = add i13 %zext_ln712_872, i13 %zext_ln712_871"   --->   Operation 3853 'add' 'add_ln712_3270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3279 = add i12 %zext_ln717_934, i12 %zext_ln1171_752"   --->   Operation 3854 'add' 'add_ln712_3279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3855 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3280 = add i12 %add_ln712_3279, i12 %zext_ln42_457"   --->   Operation 3855 'add' 'add_ln712_3280' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3856 [1/1] (1.52ns)   --->   "%add_ln712_3281 = add i15 %zext_ln42_505, i15 %zext_ln717_997"   --->   Operation 3856 'add' 'add_ln712_3281' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3857 [1/1] (1.52ns)   --->   "%add_ln712_3285 = add i15 %zext_ln42_526, i15 %zext_ln717_1067"   --->   Operation 3857 'add' 'add_ln712_3285' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3287 = add i13 %zext_ln717_1126, i13 %zext_ln42_598"   --->   Operation 3858 'add' 'add_ln712_3287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3859 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3288 = add i13 %add_ln712_3287, i13 %zext_ln42_563"   --->   Operation 3859 'add' 'add_ln712_3288' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3860 [1/1] (1.54ns)   --->   "%add_ln712_3290 = add i12 %trunc_ln42_97, i12 384"   --->   Operation 3860 'add' 'add_ln712_3290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3861 [1/1] (1.30ns)   --->   "%add_ln712_3292 = add i9 %zext_ln1171_479, i9 %zext_ln1171_544"   --->   Operation 3861 'add' 'add_ln712_3292' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln712_882 = zext i9 %add_ln712_3292"   --->   Operation 3862 'zext' 'zext_ln712_882' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3863 [1/1] (1.30ns)   --->   "%add_ln712_3293 = add i9 %zext_ln1171_716, i9 %zext_ln1171_842"   --->   Operation 3863 'add' 'add_ln712_3293' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3864 [1/1] (0.00ns)   --->   "%zext_ln712_883 = zext i9 %add_ln712_3293"   --->   Operation 3864 'zext' 'zext_ln712_883' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3865 [1/1] (1.36ns)   --->   "%add_ln712_3294 = add i10 %zext_ln712_883, i10 %zext_ln712_882"   --->   Operation 3865 'add' 'add_ln712_3294' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3866 [1/1] (1.41ns)   --->   "%add_ln712_3300 = add i11 %sext_ln717_580, i11 %sext_ln717_628"   --->   Operation 3866 'add' 'add_ln712_3300' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3327 = add i11 %zext_ln42_592, i11 %zext_ln1171_930"   --->   Operation 3867 'add' 'add_ln712_3327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3868 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3328 = add i11 %add_ln712_3327, i11 %zext_ln42_548"   --->   Operation 3868 'add' 'add_ln712_3328' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3869 [1/1] (1.30ns)   --->   "%add_ln712_3331 = add i9 %zext_ln1171_734, i9 %zext_ln1171_862"   --->   Operation 3869 'add' 'add_ln712_3331' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3870 [1/1] (0.00ns)   --->   "%zext_ln712_893 = zext i9 %add_ln712_3331"   --->   Operation 3870 'zext' 'zext_ln712_893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3871 [1/1] (1.36ns)   --->   "%add_ln712_3332 = add i10 %zext_ln712_893, i10 %zext_ln1171_639"   --->   Operation 3871 'add' 'add_ln712_3332' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3872 [1/1] (1.48ns)   --->   "%add_ln712_3357 = add i11 %mult_V_422, i11 %zext_ln42_308"   --->   Operation 3872 'add' 'add_ln712_3357' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3873 [1/1] (1.41ns)   --->   "%add_ln712_3358 = add i11 %zext_ln1171_576, i11 %zext_ln42_381"   --->   Operation 3873 'add' 'add_ln712_3358' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3368 = add i12 %zext_ln717_1089, i12 %zext_ln42_581"   --->   Operation 3874 'add' 'add_ln712_3368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3875 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3369 = add i12 %add_ln712_3368, i12 %zext_ln42_556"   --->   Operation 3875 'add' 'add_ln712_3369' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3876 [1/1] (1.30ns)   --->   "%add_ln712_3373 = add i9 %zext_ln1171_496, i9 %zext_ln1171_544"   --->   Operation 3876 'add' 'add_ln712_3373' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3877 [1/1] (1.54ns)   --->   "%add_ln712_3412 = add i12 %mult_V_1895, i12 %zext_ln42_460"   --->   Operation 3877 'add' 'add_ln712_3412' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3878 [1/1] (0.00ns)   --->   "%zext_ln712_910 = zext i12 %add_ln712_3412"   --->   Operation 3878 'zext' 'zext_ln712_910' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3879 [1/1] (1.52ns)   --->   "%add_ln712_3413 = add i15 %zext_ln712_910, i15 %zext_ln717_892"   --->   Operation 3879 'add' 'add_ln712_3413' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3880 [1/1] (1.52ns)   --->   "%add_ln712_3417 = add i15 %zext_ln42_564, i15 %zext_ln717_1090"   --->   Operation 3880 'add' 'add_ln712_3417' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3419 = add i11 %mult_V_3145, i11 %zext_ln1171_597"   --->   Operation 3881 'add' 'add_ln712_3419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3882 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3420 = add i11 %add_ln712_3419, i11 %zext_ln42_580"   --->   Operation 3882 'add' 'add_ln712_3420' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3883 [1/1] (1.52ns)   --->   "%add_ln712_3457 = add i15 %zext_ln717_1023, i15 %zext_ln42_534"   --->   Operation 3883 'add' 'add_ln712_3457' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3884 [1/1] (1.48ns)   --->   "%add_ln712_3459 = add i12 %zext_ln42_588, i12 %zext_ln1171_893"   --->   Operation 3884 'add' 'add_ln712_3459' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln712_919 = zext i12 %add_ln712_3459"   --->   Operation 3885 'zext' 'zext_ln712_919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3886 [1/1] (1.54ns)   --->   "%add_ln712_3460 = add i13 %zext_ln712_919, i13 %zext_ln42_587"   --->   Operation 3886 'add' 'add_ln712_3460' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3887 [1/1] (1.48ns)   --->   "%add_ln712_3462 = add i11 %trunc_ln42_98, i11 256"   --->   Operation 3887 'add' 'add_ln712_3462' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3888 [1/1] (1.30ns)   --->   "%add_ln712_3464 = add i9 %zext_ln1171_833, i9 %zext_ln1171_855"   --->   Operation 3888 'add' 'add_ln712_3464' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3889 [1/1] (0.00ns)   --->   "%zext_ln712_923 = zext i9 %add_ln712_3464"   --->   Operation 3889 'zext' 'zext_ln712_923' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3890 [1/1] (1.36ns)   --->   "%add_ln712_3465 = add i10 %zext_ln712_923, i10 %zext_ln1171_580"   --->   Operation 3890 'add' 'add_ln712_3465' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3891 [1/1] (1.54ns)   --->   "%add_ln712_3470 = add i13 %sext_ln42_116, i13 %sext_ln717_542"   --->   Operation 3891 'add' 'add_ln712_3470' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3892 [1/1] (1.54ns)   --->   "%add_ln712_3498 = add i12 %trunc_ln42_62, i12 %zext_ln717_748"   --->   Operation 3892 'add' 'add_ln712_3498' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3893 [1/1] (1.54ns)   --->   "%add_ln712_3509 = add i13 %zext_ln717_1194, i13 %zext_ln42_643"   --->   Operation 3893 'add' 'add_ln712_3509' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3894 [1/1] (1.30ns)   --->   "%add_ln712_3511 = add i9 %zext_ln1171_614, i9 %zext_ln1171_691"   --->   Operation 3894 'add' 'add_ln712_3511' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln712_932 = zext i9 %add_ln712_3511"   --->   Operation 3895 'zext' 'zext_ln712_932' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3896 [1/1] (1.48ns)   --->   "%add_ln712_3512 = add i11 %zext_ln712_932, i11 704"   --->   Operation 3896 'add' 'add_ln712_3512' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3897 [1/1] (1.54ns)   --->   "%add_ln712_3538 = add i12 %zext_ln717_869, i12 %trunc_ln42_73"   --->   Operation 3897 'add' 'add_ln712_3538' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln712_937 = zext i12 %add_ln712_3538"   --->   Operation 3898 'zext' 'zext_ln712_937' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3899 [1/1] (1.54ns)   --->   "%add_ln712_3539 = add i13 %zext_ln712_937, i13 %zext_ln717_842"   --->   Operation 3899 'add' 'add_ln712_3539' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3900 [1/1] (1.52ns)   --->   "%add_ln712_3541 = add i15 %zext_ln42_484, i15 %zext_ln717_965"   --->   Operation 3900 'add' 'add_ln712_3541' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3901 [1/1] (1.52ns)   --->   "%add_ln712_3542 = add i15 %zext_ln42_523, i15 %zext_ln717_1023"   --->   Operation 3901 'add' 'add_ln712_3542' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3902 [1/1] (1.54ns)   --->   "%add_ln712_3546 = add i12 %trunc_ln42_87, i12 %zext_ln42_571"   --->   Operation 3902 'add' 'add_ln712_3546' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3903 [1/1] (1.52ns)   --->   "%add_ln712_3547 = add i15 %zext_ln42_615, i15 %zext_ln717_1172"   --->   Operation 3903 'add' 'add_ln712_3547' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3904 [1/1] (1.36ns)   --->   "%add_ln712_3550 = add i10 %zext_ln42_632, i10 %zext_ln42_640"   --->   Operation 3904 'add' 'add_ln712_3550' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3905 [1/1] (0.00ns)   --->   "%zext_ln712_944 = zext i10 %add_ln712_3550"   --->   Operation 3905 'zext' 'zext_ln712_944' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3906 [1/1] (1.52ns)   --->   "%add_ln712_3551 = add i15 %zext_ln712_944, i15 %zext_ln717_1179"   --->   Operation 3906 'add' 'add_ln712_3551' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3907 [1/1] (1.48ns)   --->   "%add_ln712_3576 = add i11 %zext_ln42_354, i11 %mult_V_1068"   --->   Operation 3907 'add' 'add_ln712_3576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3908 [1/1] (1.52ns)   --->   "%add_ln712_3577 = add i15 %zext_ln717_796, i15 %zext_ln42_426"   --->   Operation 3908 'add' 'add_ln712_3577' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3909 [1/1] (1.54ns)   --->   "%add_ln712_3581 = add i12 %trunc_ln42_84, i12 %zext_ln42_537"   --->   Operation 3909 'add' 'add_ln712_3581' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3910 [1/1] (1.30ns)   --->   "%add_ln712_3590 = add i9 %zext_ln1171_819, i9 %zext_ln1171_862"   --->   Operation 3910 'add' 'add_ln712_3590' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln712_954 = zext i9 %add_ln712_3590"   --->   Operation 3911 'zext' 'zext_ln712_954' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3912 [1/1] (1.36ns)   --->   "%add_ln712_3591 = add i10 %zext_ln712_954, i10 %zext_ln1171_569"   --->   Operation 3912 'add' 'add_ln712_3591' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3913 [1/1] (1.48ns)   --->   "%add_ln712_3620 = add i11 %zext_ln42_478, i11 %mult_V_2450"   --->   Operation 3913 'add' 'add_ln712_3620' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3914 [1/1] (0.00ns)   --->   "%zext_ln712_959 = zext i11 %add_ln712_3620"   --->   Operation 3914 'zext' 'zext_ln712_959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3915 [1/1] (1.48ns)   --->   "%add_ln712_3621 = add i12 %zext_ln712_959, i12 %zext_ln42_464"   --->   Operation 3915 'add' 'add_ln712_3621' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3916 [1/1] (1.41ns)   --->   "%add_ln712_3625 = add i11 %zext_ln42_609, i11 %zext_ln717_1190"   --->   Operation 3916 'add' 'add_ln712_3625' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3917 [1/1] (1.36ns)   --->   "%add_ln712_3628 = add i9 %zext_ln1171_614, i9 128"   --->   Operation 3917 'add' 'add_ln712_3628' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3918 [1/1] (0.00ns)   --->   "%zext_ln712_965 = zext i9 %add_ln712_3628"   --->   Operation 3918 'zext' 'zext_ln712_965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3919 [1/1] (1.48ns)   --->   "%add_ln712_3629 = add i11 %zext_ln712_965, i11 %trunc_ln42_98"   --->   Operation 3919 'add' 'add_ln712_3629' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3920 [1/1] (1.30ns)   --->   "%add_ln712_3630 = add i9 %zext_ln1171_683, i9 %zext_ln1171_933"   --->   Operation 3920 'add' 'add_ln712_3630' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3921 [1/1] (1.41ns)   --->   "%add_ln712_3660 = add i11 %zext_ln1171_591, i11 %zext_ln717_767"   --->   Operation 3921 'add' 'add_ln712_3660' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3922 [1/1] (1.48ns)   --->   "%add_ln712_3666 = add i11 %zext_ln42_528, i11 %trunc_ln42_89"   --->   Operation 3922 'add' 'add_ln712_3666' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3667 = add i12 %zext_ln1171_892, i12 %zext_ln717_1140"   --->   Operation 3923 'add' 'add_ln712_3667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3924 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3668 = add i12 %add_ln712_3667, i12 %zext_ln42_556"   --->   Operation 3924 'add' 'add_ln712_3668' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3925 [1/1] (1.30ns)   --->   "%add_ln712_3672 = add i9 %zext_ln1171_654, i9 %zext_ln717_1004"   --->   Operation 3925 'add' 'add_ln712_3672' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln712_978 = zext i9 %add_ln712_3672"   --->   Operation 3926 'zext' 'zext_ln712_978' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3927 [1/1] (1.36ns)   --->   "%add_ln712_3673 = add i10 %zext_ln712_978, i10 %zext_ln1171_495"   --->   Operation 3927 'add' 'add_ln712_3673' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3928 [1/1] (1.48ns)   --->   "%add_ln712_3696 = add i11 %trunc_ln42_67, i11 %zext_ln42_410"   --->   Operation 3928 'add' 'add_ln712_3696' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3929 [1/1] (1.52ns)   --->   "%add_ln712_3712 = add i15 %zext_ln717_1103, i15 %zext_ln717_1148"   --->   Operation 3929 'add' 'add_ln712_3712' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3930 [1/1] (1.41ns)   --->   "%add_ln712_3714 = add i11 %zext_ln717_1167, i11 %zext_ln42_644"   --->   Operation 3930 'add' 'add_ln712_3714' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3931 [1/1] (0.00ns)   --->   "%zext_ln712_990 = zext i11 %add_ln712_3714"   --->   Operation 3931 'zext' 'zext_ln712_990' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3932 [1/1] (1.48ns)   --->   "%add_ln712_3715 = add i12 %zext_ln712_990, i12 %zext_ln717_1162"   --->   Operation 3932 'add' 'add_ln712_3715' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3933 [1/1] (1.30ns)   --->   "%add_ln712_3717 = add i9 %zext_ln1171_479, i9 %zext_ln1171_573"   --->   Operation 3933 'add' 'add_ln712_3717' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3934 [1/1] (0.00ns)   --->   "%zext_ln712_992 = zext i9 %add_ln712_3717"   --->   Operation 3934 'zext' 'zext_ln712_992' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3935 [1/1] (1.36ns)   --->   "%add_ln712_3718 = add i10 %zext_ln712_992, i10 192"   --->   Operation 3935 'add' 'add_ln712_3718' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3936 [1/1] (0.00ns)   --->   "%zext_ln712_993 = zext i10 %add_ln712_3718"   --->   Operation 3936 'zext' 'zext_ln712_993' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3937 [1/1] (1.30ns)   --->   "%add_ln712_3719 = add i9 %zext_ln1171_708, i9 %zext_ln1171_743"   --->   Operation 3937 'add' 'add_ln712_3719' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3938 [1/1] (0.00ns)   --->   "%zext_ln712_994 = zext i9 %add_ln712_3719"   --->   Operation 3938 'zext' 'zext_ln712_994' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3939 [1/1] (1.30ns)   --->   "%add_ln712_3720 = add i9 %zext_ln1171_814, i9 %zext_ln717_1205"   --->   Operation 3939 'add' 'add_ln712_3720' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln712_995 = zext i9 %add_ln712_3720"   --->   Operation 3940 'zext' 'zext_ln712_995' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3941 [1/1] (1.36ns)   --->   "%add_ln712_3721 = add i10 %zext_ln712_995, i10 %zext_ln712_994"   --->   Operation 3941 'add' 'add_ln712_3721' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3942 [1/1] (0.00ns)   --->   "%zext_ln712_996 = zext i10 %add_ln712_3721"   --->   Operation 3942 'zext' 'zext_ln712_996' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3943 [1/1] (1.41ns)   --->   "%add_ln712_3722 = add i11 %zext_ln712_996, i11 %zext_ln712_993"   --->   Operation 3943 'add' 'add_ln712_3722' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3944 [1/1] (1.30ns)   --->   "%add_ln712_3730 = add i9 %sext_ln42_155, i9 %sext_ln717_629"   --->   Operation 3944 'add' 'add_ln712_3730' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln712_1114 = sext i9 %add_ln712_3730"   --->   Operation 3945 'sext' 'sext_ln712_1114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3946 [1/1] (1.48ns)   --->   "%add_ln712_3731 = add i12 %sext_ln712_1114, i12 %sext_ln717_594"   --->   Operation 3946 'add' 'add_ln712_3731' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3947 [1/1] (1.53ns)   --->   "%add_ln712_3732 = add i14 %sext_ln717_655, i14 %sext_ln42_175"   --->   Operation 3947 'add' 'add_ln712_3732' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3948 [1/1] (1.48ns)   --->   "%add_ln712_3749 = add i12 %zext_ln712_771, i12 %zext_ln717_696"   --->   Operation 3948 'add' 'add_ln712_3749' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3949 [1/1] (1.52ns)   --->   "%add_ln712_3751 = add i15 %zext_ln42_426, i15 %zext_ln717_875"   --->   Operation 3949 'add' 'add_ln712_3751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3950 [1/1] (1.48ns)   --->   "%add_ln712_3753 = add i11 %mult_V_2281, i11 %zext_ln717_985"   --->   Operation 3950 'add' 'add_ln712_3753' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3951 [1/1] (0.00ns)   --->   "%zext_ln712_1001 = zext i11 %add_ln712_3753"   --->   Operation 3951 'zext' 'zext_ln712_1001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3952 [1/1] (1.48ns)   --->   "%add_ln712_3754 = add i12 %zext_ln712_1001, i12 %zext_ln42_471"   --->   Operation 3952 'add' 'add_ln712_3754' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3953 [1/1] (1.54ns)   --->   "%add_ln712_3757 = add i12 %zext_ln42_537, i12 %trunc_ln42_90"   --->   Operation 3953 'add' 'add_ln712_3757' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3762 = add i15 %zext_ln717_1187, i15 %zext_ln42_636"   --->   Operation 3954 'add' 'add_ln712_3762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3955 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3763 = add i15 %add_ln712_3762, i15 %zext_ln42_620"   --->   Operation 3955 'add' 'add_ln712_3763' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3956 [1/1] (1.41ns)   --->   "%add_ln712_3790 = add i10 %mult_V_972, i10 %zext_ln42_377"   --->   Operation 3956 'add' 'add_ln712_3790' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3957 [1/1] (0.00ns)   --->   "%zext_ln712_1010 = zext i10 %add_ln712_3790"   --->   Operation 3957 'zext' 'zext_ln712_1010' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3958 [1/1] (1.52ns)   --->   "%add_ln712_3791 = add i15 %zext_ln712_1010, i15 %zext_ln717_732"   --->   Operation 3958 'add' 'add_ln712_3791' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3959 [1/1] (1.48ns)   --->   "%add_ln712_3794 = add i11 %zext_ln42_456, i11 %mult_V_2437"   --->   Operation 3959 'add' 'add_ln712_3794' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3960 [1/1] (1.48ns)   --->   "%add_ln712_3799 = add i11 %mult_V_3208, i11 %zext_ln42_622"   --->   Operation 3960 'add' 'add_ln712_3799' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln712_1016 = zext i11 %add_ln712_3799"   --->   Operation 3961 'zext' 'zext_ln712_1016' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3962 [1/1] (1.48ns)   --->   "%add_ln712_3800 = add i12 %zext_ln712_1016, i12 %zext_ln717_1094"   --->   Operation 3962 'add' 'add_ln712_3800' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3963 [1/1] (1.54ns)   --->   "%add_ln712_3802 = add i13 %zext_ln717_1233, i13 8000"   --->   Operation 3963 'add' 'add_ln712_3802' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3964 [1/1] (1.30ns)   --->   "%add_ln712_3804 = add i9 %zext_ln1171_654, i9 %zext_ln1171_666"   --->   Operation 3964 'add' 'add_ln712_3804' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3965 [1/1] (0.00ns)   --->   "%zext_ln712_1018 = zext i9 %add_ln712_3804"   --->   Operation 3965 'zext' 'zext_ln712_1018' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3966 [1/1] (1.36ns)   --->   "%add_ln712_3805 = add i10 %zext_ln712_1018, i10 %zext_ln1171_553"   --->   Operation 3966 'add' 'add_ln712_3805' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3831 = add i12 %zext_ln1171_647, i12 %zext_ln717_829"   --->   Operation 3967 'add' 'add_ln712_3831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3968 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3832 = add i12 %add_ln712_3831, i12 %zext_ln717_748"   --->   Operation 3968 'add' 'add_ln712_3832' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 3969 [1/1] (1.41ns)   --->   "%add_ln712_3835 = add i11 %zext_ln717_893, i11 %zext_ln717_915"   --->   Operation 3969 'add' 'add_ln712_3835' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3970 [1/1] (1.30ns)   --->   "%add_ln712_3843 = add i9 %zext_ln1171_614, i9 %zext_ln1171_827"   --->   Operation 3970 'add' 'add_ln712_3843' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln712_1031 = zext i9 %add_ln712_3843"   --->   Operation 3971 'zext' 'zext_ln712_1031' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3972 [1/1] (1.41ns)   --->   "%add_ln712_3844 = add i10 %zext_ln712_1031, i10 320"   --->   Operation 3972 'add' 'add_ln712_3844' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3973 [1/1] (0.00ns)   --->   "%zext_ln712_1032 = zext i10 %add_ln712_3844"   --->   Operation 3973 'zext' 'zext_ln712_1032' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3974 [1/1] (1.30ns)   --->   "%add_ln712_3845 = add i9 %zext_ln1171_855, i9 %zext_ln1171_912"   --->   Operation 3974 'add' 'add_ln712_3845' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln712_1033 = zext i9 %add_ln712_3845"   --->   Operation 3975 'zext' 'zext_ln712_1033' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3976 [1/1] (1.36ns)   --->   "%add_ln712_3846 = add i10 %zext_ln712_1033, i10 %zext_ln1171_844"   --->   Operation 3976 'add' 'add_ln712_3846' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3977 [1/1] (0.00ns)   --->   "%zext_ln712_1034 = zext i10 %add_ln712_3846"   --->   Operation 3977 'zext' 'zext_ln712_1034' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3978 [1/1] (1.41ns)   --->   "%add_ln712_3847 = add i11 %zext_ln712_1034, i11 %zext_ln712_1032"   --->   Operation 3978 'add' 'add_ln712_3847' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3979 [1/1] (1.48ns)   --->   "%add_ln712_3852 = add i12 %sext_ln42_150, i12 %sext_ln42_167"   --->   Operation 3979 'add' 'add_ln712_3852' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3980 [1/1] (1.41ns)   --->   "%add_ln712_3864 = add i11 %zext_ln717_588, i11 %zext_ln717_622"   --->   Operation 3980 'add' 'add_ln712_3864' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3981 [1/1] (1.48ns)   --->   "%add_ln712_3870 = add i12 %zext_ln717_679, i12 %zext_ln717_723"   --->   Operation 3981 'add' 'add_ln712_3870' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3982 [1/1] (1.52ns)   --->   "%add_ln712_3871 = add i15 %zext_ln42_372, i15 %zext_ln717_768"   --->   Operation 3982 'add' 'add_ln712_3871' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3983 [1/1] (1.48ns)   --->   "%add_ln712_3883 = add i12 %zext_ln42_627, i12 %zext_ln717_1195"   --->   Operation 3983 'add' 'add_ln712_3883' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3984 [1/1] (1.48ns)   --->   "%add_ln712_3884 = add i11 %trunc_ln42_101, i11 128"   --->   Operation 3984 'add' 'add_ln712_3884' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3985 [1/1] (1.54ns)   --->   "%add_ln712_3903 = add i13 %sext_ln717_1070, i13 %sext_ln717_1092"   --->   Operation 3985 'add' 'add_ln712_3903' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3986 [1/1] (1.41ns)   --->   "%add_ln712_3905 = add i11 %zext_ln42_267, i11 %zext_ln717_640"   --->   Operation 3986 'add' 'add_ln712_3905' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3987 [1/1] (0.00ns)   --->   "%zext_ln712_1048 = zext i11 %add_ln712_3905"   --->   Operation 3987 'zext' 'zext_ln712_1048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3988 [1/1] (1.48ns)   --->   "%add_ln712_3906 = add i12 %zext_ln712_1048, i12 %sext_ln42_354"   --->   Operation 3988 'add' 'add_ln712_3906' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3989 [1/1] (1.48ns)   --->   "%add_ln712_3910 = add i11 %trunc_ln42_49, i11 %zext_ln42_323"   --->   Operation 3989 'add' 'add_ln712_3910' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3990 [1/1] (1.52ns)   --->   "%add_ln712_3911 = add i15 %zext_ln42_336, i15 %zext_ln717_788"   --->   Operation 3990 'add' 'add_ln712_3911' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3991 [1/1] (1.41ns)   --->   "%add_ln712_3920 = add i10 %mult_V_2285, i10 %zext_ln42_504"   --->   Operation 3991 'add' 'add_ln712_3920' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3992 [1/1] (1.48ns)   --->   "%add_ln712_3925 = add i11 %zext_ln42_590, i11 %mult_V_3208"   --->   Operation 3992 'add' 'add_ln712_3925' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3993 [1/1] (0.00ns)   --->   "%zext_ln712_1057 = zext i11 %add_ln712_3925"   --->   Operation 3993 'zext' 'zext_ln712_1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3994 [1/1] (1.48ns)   --->   "%add_ln712_3926 = add i12 %zext_ln712_1057, i12 %zext_ln1171_867"   --->   Operation 3994 'add' 'add_ln712_3926' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3995 [1/1] (1.41ns)   --->   "%add_ln712_3927 = add i10 %zext_ln1171_682, i10 320"   --->   Operation 3995 'add' 'add_ln712_3927' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3996 [1/1] (1.52ns)   --->   "%add_ln712_3967 = add i15 %zext_ln717_1169, i15 %zext_ln717_1212"   --->   Operation 3996 'add' 'add_ln712_3967' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3997 [1/1] (1.36ns)   --->   "%add_ln712_3969 = add i9 %zext_ln1171_842, i9 128"   --->   Operation 3997 'add' 'add_ln712_3969' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3998 [1/1] (0.00ns)   --->   "%zext_ln712_1072 = zext i9 %add_ln712_3969"   --->   Operation 3998 'zext' 'zext_ln712_1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3999 [1/1] (1.48ns)   --->   "%add_ln712_3970 = add i11 %zext_ln712_1072, i11 %mult_V_3528"   --->   Operation 3999 'add' 'add_ln712_3970' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4000 [1/1] (1.41ns)   --->   "%add_ln712_3990 = add i11 %sext_ln717_943, i11 %sext_ln717_969"   --->   Operation 4000 'add' 'add_ln712_3990' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4001 [1/1] (1.41ns)   --->   "%add_ln712_3992 = add i11 %sext_ln1171_627, i11 %sext_ln42_306"   --->   Operation 4001 'add' 'add_ln712_3992' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln712_1192 = sext i11 %add_ln712_3992"   --->   Operation 4002 'sext' 'sext_ln712_1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4003 [1/1] (1.48ns)   --->   "%add_ln712_3993 = add i12 %sext_ln712_1192, i12 %sext_ln717_975"   --->   Operation 4003 'add' 'add_ln712_3993' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4004 [1/1] (1.54ns)   --->   "%add_ln712_4007 = add i13 %zext_ln717_957, i13 %zext_ln42_531"   --->   Operation 4004 'add' 'add_ln712_4007' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4005 [1/1] (1.48ns)   --->   "%add_ln712_4012 = add i12 %zext_ln717_1193, i12 %zext_ln717_1216"   --->   Operation 4005 'add' 'add_ln712_4012' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4006 [1/1] (0.00ns)   --->   "%zext_ln712_1080 = zext i12 %add_ln712_4012"   --->   Operation 4006 'zext' 'zext_ln712_1080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4007 [1/1] (1.52ns)   --->   "%add_ln712_4013 = add i15 %zext_ln712_1080, i15 %zext_ln717_1163"   --->   Operation 4007 'add' 'add_ln712_4013' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4008 [1/1] (0.00ns)   --->   "%or_ln712_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_247"   --->   Operation 4008 'bitconcatenate' 'or_ln712_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4009 [1/1] (0.00ns)   --->   "%zext_ln712_1082 = zext i9 %or_ln712_7"   --->   Operation 4009 'zext' 'zext_ln712_1082' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4010 [1/1] (1.52ns)   --->   "%add_ln712_4014 = add i15 %zext_ln712_1082, i15 %zext_ln717_1234"   --->   Operation 4010 'add' 'add_ln712_4014' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4040 = add i10 %zext_ln42_296, i10 %zext_ln42_311"   --->   Operation 4011 'add' 'add_ln712_4040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4012 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_4041 = add i10 %add_ln712_4040, i10 %zext_ln42_649"   --->   Operation 4012 'add' 'add_ln712_4041' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4013 [1/1] (1.54ns)   --->   "%add_ln712_4045 = add i12 %zext_ln717_797, i12 %trunc_ln42_69"   --->   Operation 4013 'add' 'add_ln712_4045' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4014 [1/1] (1.48ns)   --->   "%add_ln712_4049 = add i11 %zext_ln42_430, i11 %mult_V_1701"   --->   Operation 4014 'add' 'add_ln712_4049' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4015 [1/1] (1.52ns)   --->   "%add_ln712_4050 = add i15 %zext_ln717_991, i15 %zext_ln42_539"   --->   Operation 4015 'add' 'add_ln712_4050' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4016 [1/1] (1.54ns)   --->   "%add_ln712_4053 = add i13 %zext_ln717_1071, i13 %zext_ln717_1149"   --->   Operation 4016 'add' 'add_ln712_4053' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4017 [1/1] (1.36ns)   --->   "%add_ln712_4055 = add i9 %zext_ln717_1004, i9 128"   --->   Operation 4017 'add' 'add_ln712_4055' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4018 [1/1] (0.00ns)   --->   "%zext_ln712_1091 = zext i9 %add_ln712_4055"   --->   Operation 4018 'zext' 'zext_ln712_1091' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4019 [1/1] (1.36ns)   --->   "%add_ln712_4056 = add i10 %zext_ln712_1091, i10 %zext_ln42_640"   --->   Operation 4019 'add' 'add_ln712_4056' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4020 [1/1] (1.30ns)   --->   "%add_ln712_4066 = add i9 %sext_ln42_198, i9 %sext_ln717_832"   --->   Operation 4020 'add' 'add_ln712_4066' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln712_1215 = sext i9 %add_ln712_4066"   --->   Operation 4021 'sext' 'sext_ln712_1215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4022 [1/1] (1.41ns)   --->   "%add_ln712_4067 = add i11 %sext_ln712_1215, i11 %sext_ln1171_493"   --->   Operation 4022 'add' 'add_ln712_4067' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4023 [1/1] (1.52ns)   --->   "%add_ln712_4081 = add i15 %zext_ln717_616, i15 %zext_ln42_270"   --->   Operation 4023 'add' 'add_ln712_4081' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4024 [1/1] (1.52ns)   --->   "%add_ln712_4082 = add i15 %zext_ln717_727, i15 %zext_ln717_825"   --->   Operation 4024 'add' 'add_ln712_4082' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4025 [1/1] (1.36ns)   --->   "%add_ln712_4085 = add i10 %zext_ln42_418, i10 %zext_ln1171_704"   --->   Operation 4025 'add' 'add_ln712_4085' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4026 [1/1] (1.52ns)   --->   "%add_ln712_4086 = add i15 %zext_ln42_467, i15 %zext_ln717_1009"   --->   Operation 4026 'add' 'add_ln712_4086' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln1171_457 = zext i8 %p_read_250"   --->   Operation 4027 'zext' 'zext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4028 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_250, i3 0"   --->   Operation 4028 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4029 [1/1] (0.00ns)   --->   "%zext_ln1171_462 = zext i11 %tmp"   --->   Operation 4029 'zext' 'zext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4030 [1/1] (1.48ns)   --->   "%sub_ln1171_919 = sub i12 %zext_ln1171_461, i12 %zext_ln1171_462"   --->   Operation 4030 'sub' 'sub_ln1171_919' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4031 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_919, i32 1, i32 11"   --->   Operation 4031 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i11 %trunc_ln"   --->   Operation 4032 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4033 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i11 %mult_V_2"   --->   Operation 4033 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4034 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i11 %sub_ln1171"   --->   Operation 4034 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4035 [1/1] (1.48ns)   --->   "%sub_ln1171_413 = sub i12 %sext_ln1171, i12 %zext_ln1171_461"   --->   Operation 4035 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4036 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_413, i32 1, i32 11"   --->   Operation 4036 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln1171_360 = sext i11 %trunc_ln717_s"   --->   Operation 4037 'sext' 'sext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln717_460 = sext i13 %trunc_ln717_843"   --->   Operation 4038 'sext' 'sext_ln717_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln42_271 = zext i7 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4039 'zext' 'zext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4040 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %mult_V_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4040 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln1171_361 = sext i10 %trunc_ln717_844"   --->   Operation 4041 'sext' 'sext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4042 [1/1] (1.48ns)   --->   "%sub_ln1171_414 = sub i12 0, i12 %zext_ln1171_462"   --->   Operation 4042 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln717_461 = sext i12 %sub_ln1171_414"   --->   Operation 4043 'sext' 'sext_ln717_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4044 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_414, i32 1, i32 11"   --->   Operation 4044 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4045 [1/1] (0.00ns)   --->   "%mult_V_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_250, i1 0"   --->   Operation 4045 'bitconcatenate' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4046 [1/1] (0.00ns)   --->   "%zext_ln717_578 = zext i9 %mult_V_9"   --->   Operation 4046 'zext' 'zext_ln717_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4047 [1/1] (0.00ns)   --->   "%zext_ln42_259 = zext i9 %mult_V_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4047 'zext' 'zext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4048 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_250, i4 0"   --->   Operation 4048 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4049 [1/1] (0.00ns)   --->   "%zext_ln717_579 = zext i12 %shl_ln2"   --->   Operation 4049 'zext' 'zext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4050 [1/1] (0.00ns)   --->   "%zext_ln717_580 = zext i10 %mult_V_49"   --->   Operation 4050 'zext' 'zext_ln717_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4051 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717_579, i13 %zext_ln717_580"   --->   Operation 4051 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4052 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717, i32 1, i32 12"   --->   Operation 4052 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4053 [1/1] (0.00ns)   --->   "%zext_ln717_581 = zext i12 %mult_V_14"   --->   Operation 4053 'zext' 'zext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln717_463 = sext i10 %mult_V_15"   --->   Operation 4054 'sext' 'sext_ln717_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4055 [1/1] (0.00ns)   --->   "%zext_ln717_582 = zext i14 %sext_ln717_463"   --->   Operation 4055 'zext' 'zext_ln717_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4056 [1/1] (1.48ns)   --->   "%sub_ln717_194 = sub i12 %zext_ln1171_462, i12 %zext_ln1171_461"   --->   Operation 4056 'sub' 'sub_ln717_194' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4057 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_194, i32 1, i32 11"   --->   Operation 4057 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4058 [1/1] (1.54ns)   --->   "%sub_ln1171_415 = sub i13 %sext_ln717_461, i13 %zext_ln1171_457"   --->   Operation 4058 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4059 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_415, i32 1, i32 12"   --->   Operation 4059 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4060 [1/1] (0.00ns)   --->   "%zext_ln1171_464 = zext i9 %mult_V_9"   --->   Operation 4060 'zext' 'zext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4061 [1/1] (1.36ns)   --->   "%sub_ln1171_416 = sub i10 0, i10 %zext_ln1171_464"   --->   Operation 4061 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_416, i32 1, i32 9"   --->   Operation 4062 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln717_465 = sext i9 %trunc_ln717_849"   --->   Operation 4063 'sext' 'sext_ln717_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4064 [1/1] (1.48ns)   --->   "%sub_ln717_195 = sub i12 %zext_ln1171_462, i12 %zext_ln717_578"   --->   Operation 4064 'sub' 'sub_ln717_195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4065 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_195, i32 1, i32 11"   --->   Operation 4065 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln717_466 = sext i11 %mult_V_23"   --->   Operation 4066 'sext' 'sext_ln717_466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4067 [1/1] (0.00ns)   --->   "%zext_ln717_584 = zext i14 %sext_ln717_466"   --->   Operation 4067 'zext' 'zext_ln717_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4068 [1/1] (0.00ns)   --->   "%zext_ln42_300 = zext i10 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4068 'zext' 'zext_ln42_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln42_260 = zext i10 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4069 'zext' 'zext_ln42_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4070 [1/1] (1.48ns)   --->   "%add_ln717_148 = add i12 %zext_ln1171_462, i12 %zext_ln717_578"   --->   Operation 4070 'add' 'add_ln717_148' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4071 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_148, i32 1, i32 11"   --->   Operation 4071 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln1171_465 = zext i11 %mult_V_42"   --->   Operation 4072 'zext' 'zext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln717_467 = sext i8 %trunc_ln717_852"   --->   Operation 4073 'sext' 'sext_ln717_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln717_468 = sext i8 %trunc_ln717_852"   --->   Operation 4074 'sext' 'sext_ln717_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4075 [1/1] (1.54ns)   --->   "%sub_ln717_196 = sub i13 %zext_ln717_579, i13 %zext_ln717_580"   --->   Operation 4075 'sub' 'sub_ln717_196' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4076 [1/1] (0.00ns)   --->   "%trunc_ln717_853 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_196, i32 1, i32 12"   --->   Operation 4076 'partselect' 'trunc_ln717_853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4077 [1/1] (0.00ns)   --->   "%zext_ln42_261 = zext i10 %mult_V_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4077 'zext' 'zext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4078 [1/1] (0.00ns)   --->   "%zext_ln42_262 = zext i10 %mult_V_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4078 'zext' 'zext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln42_91 = sext i13 %trunc_ln717_854" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4079 'sext' 'sext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4080 [1/1] (1.54ns)   --->   "%sub_ln1171_921 = sub i13 %zext_ln1171_457, i13 %zext_ln717_579"   --->   Operation 4080 'sub' 'sub_ln1171_921' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4081 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_921, i32 1, i32 12"   --->   Operation 4081 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln1171_363 = sext i12 %trunc_ln717_855"   --->   Operation 4082 'sext' 'sext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln1171_469 = zext i8 %p_read_249"   --->   Operation 4083 'zext' 'zext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4084 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_249, i4 0"   --->   Operation 4084 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4085 [1/1] (0.00ns)   --->   "%zext_ln717_587 = zext i12 %shl_ln717_s"   --->   Operation 4085 'zext' 'zext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln717_589 = zext i10 %mult_V_67"   --->   Operation 4086 'zext' 'zext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4087 [1/1] (1.54ns)   --->   "%sub_ln717_197 = sub i13 %zext_ln717_587, i13 %zext_ln717_589"   --->   Operation 4087 'sub' 'sub_ln717_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4088 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_197, i32 1, i32 12"   --->   Operation 4088 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4089 [1/1] (0.00ns)   --->   "%mult_V_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_249, i1 0"   --->   Operation 4089 'bitconcatenate' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4090 [1/1] (0.00ns)   --->   "%zext_ln717_593 = zext i9 %mult_V_68"   --->   Operation 4090 'zext' 'zext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4091 [1/1] (0.00ns)   --->   "%zext_ln717_594 = zext i9 %mult_V_68"   --->   Operation 4091 'zext' 'zext_ln717_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4092 [1/1] (1.48ns)   --->   "%add_ln717_149 = add i12 %zext_ln717_592, i12 %zext_ln717_594"   --->   Operation 4092 'add' 'add_ln717_149' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4093 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_149, i32 1, i32 11"   --->   Operation 4093 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4094 [1/1] (0.00ns)   --->   "%zext_ln717_595 = zext i11 %mult_V_66"   --->   Operation 4094 'zext' 'zext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln42_646 = zext i10 %mult_V_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4095 'zext' 'zext_ln42_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln717_471 = sext i12 %sub_ln1171_418"   --->   Operation 4096 'sext' 'sext_ln717_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln42_92 = sext i11 %trunc_ln717_857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4097 'sext' 'sext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln717_473 = sext i10 %trunc_ln717_858"   --->   Operation 4098 'sext' 'sext_ln717_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln717_474 = sext i10 %trunc_ln717_858"   --->   Operation 4099 'sext' 'sext_ln717_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4100 [1/1] (0.00ns)   --->   "%zext_ln717_597 = zext i7 %mult_V_75"   --->   Operation 4100 'zext' 'zext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4101 [1/1] (0.00ns)   --->   "%zext_ln42_263 = zext i7 %mult_V_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4101 'zext' 'zext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4102 [1/1] (0.00ns)   --->   "%zext_ln1171_471 = zext i11 %mult_V_76"   --->   Operation 4102 'zext' 'zext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln1171_364 = sext i8 %trunc_ln717_859"   --->   Operation 4103 'sext' 'sext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln1171_366 = sext i8 %trunc_ln717_859"   --->   Operation 4104 'sext' 'sext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln1171_367 = sext i8 %trunc_ln717_859"   --->   Operation 4105 'sext' 'sext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4106 [1/1] (0.00ns)   --->   "%zext_ln1171_472 = zext i9 %mult_V_68"   --->   Operation 4106 'zext' 'zext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4107 [1/1] (1.36ns)   --->   "%sub_ln1171_421 = sub i10 0, i10 %zext_ln1171_472"   --->   Operation 4107 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4108 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_421, i32 1, i32 9"   --->   Operation 4108 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln717_477 = sext i11 %mult_V_80"   --->   Operation 4109 'sext' 'sext_ln717_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4110 [1/1] (0.00ns)   --->   "%zext_ln717_598 = zext i14 %sext_ln717_477"   --->   Operation 4110 'zext' 'zext_ln717_598' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4111 [1/1] (0.00ns)   --->   "%zext_ln717_599 = zext i14 %sext_ln717_477"   --->   Operation 4111 'zext' 'zext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4112 [1/1] (1.54ns)   --->   "%sub_ln717_199 = sub i13 %zext_ln717_587, i13 %zext_ln1171_467"   --->   Operation 4112 'sub' 'sub_ln717_199' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4113 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_199, i32 1, i32 12"   --->   Operation 4113 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln717_478 = sext i12 %trunc_ln717_862"   --->   Operation 4114 'sext' 'sext_ln717_478' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4115 [1/1] (0.00ns)   --->   "%zext_ln717_600 = zext i14 %sext_ln717_478"   --->   Operation 4115 'zext' 'zext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4116 [1/1] (1.54ns)   --->   "%sub_ln1171_422 = sub i13 %sext_ln717_471, i13 %zext_ln1171_467"   --->   Operation 4116 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4117 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_422, i32 1, i32 12"   --->   Operation 4117 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4118 [1/1] (1.54ns)   --->   "%add_ln717_150 = add i13 %zext_ln717_587, i13 %zext_ln717_589"   --->   Operation 4118 'add' 'add_ln717_150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4119 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_150, i32 1, i32 12"   --->   Operation 4119 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln1171_473 = zext i12 %mult_V_83"   --->   Operation 4120 'zext' 'zext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4121 [1/1] (1.48ns)   --->   "%sub_ln1171_423 = sub i12 %zext_ln717_594, i12 %zext_ln717_592"   --->   Operation 4121 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4122 [1/1] (0.00ns)   --->   "%trunc_ln717_865 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_423, i32 1, i32 11"   --->   Operation 4122 'partselect' 'trunc_ln717_865' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4123 [1/1] (0.00ns)   --->   "%zext_ln42_264 = zext i10 %mult_V_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4123 'zext' 'zext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4124 [1/1] (1.54ns)   --->   "%sub_ln1171_424 = sub i13 0, i13 %zext_ln717_587"   --->   Operation 4124 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4125 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_424, i32 1, i32 12"   --->   Operation 4125 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4126 [1/1] (1.54ns)   --->   "%sub_ln717_200 = sub i13 %zext_ln717_587, i13 %zext_ln717_593"   --->   Operation 4126 'sub' 'sub_ln717_200' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4127 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_200, i32 1, i32 12"   --->   Operation 4127 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln717_481 = sext i12 %mult_V_97"   --->   Operation 4128 'sext' 'sext_ln717_481' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln717_602 = zext i14 %sext_ln717_481"   --->   Operation 4129 'zext' 'zext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln42_96 = sext i11 %trunc_ln717_868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4130 'sext' 'sext_ln42_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4131 [1/1] (1.54ns)   --->   "%sub_ln1171_425 = sub i13 %sext_ln717_471, i13 %zext_ln717_593"   --->   Operation 4131 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4132 [1/1] (0.00ns)   --->   "%trunc_ln717_869 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_425, i32 1, i32 12"   --->   Operation 4132 'partselect' 'trunc_ln717_869' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln717_482 = sext i12 %trunc_ln717_869"   --->   Operation 4133 'sext' 'sext_ln717_482' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4134 [1/1] (1.54ns)   --->   "%add_ln717_153 = add i13 %zext_ln717_587, i13 %zext_ln1171_467"   --->   Operation 4134 'add' 'add_ln717_153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4135 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_153, i32 1, i32 12"   --->   Operation 4135 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln717_483 = sext i12 %trunc_ln717_870"   --->   Operation 4136 'sext' 'sext_ln717_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln717_606 = zext i14 %sext_ln717_483"   --->   Operation 4137 'zext' 'zext_ln717_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln717_484 = sext i11 %trunc_ln717_871"   --->   Operation 4138 'sext' 'sext_ln717_484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4139 [1/1] (0.00ns)   --->   "%zext_ln717_609 = zext i14 %sext_ln717_484"   --->   Operation 4139 'zext' 'zext_ln717_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4140 [1/1] (1.54ns)   --->   "%sub_ln717_203 = sub i13 %zext_ln717_603, i13 %zext_ln1171_478"   --->   Operation 4140 'sub' 'sub_ln717_203' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4141 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_203, i32 1, i32 12"   --->   Operation 4141 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln717_485 = sext i12 %mult_V_131"   --->   Operation 4142 'sext' 'sext_ln717_485' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln717_610 = zext i14 %sext_ln717_485"   --->   Operation 4143 'zext' 'zext_ln717_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4144 [1/1] (0.00ns)   --->   "%zext_ln1171_480 = zext i9 %mult_V_140"   --->   Operation 4144 'zext' 'zext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln42_97 = sext i9 %trunc_ln717_873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4145 'sext' 'sext_ln42_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln42_98 = sext i9 %trunc_ln717_873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4146 'sext' 'sext_ln42_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln42_99 = sext i9 %trunc_ln717_873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4147 'sext' 'sext_ln42_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln42_100 = sext i9 %trunc_ln717_873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4148 'sext' 'sext_ln42_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4149 [1/1] (1.54ns)   --->   "%sub_ln1171_923 = sub i13 %zext_ln1171_478, i13 %zext_ln717_603"   --->   Operation 4149 'sub' 'sub_ln1171_923' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4150 [1/1] (0.00ns)   --->   "%trunc_ln717_874 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_923, i32 1, i32 12"   --->   Operation 4150 'partselect' 'trunc_ln717_874' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln717_486 = sext i10 %trunc_ln717_875"   --->   Operation 4151 'sext' 'sext_ln717_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4152 [1/1] (1.48ns)   --->   "%sub_ln1171_427 = sub i12 %zext_ln717_604, i12 %zext_ln717_608"   --->   Operation 4152 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4153 [1/1] (0.00ns)   --->   "%trunc_ln717_876 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_427, i32 1, i32 11"   --->   Operation 4153 'partselect' 'trunc_ln717_876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4154 [1/1] (0.00ns)   --->   "%zext_ln1171_483 = zext i10 %mult_V_151"   --->   Operation 4154 'zext' 'zext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln1171_371 = sext i10 %trunc_ln717_877"   --->   Operation 4155 'sext' 'sext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4156 [1/1] (1.54ns)   --->   "%sub_ln1171_429 = sub i13 0, i13 %zext_ln717_603"   --->   Operation 4156 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i13 %sub_ln1171_429"   --->   Operation 4157 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4158 [1/1] (1.53ns)   --->   "%sub_ln1171_430 = sub i14 %sext_ln1171_106, i14 %zext_ln1171_480"   --->   Operation 4158 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4159 [1/1] (0.00ns)   --->   "%trunc_ln717_878 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_430, i32 1, i32 13"   --->   Operation 4159 'partselect' 'trunc_ln717_878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4160 [1/1] (1.54ns)   --->   "%sub_ln1171_431 = sub i13 %zext_ln1171_483, i13 %zext_ln717_603"   --->   Operation 4160 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4161 [1/1] (0.00ns)   --->   "%trunc_ln717_879 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_431, i32 1, i32 12"   --->   Operation 4161 'partselect' 'trunc_ln717_879' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln1171_373 = sext i12 %trunc_ln717_879"   --->   Operation 4162 'sext' 'sext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln717_488 = sext i12 %trunc_ln717_880"   --->   Operation 4163 'sext' 'sext_ln717_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln717_489 = sext i12 %trunc_ln717_880"   --->   Operation 4164 'sext' 'sext_ln717_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln42_648 = zext i11 %mult_V_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4165 'zext' 'zext_ln42_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4166 [1/1] (0.00ns)   --->   "%zext_ln42_268 = zext i11 %mult_V_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4166 'zext' 'zext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4167 [1/1] (1.48ns)   --->   "%sub_ln1171_432 = sub i12 0, i12 %zext_ln717_608"   --->   Operation 4167 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i12 %sub_ln1171_432"   --->   Operation 4168 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4169 [1/1] (1.54ns)   --->   "%sub_ln1171_433 = sub i13 %sext_ln1171_107, i13 %zext_ln717_605"   --->   Operation 4169 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4170 [1/1] (0.00ns)   --->   "%trunc_ln717_881 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_433, i32 1, i32 12"   --->   Operation 4170 'partselect' 'trunc_ln717_881' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln717_491 = sext i8 %trunc_ln717_882"   --->   Operation 4171 'sext' 'sext_ln717_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4172 [1/1] (0.00ns)   --->   "%trunc_ln717_883 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_432, i32 1, i32 11"   --->   Operation 4172 'partselect' 'trunc_ln717_883' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln717_492 = sext i11 %trunc_ln717_883"   --->   Operation 4173 'sext' 'sext_ln717_492' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4174 [1/1] (1.48ns)   --->   "%sub_ln717_204 = sub i12 %zext_ln717_608, i12 %zext_ln717_604"   --->   Operation 4174 'sub' 'sub_ln717_204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4175 [1/1] (0.00ns)   --->   "%mult_V_158 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_204, i32 1, i32 11"   --->   Operation 4175 'partselect' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4176 [1/1] (0.00ns)   --->   "%zext_ln42_269 = zext i12 %mult_V_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4176 'zext' 'zext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4177 [1/1] (0.00ns)   --->   "%zext_ln717_613 = zext i11 %mult_V_172"   --->   Operation 4177 'zext' 'zext_ln717_613' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln717_494 = sext i11 %trunc_ln717_885"   --->   Operation 4178 'sext' 'sext_ln717_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4179 [1/1] (0.00ns)   --->   "%sext_ln717_498 = sext i10 %trunc_ln717_889"   --->   Operation 4179 'sext' 'sext_ln717_498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln717_499 = sext i10 %trunc_ln717_889"   --->   Operation 4180 'sext' 'sext_ln717_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4181 [1/1] (0.00ns)   --->   "%zext_ln717_619 = zext i11 %mult_V_195"   --->   Operation 4181 'zext' 'zext_ln717_619' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln717_621 = zext i10 %mult_V_252"   --->   Operation 4182 'zext' 'zext_ln717_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4183 [1/1] (0.00ns)   --->   "%zext_ln42_272 = zext i10 %mult_V_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4183 'zext' 'zext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4184 [1/1] (0.00ns)   --->   "%zext_ln42_273 = zext i10 %mult_V_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4184 'zext' 'zext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4185 [1/1] (0.00ns)   --->   "%zext_ln1171_491 = zext i9 %mult_V_203"   --->   Operation 4185 'zext' 'zext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln1171_375 = sext i9 %trunc_ln717_890"   --->   Operation 4186 'sext' 'sext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln1171_376 = sext i9 %trunc_ln717_890"   --->   Operation 4187 'sext' 'sext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln1171_377 = sext i9 %trunc_ln717_890"   --->   Operation 4188 'sext' 'sext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln1171_378 = sext i11 %trunc_ln717_891"   --->   Operation 4189 'sext' 'sext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4190 [1/1] (1.54ns)   --->   "%sub_ln1171_437 = sub i13 0, i13 %zext_ln1171_493"   --->   Operation 4190 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln717_501 = sext i13 %sub_ln1171_437"   --->   Operation 4191 'sext' 'sext_ln717_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4192 [1/1] (0.00ns)   --->   "%trunc_ln717_892 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_437, i32 1, i32 12"   --->   Operation 4192 'partselect' 'trunc_ln717_892' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln717_502 = sext i12 %trunc_ln717_892"   --->   Operation 4193 'sext' 'sext_ln717_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln717_503 = sext i12 %mult_V_201"   --->   Operation 4194 'sext' 'sext_ln717_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln717_623 = zext i14 %sext_ln717_503"   --->   Operation 4195 'zext' 'zext_ln717_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4196 [1/1] (0.00ns)   --->   "%zext_ln42_274 = zext i9 %mult_V_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4196 'zext' 'zext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4197 [1/1] (0.00ns)   --->   "%zext_ln42_275 = zext i9 %mult_V_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4197 'zext' 'zext_ln42_275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4198 [1/1] (1.48ns)   --->   "%sub_ln717_209 = sub i12 %zext_ln717_618, i12 %zext_ln1171_491"   --->   Operation 4198 'sub' 'sub_ln717_209' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4199 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_209, i32 1, i32 11"   --->   Operation 4199 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln717_505 = sext i11 %mult_V_212"   --->   Operation 4200 'sext' 'sext_ln717_505' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln717_625 = zext i14 %sext_ln717_505"   --->   Operation 4201 'zext' 'zext_ln717_625' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln42_102 = sext i11 %trunc_ln717_896" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4202 'sext' 'sext_ln42_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4203 [1/1] (1.53ns)   --->   "%sub_ln1171_438 = sub i14 %sext_ln717_501, i14 %zext_ln1171_485"   --->   Operation 4203 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4204 [1/1] (0.00ns)   --->   "%trunc_ln717_897 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_438, i32 1, i32 13"   --->   Operation 4204 'partselect' 'trunc_ln717_897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln717_506 = sext i12 %trunc_ln717_899"   --->   Operation 4205 'sext' 'sext_ln717_506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln717_507 = sext i10 %mult_V_226"   --->   Operation 4206 'sext' 'sext_ln717_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4207 [1/1] (0.00ns)   --->   "%zext_ln717_626 = zext i14 %sext_ln717_507"   --->   Operation 4207 'zext' 'zext_ln717_626' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4208 [1/1] (0.00ns)   --->   "%zext_ln717_627 = zext i14 %sext_ln717_507"   --->   Operation 4208 'zext' 'zext_ln717_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4209 [1/1] (1.54ns)   --->   "%sub_ln717_211 = sub i13 %zext_ln1171_493, i13 %zext_ln717_621"   --->   Operation 4209 'sub' 'sub_ln717_211' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4210 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_211, i32 1, i32 12"   --->   Operation 4210 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln717_508 = sext i12 %mult_V_238"   --->   Operation 4211 'sext' 'sext_ln717_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4212 [1/1] (0.00ns)   --->   "%zext_ln717_628 = zext i14 %sext_ln717_508"   --->   Operation 4212 'zext' 'zext_ln717_628' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4213 [1/1] (1.48ns)   --->   "%sub_ln1171_441 = sub i12 %zext_ln1171_491, i12 %zext_ln717_618"   --->   Operation 4213 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4214 [1/1] (0.00ns)   --->   "%trunc_ln717_903 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_441, i32 1, i32 11"   --->   Operation 4214 'partselect' 'trunc_ln717_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln1171_379 = sext i11 %trunc_ln717_903"   --->   Operation 4215 'sext' 'sext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln42_107 = sext i12 %trunc_ln717_904" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4216 'sext' 'sext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4217 [1/1] (0.00ns)   --->   "%zext_ln42_277 = zext i11 %mult_V_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4217 'zext' 'zext_ln42_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln717_631 = zext i9 %mult_V_256"   --->   Operation 4218 'zext' 'zext_ln717_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln42_279 = zext i9 %mult_V_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4219 'zext' 'zext_ln42_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln717_509 = sext i12 %mult_V_257"   --->   Operation 4220 'sext' 'sext_ln717_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4221 [1/1] (0.00ns)   --->   "%zext_ln717_633 = zext i14 %sext_ln717_509"   --->   Operation 4221 'zext' 'zext_ln717_633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln42_281 = zext i7 %mult_V_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4222 'zext' 'zext_ln42_281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4223 [1/1] (0.00ns)   --->   "%zext_ln42_282 = zext i7 %mult_V_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4223 'zext' 'zext_ln42_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln42_108 = sext i10 %trunc_ln717_907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4224 'sext' 'sext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4225 [1/1] (0.00ns)   --->   "%sext_ln42_109 = sext i10 %trunc_ln717_907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4225 'sext' 'sext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln717_510 = sext i12 %trunc_ln717_908"   --->   Operation 4226 'sext' 'sext_ln717_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln717_512 = sext i10 %trunc_ln717_909"   --->   Operation 4227 'sext' 'sext_ln717_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln717_513 = sext i10 %trunc_ln717_909"   --->   Operation 4228 'sext' 'sext_ln717_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln42_110 = sext i11 %trunc_ln717_911" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4229 'sext' 'sext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln42_111 = sext i11 %trunc_ln717_911" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4230 'sext' 'sext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4231 [1/1] (0.00ns)   --->   "%zext_ln717_637 = zext i11 %mult_V_272"   --->   Operation 4231 'zext' 'zext_ln717_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4232 [1/1] (0.00ns)   --->   "%zext_ln42_283 = zext i11 %mult_V_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4232 'zext' 'zext_ln42_283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln42_284 = zext i11 %mult_V_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4233 'zext' 'zext_ln42_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4234 [1/1] (0.00ns)   --->   "%zext_ln717_638 = zext i10 %tmp_s"   --->   Operation 4234 'zext' 'zext_ln717_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln717_515 = sext i10 %mult_V_280"   --->   Operation 4235 'sext' 'sext_ln717_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4236 [1/1] (0.00ns)   --->   "%zext_ln717_639 = zext i14 %sext_ln717_515"   --->   Operation 4236 'zext' 'zext_ln717_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4237 [1/1] (1.36ns)   --->   "%sub_ln1171_448 = sub i10 0, i10 %zext_ln42_279"   --->   Operation 4237 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4238 [1/1] (0.00ns)   --->   "%trunc_ln717_913 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_448, i32 1, i32 9"   --->   Operation 4238 'partselect' 'trunc_ln717_913' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln42_285 = zext i10 %mult_V_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4239 'zext' 'zext_ln42_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln717_517 = sext i11 %trunc_ln717_915"   --->   Operation 4240 'sext' 'sext_ln717_517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4241 [1/1] (0.00ns)   --->   "%zext_ln717_641 = zext i14 %sext_ln717_517"   --->   Operation 4241 'zext' 'zext_ln717_641' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln42_112 = sext i8 %trunc_ln717_916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4242 'sext' 'sext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln42_113 = sext i8 %trunc_ln717_916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4243 'sext' 'sext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln717_518 = sext i12 %trunc_ln717_917"   --->   Operation 4244 'sext' 'sext_ln717_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4245 [1/1] (1.54ns)   --->   "%sub_ln717_216 = sub i13 %zext_ln717_632, i13 %zext_ln717_638"   --->   Operation 4245 'sub' 'sub_ln717_216' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4246 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_216, i32 1, i32 12"   --->   Operation 4246 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln717_519 = sext i12 %mult_V_299"   --->   Operation 4247 'sext' 'sext_ln717_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4248 [1/1] (0.00ns)   --->   "%zext_ln717_642 = zext i14 %sext_ln717_519"   --->   Operation 4248 'zext' 'zext_ln717_642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4249 [1/1] (1.54ns)   --->   "%sub_ln1171_451 = sub i13 0, i13 %zext_ln717_632"   --->   Operation 4249 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4250 [1/1] (0.00ns)   --->   "%trunc_ln717_920 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_451, i32 1, i32 12"   --->   Operation 4250 'partselect' 'trunc_ln717_920' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4251 [1/1] (0.00ns)   --->   "%sext_ln42_115 = sext i12 %trunc_ln717_920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4251 'sext' 'sext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln1171_382 = sext i8 %trunc_ln717_921"   --->   Operation 4252 'sext' 'sext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln1171_383 = sext i8 %trunc_ln717_921"   --->   Operation 4253 'sext' 'sext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4254 [1/1] (0.00ns)   --->   "%sext_ln717_520 = sext i12 %trunc_ln717_922"   --->   Operation 4254 'sext' 'sext_ln717_520' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln717_644 = zext i11 %mult_V_323"   --->   Operation 4255 'zext' 'zext_ln717_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4256 [1/1] (0.00ns)   --->   "%zext_ln717_645 = zext i11 %mult_V_324"   --->   Operation 4256 'zext' 'zext_ln717_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4257 [1/1] (0.00ns)   --->   "%zext_ln717_646 = zext i11 %mult_V_330"   --->   Operation 4257 'zext' 'zext_ln717_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln42_290 = zext i11 %mult_V_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4258 'zext' 'zext_ln42_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln717_523 = sext i11 %trunc_ln717_925"   --->   Operation 4259 'sext' 'sext_ln717_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln717_524 = sext i11 %trunc_ln717_925"   --->   Operation 4260 'sext' 'sext_ln717_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln42_117 = sext i11 %trunc_ln717_926" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4261 'sext' 'sext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln42_118 = sext i11 %trunc_ln717_926" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4262 'sext' 'sext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4263 [1/1] (0.00ns)   --->   "%zext_ln42_291 = zext i10 %mult_V_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4263 'zext' 'zext_ln42_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4264 [1/1] (0.00ns)   --->   "%zext_ln42_292 = zext i10 %mult_V_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4264 'zext' 'zext_ln42_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln1171_384 = sext i9 %trunc_ln717_927"   --->   Operation 4265 'sext' 'sext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln1171_385 = sext i9 %trunc_ln717_927"   --->   Operation 4266 'sext' 'sext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln717_525 = sext i13 %trunc_ln717_928"   --->   Operation 4267 'sext' 'sext_ln717_525' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln717_526 = sext i10 %mult_V_342"   --->   Operation 4268 'sext' 'sext_ln717_526' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln717_647 = zext i14 %sext_ln717_526"   --->   Operation 4269 'zext' 'zext_ln717_647' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4270 [1/1] (0.00ns)   --->   "%zext_ln717_648 = zext i10 %mult_V_352"   --->   Operation 4270 'zext' 'zext_ln717_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4271 [1/1] (0.00ns)   --->   "%zext_ln42_294 = zext i10 %mult_V_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4271 'zext' 'zext_ln42_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln1171_386 = sext i12 %trunc_ln717_930"   --->   Operation 4272 'sext' 'sext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln717_528 = sext i12 %mult_V_358"   --->   Operation 4273 'sext' 'sext_ln717_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4274 [1/1] (0.00ns)   --->   "%zext_ln717_649 = zext i14 %sext_ln717_528"   --->   Operation 4274 'zext' 'zext_ln717_649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln42_119 = sext i12 %trunc_ln717_933" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4275 'sext' 'sext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln717_529 = sext i10 %trunc_ln717_934"   --->   Operation 4276 'sext' 'sext_ln717_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln717_530 = sext i10 %trunc_ln717_934"   --->   Operation 4277 'sext' 'sext_ln717_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln42_121 = sext i13 %trunc_ln717_937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4278 'sext' 'sext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln717_532 = sext i10 %mult_V_384"   --->   Operation 4279 'sext' 'sext_ln717_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4280 [1/1] (0.00ns)   --->   "%zext_ln717_653 = zext i14 %sext_ln717_532"   --->   Operation 4280 'zext' 'zext_ln717_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln1171_387 = sext i8 %trunc_ln717_939"   --->   Operation 4281 'sext' 'sext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln1171_388 = sext i8 %trunc_ln717_939"   --->   Operation 4282 'sext' 'sext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln1171_389 = sext i8 %trunc_ln717_939"   --->   Operation 4283 'sext' 'sext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4284 [1/1] (0.00ns)   --->   "%zext_ln1171_518 = zext i9 %mult_V_408"   --->   Operation 4284 'zext' 'zext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4285 [1/1] (1.36ns)   --->   "%sub_ln1171_466 = sub i10 0, i10 %zext_ln1171_518"   --->   Operation 4285 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4286 [1/1] (0.00ns)   --->   "%trunc_ln717_941 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_466, i32 1, i32 9"   --->   Operation 4286 'partselect' 'trunc_ln717_941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln717_533 = sext i9 %trunc_ln717_941"   --->   Operation 4287 'sext' 'sext_ln717_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4288 [1/1] (1.48ns)   --->   "%add_ln717_166 = add i12 %zext_ln717_655, i12 %zext_ln1171_514"   --->   Operation 4288 'add' 'add_ln717_166' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4289 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_166, i32 1, i32 11"   --->   Operation 4289 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4290 [1/1] (0.00ns)   --->   "%zext_ln717_656 = zext i11 %mult_V_396"   --->   Operation 4290 'zext' 'zext_ln717_656' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln42_298 = zext i11 %mult_V_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4291 'zext' 'zext_ln42_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln717_535 = sext i10 %trunc_ln717_943"   --->   Operation 4292 'sext' 'sext_ln717_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln717_536 = sext i10 %trunc_ln717_943"   --->   Operation 4293 'sext' 'sext_ln717_536' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln717_537 = sext i10 %trunc_ln717_943"   --->   Operation 4294 'sext' 'sext_ln717_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln717_538 = sext i10 %trunc_ln717_943"   --->   Operation 4295 'sext' 'sext_ln717_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln717_539 = sext i12 %mult_V_401"   --->   Operation 4296 'sext' 'sext_ln717_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4297 [1/1] (0.00ns)   --->   "%zext_ln717_658 = zext i14 %sext_ln717_539"   --->   Operation 4297 'zext' 'zext_ln717_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln1171_390 = sext i11 %trunc_ln717_945"   --->   Operation 4298 'sext' 'sext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4299 [1/1] (1.48ns)   --->   "%sub_ln1171_932 = sub i12 %zext_ln1171_514, i12 %zext_ln717_655"   --->   Operation 4299 'sub' 'sub_ln1171_932' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4300 [1/1] (0.00ns)   --->   "%trunc_ln717_946 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_932, i32 1, i32 11"   --->   Operation 4300 'partselect' 'trunc_ln717_946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln717_540 = sext i11 %trunc_ln717_946"   --->   Operation 4301 'sext' 'sext_ln717_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln42_299 = zext i9 %mult_V_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4302 'zext' 'zext_ln42_299' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln42_123 = sext i12 %trunc_ln717_947" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4303 'sext' 'sext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln717_541 = sext i13 %trunc_ln717_948"   --->   Operation 4304 'sext' 'sext_ln717_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4305 [1/1] (0.00ns)   --->   "%zext_ln42_301 = zext i11 %mult_V_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4305 'zext' 'zext_ln42_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4306 [1/1] (0.00ns)   --->   "%zext_ln42_302 = zext i10 %mult_V_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4306 'zext' 'zext_ln42_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4307 [1/1] (0.00ns)   --->   "%zext_ln42_303 = zext i11 %mult_V_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4307 'zext' 'zext_ln42_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4308 [1/1] (1.48ns)   --->   "%sub_ln717_223 = sub i12 %zext_ln717_655, i12 %zext_ln717_657"   --->   Operation 4308 'sub' 'sub_ln717_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4309 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_223, i32 1, i32 11"   --->   Operation 4309 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln717_543 = sext i11 %mult_V_427"   --->   Operation 4310 'sext' 'sext_ln717_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4311 [1/1] (0.00ns)   --->   "%zext_ln717_659 = zext i14 %sext_ln717_543"   --->   Operation 4311 'zext' 'zext_ln717_659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4312 [1/1] (0.00ns)   --->   "%zext_ln717_660 = zext i14 %sext_ln717_543"   --->   Operation 4312 'zext' 'zext_ln717_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln42_124 = sext i10 %trunc_ln717_951" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4313 'sext' 'sext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln42_125 = sext i10 %trunc_ln717_951" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4314 'sext' 'sext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4315 [1/1] (1.48ns)   --->   "%sub_ln717_224 = sub i12 %zext_ln717_655, i12 %zext_ln1171_514"   --->   Operation 4315 'sub' 'sub_ln717_224' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4316 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_224, i32 1, i32 11"   --->   Operation 4316 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4317 [1/1] (0.00ns)   --->   "%sext_ln717_545 = sext i13 %trunc_ln717_953"   --->   Operation 4317 'sext' 'sext_ln717_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4318 [1/1] (0.00ns)   --->   "%zext_ln42_304 = zext i12 %mult_V_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4318 'zext' 'zext_ln42_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4319 [1/1] (0.00ns)   --->   "%zext_ln717_663 = zext i10 %mult_V_449"   --->   Operation 4319 'zext' 'zext_ln717_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4320 [1/1] (0.00ns)   --->   "%zext_ln42_305 = zext i10 %mult_V_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4320 'zext' 'zext_ln42_305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln717_546 = sext i10 %mult_V_452"   --->   Operation 4321 'sext' 'sext_ln717_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln717_664 = zext i14 %sext_ln717_546"   --->   Operation 4322 'zext' 'zext_ln717_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln42_126 = sext i11 %trunc_ln717_955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4323 'sext' 'sext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4324 [1/1] (0.00ns)   --->   "%sext_ln42_127 = sext i11 %trunc_ln717_955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4324 'sext' 'sext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln1171_391 = sext i12 %trunc_ln717_956"   --->   Operation 4325 'sext' 'sext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln717_547 = sext i11 %trunc_ln717_957"   --->   Operation 4326 'sext' 'sext_ln717_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln717_549 = sext i12 %trunc_ln717_959"   --->   Operation 4327 'sext' 'sext_ln717_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4328 [1/1] (0.00ns)   --->   "%zext_ln42_307 = zext i12 %mult_V_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4328 'zext' 'zext_ln42_307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln42_128 = sext i10 %trunc_ln717_960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4329 'sext' 'sext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln42_129 = sext i10 %trunc_ln717_960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4330 'sext' 'sext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln717_550 = sext i10 %trunc_ln717_961"   --->   Operation 4331 'sext' 'sext_ln717_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln717_551 = sext i10 %trunc_ln717_961"   --->   Operation 4332 'sext' 'sext_ln717_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln717_552 = sext i11 %mult_V_471"   --->   Operation 4333 'sext' 'sext_ln717_552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4334 [1/1] (0.00ns)   --->   "%zext_ln717_668 = zext i14 %sext_ln717_552"   --->   Operation 4334 'zext' 'zext_ln717_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln42_309 = zext i7 %mult_V_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4335 'zext' 'zext_ln42_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln717_553 = sext i12 %mult_V_480"   --->   Operation 4336 'sext' 'sext_ln717_553' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln717_669 = zext i14 %sext_ln717_553"   --->   Operation 4337 'zext' 'zext_ln717_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln1171_392 = sext i8 %trunc_ln717_964"   --->   Operation 4338 'sext' 'sext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln42_130 = sext i13 %trunc_ln717_966" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4339 'sext' 'sext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln42_131 = sext i13 %trunc_ln717_967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4340 'sext' 'sext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1171_394 = sext i12 %trunc_ln717_968"   --->   Operation 4341 'sext' 'sext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln717_555 = sext i12 %trunc_ln717_969"   --->   Operation 4342 'sext' 'sext_ln717_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln717_556 = sext i11 %mult_V_502"   --->   Operation 4343 'sext' 'sext_ln717_556' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4344 [1/1] (0.00ns)   --->   "%zext_ln717_670 = zext i14 %sext_ln717_556"   --->   Operation 4344 'zext' 'zext_ln717_670' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln1171_532 = zext i8 %p_read_242"   --->   Operation 4345 'zext' 'zext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln1171_534 = zext i8 %p_read_242"   --->   Operation 4346 'zext' 'zext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln1171_395 = sext i10 %trunc_ln717_971"   --->   Operation 4347 'sext' 'sext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln1171_396 = sext i12 %trunc_ln717_972"   --->   Operation 4348 'sext' 'sext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln717_558 = sext i12 %trunc_ln717_973"   --->   Operation 4349 'sext' 'sext_ln717_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln717_559 = sext i10 %mult_V_515"   --->   Operation 4350 'sext' 'sext_ln717_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4351 [1/1] (0.00ns)   --->   "%zext_ln717_672 = zext i14 %sext_ln717_559"   --->   Operation 4351 'zext' 'zext_ln717_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4352 [1/1] (0.00ns)   --->   "%zext_ln717_673 = zext i14 %sext_ln717_559"   --->   Operation 4352 'zext' 'zext_ln717_673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln717_560 = sext i11 %mult_V_517"   --->   Operation 4353 'sext' 'sext_ln717_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4354 [1/1] (0.00ns)   --->   "%zext_ln717_675 = zext i14 %sext_ln717_560"   --->   Operation 4354 'zext' 'zext_ln717_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4355 [1/1] (0.00ns)   --->   "%zext_ln717_676 = zext i14 %sext_ln717_560"   --->   Operation 4355 'zext' 'zext_ln717_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4356 [1/1] (0.00ns)   --->   "%zext_ln42_315 = zext i10 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4356 'zext' 'zext_ln42_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4357 [1/1] (0.00ns)   --->   "%zext_ln42_316 = zext i10 %mult_V_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4357 'zext' 'zext_ln42_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4358 [1/1] (0.00ns)   --->   "%zext_ln42_317 = zext i11 %mult_V_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4358 'zext' 'zext_ln42_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln717_562 = sext i10 %trunc_ln717_977"   --->   Operation 4359 'sext' 'sext_ln717_562' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln717_563 = sext i12 %mult_V_526"   --->   Operation 4360 'sext' 'sext_ln717_563' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4361 [1/1] (0.00ns)   --->   "%zext_ln717_677 = zext i14 %sext_ln717_563"   --->   Operation 4361 'zext' 'zext_ln717_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln1171_397 = sext i9 %trunc_ln717_979"   --->   Operation 4362 'sext' 'sext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln1171_398 = sext i9 %trunc_ln717_979"   --->   Operation 4363 'sext' 'sext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln42_132 = sext i12 %trunc_ln717_980" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4364 'sext' 'sext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4365 [1/1] (0.00ns)   --->   "%zext_ln42_318 = zext i12 %mult_V_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4365 'zext' 'zext_ln42_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln717_564 = sext i11 %trunc_ln717_981"   --->   Operation 4366 'sext' 'sext_ln717_564' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln1171_399 = sext i11 %trunc_ln717_982"   --->   Operation 4367 'sext' 'sext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4368 [1/1] (1.30ns)   --->   "%sub_ln1171_486 = sub i9 0, i9 %zext_ln1171_532"   --->   Operation 4368 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4369 [1/1] (0.00ns)   --->   "%trunc_ln717_983 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_486, i32 1, i32 8"   --->   Operation 4369 'partselect' 'trunc_ln717_983' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4370 [1/1] (0.00ns)   --->   "%sext_ln1171_401 = sext i8 %trunc_ln717_983"   --->   Operation 4370 'sext' 'sext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln1171_402 = sext i8 %trunc_ln717_983"   --->   Operation 4371 'sext' 'sext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln1171_403 = sext i11 %trunc_ln717_984"   --->   Operation 4372 'sext' 'sext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln42_133 = sext i12 %trunc_ln717_985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4373 'sext' 'sext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4374 [1/1] (0.00ns)   --->   "%zext_ln717_678 = zext i11 %mult_V_550"   --->   Operation 4374 'zext' 'zext_ln717_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4375 [1/1] (0.00ns)   --->   "%zext_ln42_652 = zext i11 %mult_V_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4375 'zext' 'zext_ln42_652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln42_134 = sext i11 %trunc_ln717_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4376 'sext' 'sext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln42_135 = sext i11 %trunc_ln717_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4377 'sext' 'sext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln717_566 = sext i12 %trunc_ln717_987"   --->   Operation 4378 'sext' 'sext_ln717_566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln717_567 = sext i13 %trunc_ln717_988"   --->   Operation 4379 'sext' 'sext_ln717_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4380 [1/1] (0.00ns)   --->   "%zext_ln42_319 = zext i11 %mult_V_573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4380 'zext' 'zext_ln42_319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln717_568 = sext i10 %mult_V_576"   --->   Operation 4381 'sext' 'sext_ln717_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4382 [1/1] (0.00ns)   --->   "%zext_ln717_681 = zext i14 %sext_ln717_568"   --->   Operation 4382 'zext' 'zext_ln717_681' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4383 [1/1] (0.00ns)   --->   "%zext_ln1171_548 = zext i9 %mult_V_610"   --->   Operation 4383 'zext' 'zext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4384 [1/1] (1.36ns)   --->   "%sub_ln1171_490 = sub i10 0, i10 %zext_ln1171_548"   --->   Operation 4384 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln717_990 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_490, i32 1, i32 9"   --->   Operation 4385 'partselect' 'trunc_ln717_990' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln1171_405 = sext i9 %trunc_ln717_990"   --->   Operation 4386 'sext' 'sext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln1171_406 = sext i9 %trunc_ln717_990"   --->   Operation 4387 'sext' 'sext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln42_136 = sext i13 %trunc_ln717_991" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4388 'sext' 'sext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln42_321 = zext i11 %mult_V_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4389 'zext' 'zext_ln42_321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln1171_408 = sext i12 %trunc_ln717_994"   --->   Operation 4390 'sext' 'sext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln1171_409 = sext i10 %trunc_ln717_995"   --->   Operation 4391 'sext' 'sext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln1171_410 = sext i10 %trunc_ln717_995"   --->   Operation 4392 'sext' 'sext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln717_571 = sext i8 %trunc_ln717_996"   --->   Operation 4393 'sext' 'sext_ln717_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4394 [1/1] (0.00ns)   --->   "%zext_ln42_322 = zext i7 %mult_V_599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4394 'zext' 'zext_ln42_322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln1171_411 = sext i10 %trunc_ln717_997"   --->   Operation 4395 'sext' 'sext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln1171_412 = sext i10 %trunc_ln717_997"   --->   Operation 4396 'sext' 'sext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln42_138 = sext i11 %trunc_ln717_998" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4397 'sext' 'sext_ln42_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln42_139 = sext i11 %trunc_ln717_999" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4398 'sext' 'sext_ln42_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln42_140 = sext i11 %trunc_ln717_999" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4399 'sext' 'sext_ln42_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4400 [1/1] (0.00ns)   --->   "%zext_ln42_324 = zext i9 %mult_V_610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4400 'zext' 'zext_ln42_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4401 [1/1] (0.00ns)   --->   "%zext_ln42_326 = zext i12 %mult_V_615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4401 'zext' 'zext_ln42_326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln717_572 = sext i12 %trunc_ln717_1000"   --->   Operation 4402 'sext' 'sext_ln717_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln717_683 = zext i14 %sext_ln717_572"   --->   Operation 4403 'zext' 'zext_ln717_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln717_684 = zext i11 %mult_V_622"   --->   Operation 4404 'zext' 'zext_ln717_684' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln717_573 = sext i11 %mult_V_623"   --->   Operation 4405 'sext' 'sext_ln717_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4406 [1/1] (0.00ns)   --->   "%zext_ln717_685 = zext i14 %sext_ln717_573"   --->   Operation 4406 'zext' 'zext_ln717_685' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln717_574 = sext i12 %trunc_ln717_1002"   --->   Operation 4407 'sext' 'sext_ln717_574' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4408 [1/1] (0.00ns)   --->   "%zext_ln717_686 = zext i14 %sext_ln717_574"   --->   Operation 4408 'zext' 'zext_ln717_686' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4409 [1/1] (0.00ns)   --->   "%zext_ln42_327 = zext i11 %mult_V_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4409 'zext' 'zext_ln42_327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln717_575 = sext i12 %trunc_ln717_1003"   --->   Operation 4410 'sext' 'sext_ln717_575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4411 [1/1] (0.00ns)   --->   "%zext_ln717_687 = zext i12 %mult_V_637"   --->   Operation 4411 'zext' 'zext_ln717_687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln1171_413 = sext i11 %trunc_ln717_1004"   --->   Operation 4412 'sext' 'sext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4413 [1/1] (0.00ns)   --->   "%sext_ln1171_414 = sext i11 %trunc_ln717_1004"   --->   Operation 4413 'sext' 'sext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln1171_415 = sext i11 %trunc_ln717_1005"   --->   Operation 4414 'sext' 'sext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln1171_416 = sext i11 %trunc_ln717_1005"   --->   Operation 4415 'sext' 'sext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln717_577 = sext i8 %trunc_ln717_1006"   --->   Operation 4416 'sext' 'sext_ln717_577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4417 [1/1] (0.00ns)   --->   "%sext_ln1171_417 = sext i9 %trunc_ln717_1008"   --->   Operation 4417 'sext' 'sext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln1171_419 = sext i9 %trunc_ln717_1008"   --->   Operation 4418 'sext' 'sext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln717_579 = sext i10 %trunc_ln717_1009"   --->   Operation 4419 'sext' 'sext_ln717_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4420 [1/1] (0.00ns)   --->   "%sext_ln717_581 = sext i10 %trunc_ln717_1009"   --->   Operation 4420 'sext' 'sext_ln717_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4421 [1/1] (0.00ns)   --->   "%zext_ln42_329 = zext i11 %mult_V_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4421 'zext' 'zext_ln42_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln42_141 = sext i11 %trunc_ln717_1010" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4422 'sext' 'sext_ln42_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln42_330 = zext i10 %mult_V_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4423 'zext' 'zext_ln42_330' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln717_583 = sext i12 %trunc_ln717_1012"   --->   Operation 4424 'sext' 'sext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4425 [1/1] (0.00ns)   --->   "%zext_ln42_331 = zext i12 %mult_V_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4425 'zext' 'zext_ln42_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln42_142 = sext i10 %trunc_ln717_1013" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4426 'sext' 'sext_ln42_142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4427 [1/1] (0.00ns)   --->   "%zext_ln42_332 = zext i12 %mult_V_670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4427 'zext' 'zext_ln42_332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4428 [1/1] (0.00ns)   --->   "%sext_ln42_144 = sext i11 %trunc_ln717_1017" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4428 'sext' 'sext_ln42_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln717_586 = sext i10 %mult_V_695"   --->   Operation 4429 'sext' 'sext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4430 [1/1] (0.00ns)   --->   "%zext_ln717_697 = zext i14 %sext_ln717_586"   --->   Operation 4430 'zext' 'zext_ln717_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln42_145 = sext i12 %trunc_ln717_1019" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4431 'sext' 'sext_ln42_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln42_146 = sext i12 %trunc_ln717_1019" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4432 'sext' 'sext_ln42_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4433 [1/1] (0.00ns)   --->   "%zext_ln717_698 = zext i9 %mult_V_704"   --->   Operation 4433 'zext' 'zext_ln717_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4434 [1/1] (0.00ns)   --->   "%zext_ln717_700 = zext i9 %mult_V_704"   --->   Operation 4434 'zext' 'zext_ln717_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4435 [1/1] (0.00ns)   --->   "%zext_ln42_333 = zext i9 %mult_V_704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4435 'zext' 'zext_ln42_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4436 [1/1] (0.00ns)   --->   "%zext_ln42_334 = zext i9 %mult_V_704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4436 'zext' 'zext_ln42_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln717_587 = sext i11 %mult_V_705"   --->   Operation 4437 'sext' 'sext_ln717_587' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4438 [1/1] (0.00ns)   --->   "%zext_ln717_702 = zext i14 %sext_ln717_587"   --->   Operation 4438 'zext' 'zext_ln717_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i12 %sub_ln1171_508"   --->   Operation 4439 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4440 [1/1] (1.54ns)   --->   "%sub_ln1171_509 = sub i13 %sext_ln1171_116, i13 %zext_ln1171_563"   --->   Operation 4440 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4441 [1/1] (0.00ns)   --->   "%trunc_ln717_1021 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_509, i32 1, i32 12"   --->   Operation 4441 'partselect' 'trunc_ln717_1021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln1171_420 = sext i12 %trunc_ln717_1021"   --->   Operation 4442 'sext' 'sext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln717_588 = sext i10 %trunc_ln717_1022"   --->   Operation 4443 'sext' 'sext_ln717_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln717_589 = sext i10 %trunc_ln717_1022"   --->   Operation 4444 'sext' 'sext_ln717_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4445 [1/1] (0.00ns)   --->   "%sext_ln717_590 = sext i10 %trunc_ln717_1022"   --->   Operation 4445 'sext' 'sext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln717_591 = sext i12 %mult_V_710"   --->   Operation 4446 'sext' 'sext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4447 [1/1] (0.00ns)   --->   "%zext_ln717_705 = zext i14 %sext_ln717_591"   --->   Operation 4447 'zext' 'zext_ln717_705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4448 [1/1] (0.00ns)   --->   "%zext_ln717_706 = zext i11 %mult_V_714"   --->   Operation 4448 'zext' 'zext_ln717_706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln717_592 = sext i10 %mult_V_715"   --->   Operation 4449 'sext' 'sext_ln717_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4450 [1/1] (0.00ns)   --->   "%zext_ln717_707 = zext i14 %sext_ln717_592"   --->   Operation 4450 'zext' 'zext_ln717_707' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4451 [1/1] (0.00ns)   --->   "%zext_ln1171_567 = zext i9 %mult_V_704"   --->   Operation 4451 'zext' 'zext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln717_593 = sext i11 %trunc_ln717_1025"   --->   Operation 4452 'sext' 'sext_ln717_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4453 [1/1] (1.54ns)   --->   "%sub_ln1171_511 = sub i13 0, i13 %zext_ln717_704"   --->   Operation 4453 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4454 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i13 %sub_ln1171_511"   --->   Operation 4454 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4455 [1/1] (1.53ns)   --->   "%sub_ln1171_512 = sub i14 %sext_ln1171_117, i14 %zext_ln1171_567"   --->   Operation 4455 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4456 [1/1] (0.00ns)   --->   "%trunc_ln717_1026 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_512, i32 1, i32 13"   --->   Operation 4456 'partselect' 'trunc_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4457 [1/1] (0.00ns)   --->   "%zext_ln717_710 = zext i7 %mult_V_724"   --->   Operation 4457 'zext' 'zext_ln717_710' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4458 [1/1] (0.00ns)   --->   "%zext_ln42_338 = zext i7 %mult_V_724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4458 'zext' 'zext_ln42_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4459 [1/1] (0.00ns)   --->   "%zext_ln717_711 = zext i12 %mult_V_726"   --->   Operation 4459 'zext' 'zext_ln717_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4460 [1/1] (1.54ns)   --->   "%sub_ln1171_513 = sub i13 %zext_ln717_698, i13 %zext_ln717_704"   --->   Operation 4460 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4461 [1/1] (0.00ns)   --->   "%trunc_ln717_1027 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_513, i32 1, i32 12"   --->   Operation 4461 'partselect' 'trunc_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln1171_423 = sext i8 %trunc_ln717_1028"   --->   Operation 4462 'sext' 'sext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln1171_424 = sext i8 %trunc_ln717_1028"   --->   Operation 4463 'sext' 'sext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln1171_425 = sext i8 %trunc_ln717_1028"   --->   Operation 4464 'sext' 'sext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4465 [1/1] (0.00ns)   --->   "%sext_ln42_148 = sext i12 %trunc_ln717_1029" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4465 'sext' 'sext_ln42_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4466 [1/1] (3.81ns)   --->   "%mul_ln1171_96 = mul i13 %zext_ln1171_563, i13 8179"   --->   Operation 4466 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4467 [1/1] (0.00ns)   --->   "%trunc_ln717_1031 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_96, i32 1, i32 12"   --->   Operation 4467 'partselect' 'trunc_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln42_149 = sext i9 %trunc_ln717_1032" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4468 'sext' 'sext_ln42_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4469 [1/1] (1.54ns)   --->   "%sub_ln717_244 = sub i13 %zext_ln717_704, i13 %zext_ln717_698"   --->   Operation 4469 'sub' 'sub_ln717_244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4470 [1/1] (0.00ns)   --->   "%mult_V_762 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_244, i32 1, i32 12"   --->   Operation 4470 'partselect' 'mult_V_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln717_595 = sext i12 %mult_V_762"   --->   Operation 4471 'sext' 'sext_ln717_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4472 [1/1] (0.00ns)   --->   "%zext_ln717_712 = zext i14 %sext_ln717_595"   --->   Operation 4472 'zext' 'zext_ln717_712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4473 [1/1] (1.54ns)   --->   "%sub_ln1171_945 = sub i13 %zext_ln1171_563, i13 %zext_ln717_704"   --->   Operation 4473 'sub' 'sub_ln1171_945' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4474 [1/1] (0.00ns)   --->   "%trunc_ln717_1035 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_945, i32 1, i32 12"   --->   Operation 4474 'partselect' 'trunc_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln42_151 = sext i12 %trunc_ln717_1035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4475 'sext' 'sext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4476 [1/1] (0.00ns)   --->   "%zext_ln1171_571 = zext i8 %p_read_238"   --->   Operation 4476 'zext' 'zext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln717_596 = sext i9 %trunc_ln717_1036"   --->   Operation 4477 'sext' 'sext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln717_597 = sext i9 %trunc_ln717_1036"   --->   Operation 4478 'sext' 'sext_ln717_597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln1171_429 = sext i10 %trunc_ln717_1038"   --->   Operation 4479 'sext' 'sext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln42_153 = sext i11 %trunc_ln717_1039" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4480 'sext' 'sext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4481 [1/1] (0.00ns)   --->   "%sext_ln717_599 = sext i11 %mult_V_782"   --->   Operation 4481 'sext' 'sext_ln717_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4482 [1/1] (0.00ns)   --->   "%zext_ln717_716 = zext i14 %sext_ln717_599"   --->   Operation 4482 'zext' 'zext_ln717_716' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4483 [1/1] (3.81ns)   --->   "%mul_ln1171_97 = mul i14 %zext_ln1171_571, i14 16355"   --->   Operation 4483 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4484 [1/1] (0.00ns)   --->   "%trunc_ln717_1041 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_97, i32 1, i32 13"   --->   Operation 4484 'partselect' 'trunc_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4485 [1/1] (3.81ns)   --->   "%mul_ln1171_98 = mul i14 %zext_ln1171_571, i14 16361"   --->   Operation 4485 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4486 [1/1] (0.00ns)   --->   "%trunc_ln717_1042 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_98, i32 1, i32 13"   --->   Operation 4486 'partselect' 'trunc_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4487 [1/1] (0.00ns)   --->   "%zext_ln717_717 = zext i10 %mult_V_806"   --->   Operation 4487 'zext' 'zext_ln717_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4488 [1/1] (1.54ns)   --->   "%sub_ln717_246 = sub i13 %zext_ln717_713, i13 %zext_ln717_717"   --->   Operation 4488 'sub' 'sub_ln717_246' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4489 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_246, i32 1, i32 12"   --->   Operation 4489 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln717_601 = sext i12 %mult_V_787"   --->   Operation 4490 'sext' 'sext_ln717_601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln717_718 = zext i14 %sext_ln717_601"   --->   Operation 4491 'zext' 'zext_ln717_718' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4492 [1/1] (1.54ns)   --->   "%sub_ln1171_520 = sub i13 0, i13 %zext_ln717_713"   --->   Operation 4492 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4493 [1/1] (0.00ns)   --->   "%trunc_ln717_1044 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_520, i32 1, i32 12"   --->   Operation 4493 'partselect' 'trunc_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln1171_432 = sext i12 %trunc_ln717_1044"   --->   Operation 4494 'sext' 'sext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln717_602 = sext i11 %trunc_ln717_1045"   --->   Operation 4495 'sext' 'sext_ln717_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4496 [1/1] (1.54ns)   --->   "%add_ln717_189 = add i13 %zext_ln717_713, i13 %zext_ln1171_568"   --->   Operation 4496 'add' 'add_ln717_189' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4497 [1/1] (0.00ns)   --->   "%mult_V_792 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_189, i32 1, i32 12"   --->   Operation 4497 'partselect' 'mult_V_792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln717_603 = sext i12 %trunc_ln717_1046"   --->   Operation 4498 'sext' 'sext_ln717_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln717_604 = sext i10 %trunc_ln717_1047"   --->   Operation 4499 'sext' 'sext_ln717_604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln717_605 = sext i10 %trunc_ln717_1047"   --->   Operation 4500 'sext' 'sext_ln717_605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln717_606 = sext i11 %mult_V_801"   --->   Operation 4501 'sext' 'sext_ln717_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4502 [1/1] (0.00ns)   --->   "%zext_ln717_720 = zext i14 %sext_ln717_606"   --->   Operation 4502 'zext' 'zext_ln717_720' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4503 [1/1] (0.00ns)   --->   "%zext_ln42_341 = zext i9 %mult_V_804" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4503 'zext' 'zext_ln42_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln42_154 = sext i12 %trunc_ln717_1049" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4504 'sext' 'sext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4505 [1/1] (0.00ns)   --->   "%zext_ln42_342 = zext i11 %mult_V_815" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4505 'zext' 'zext_ln42_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln717_608 = sext i10 %mult_V_822"   --->   Operation 4506 'sext' 'sext_ln717_608' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4507 [1/1] (0.00ns)   --->   "%zext_ln717_722 = zext i14 %sext_ln717_608"   --->   Operation 4507 'zext' 'zext_ln717_722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4508 [1/1] (0.00ns)   --->   "%zext_ln42_343 = zext i11 %mult_V_826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4508 'zext' 'zext_ln42_343' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4509 [1/1] (3.81ns)   --->   "%mul_ln1171_99 = mul i13 %zext_ln1171_568, i13 8181"   --->   Operation 4509 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4510 [1/1] (0.00ns)   --->   "%trunc_ln717_1053 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_99, i32 1, i32 12"   --->   Operation 4510 'partselect' 'trunc_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4511 [1/1] (0.00ns)   --->   "%zext_ln42_344 = zext i11 %mult_V_830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4511 'zext' 'zext_ln42_344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4512 [1/1] (0.00ns)   --->   "%zext_ln42_346 = zext i7 %mult_V_838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4512 'zext' 'zext_ln42_346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln1171_433 = sext i10 %trunc_ln717_1056"   --->   Operation 4513 'sext' 'sext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln1171_434 = sext i10 %trunc_ln717_1056"   --->   Operation 4514 'sext' 'sext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln1171_436 = sext i11 %trunc_ln717_1057"   --->   Operation 4515 'sext' 'sext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln1171_437 = sext i11 %trunc_ln717_1057"   --->   Operation 4516 'sext' 'sext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln717_612 = sext i12 %trunc_ln717_1059"   --->   Operation 4517 'sext' 'sext_ln717_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln42_348 = zext i11 %mult_V_848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4518 'zext' 'zext_ln42_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln42_156 = sext i8 %trunc_ln717_1060" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4519 'sext' 'sext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln42_157 = sext i8 %trunc_ln717_1060" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4520 'sext' 'sext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln1171_440 = sext i11 %trunc_ln717_1061"   --->   Operation 4521 'sext' 'sext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4522 [1/1] (0.00ns)   --->   "%sext_ln717_615 = sext i11 %trunc_ln717_1062"   --->   Operation 4522 'sext' 'sext_ln717_615' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln717_616 = sext i12 %mult_V_856"   --->   Operation 4523 'sext' 'sext_ln717_616' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4524 [1/1] (0.00ns)   --->   "%zext_ln717_730 = zext i14 %sext_ln717_616"   --->   Operation 4524 'zext' 'zext_ln717_730' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4525 [1/1] (0.00ns)   --->   "%zext_ln42_349 = zext i10 %mult_V_857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4525 'zext' 'zext_ln42_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4526 [1/1] (0.00ns)   --->   "%zext_ln42_350 = zext i10 %mult_V_857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4526 'zext' 'zext_ln42_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4527 [1/1] (3.81ns)   --->   "%mul_ln717_133 = mul i12 %zext_ln1171_579, i12 13"   --->   Operation 4527 'mul' 'mul_ln717_133' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4528 [1/1] (0.00ns)   --->   "%mult_V_859 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_133, i32 1, i32 11"   --->   Operation 4528 'partselect' 'mult_V_859' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4529 [1/1] (3.81ns)   --->   "%mul_ln1171_100 = mul i13 %zext_ln1171_577, i13 8181"   --->   Operation 4529 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4530 [1/1] (0.00ns)   --->   "%trunc_ln717_1064 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_100, i32 1, i32 12"   --->   Operation 4530 'partselect' 'trunc_ln717_1064' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln717_618 = sext i11 %trunc_ln717_1065"   --->   Operation 4531 'sext' 'sext_ln717_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4532 [1/1] (0.00ns)   --->   "%zext_ln42_352 = zext i12 %mult_V_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4532 'zext' 'zext_ln42_352' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln717_620 = sext i10 %trunc_ln717_1066"   --->   Operation 4533 'sext' 'sext_ln717_620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln717_621 = sext i10 %trunc_ln717_1066"   --->   Operation 4534 'sext' 'sext_ln717_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln717_622 = sext i11 %mult_V_871"   --->   Operation 4535 'sext' 'sext_ln717_622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4536 [1/1] (0.00ns)   --->   "%zext_ln717_731 = zext i14 %sext_ln717_622"   --->   Operation 4536 'zext' 'zext_ln717_731' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln42_353 = zext i11 %mult_V_875" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4537 'zext' 'zext_ln42_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln717_623 = sext i12 %trunc_ln717_1068"   --->   Operation 4538 'sext' 'sext_ln717_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4539 [1/1] (0.00ns)   --->   "%zext_ln717_733 = zext i12 %mult_V_893"   --->   Operation 4539 'zext' 'zext_ln717_733' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln1171_441 = sext i11 %trunc_ln717_1070"   --->   Operation 4540 'sext' 'sext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln717_626 = sext i11 %trunc_ln717_1071"   --->   Operation 4541 'sext' 'sext_ln717_626' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4542 [1/1] (0.00ns)   --->   "%sext_ln717_627 = sext i11 %trunc_ln717_1071"   --->   Operation 4542 'sext' 'sext_ln717_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4543 [1/1] (0.00ns)   --->   "%zext_ln42_355 = zext i7 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4543 'zext' 'zext_ln42_355' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4544 [1/1] (0.00ns)   --->   "%zext_ln42_357 = zext i7 %mult_V_899" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4544 'zext' 'zext_ln42_357' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln1171_442 = sext i11 %trunc_ln717_1072"   --->   Operation 4545 'sext' 'sext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln1171_443 = sext i11 %trunc_ln717_1072"   --->   Operation 4546 'sext' 'sext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln1171_444 = sext i11 %trunc_ln717_1072"   --->   Operation 4547 'sext' 'sext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln717_630 = sext i13 %trunc_ln717_1074"   --->   Operation 4548 'sext' 'sext_ln717_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln717_631 = sext i10 %mult_V_907"   --->   Operation 4549 'sext' 'sext_ln717_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4550 [1/1] (0.00ns)   --->   "%zext_ln717_735 = zext i14 %sext_ln717_631"   --->   Operation 4550 'zext' 'zext_ln717_735' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln42_158 = sext i10 %trunc_ln717_1076" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4551 'sext' 'sext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4552 [1/1] (0.00ns)   --->   "%zext_ln717_737 = zext i11 %mult_V_919"   --->   Operation 4552 'zext' 'zext_ln717_737' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4553 [1/1] (0.00ns)   --->   "%zext_ln42_358 = zext i11 %mult_V_919" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4553 'zext' 'zext_ln42_358' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln717_634 = sext i11 %trunc_ln717_1078"   --->   Operation 4554 'sext' 'sext_ln717_634' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4555 [1/1] (0.00ns)   --->   "%sext_ln717_635 = sext i11 %trunc_ln717_1078"   --->   Operation 4555 'sext' 'sext_ln717_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln42_159 = sext i12 %trunc_ln717_1080" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4556 'sext' 'sext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln717_637 = sext i12 %trunc_ln717_1081"   --->   Operation 4557 'sext' 'sext_ln717_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln717_638 = sext i12 %trunc_ln717_1081"   --->   Operation 4558 'sext' 'sext_ln717_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4559 [1/1] (0.00ns)   --->   "%zext_ln717_739 = zext i10 %mult_V_929"   --->   Operation 4559 'zext' 'zext_ln717_739' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4560 [1/1] (0.00ns)   --->   "%zext_ln42_360 = zext i10 %mult_V_929" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4560 'zext' 'zext_ln42_360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln717_639 = sext i9 %trunc_ln717_1082"   --->   Operation 4561 'sext' 'sext_ln717_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4562 [1/1] (0.00ns)   --->   "%sext_ln717_640 = sext i9 %trunc_ln717_1082"   --->   Operation 4562 'sext' 'sext_ln717_640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln717_641 = sext i9 %trunc_ln717_1082"   --->   Operation 4563 'sext' 'sext_ln717_641' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln717_642 = sext i12 %mult_V_946"   --->   Operation 4564 'sext' 'sext_ln717_642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4565 [1/1] (0.00ns)   --->   "%zext_ln717_741 = zext i14 %sext_ln717_642"   --->   Operation 4565 'zext' 'zext_ln717_741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln42_160 = sext i10 %trunc_ln717_1084" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4566 'sext' 'sext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln717_643 = sext i12 %trunc_ln717_1085"   --->   Operation 4567 'sext' 'sext_ln717_643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4568 [1/1] (0.00ns)   --->   "%zext_ln42_361 = zext i10 %mult_V_964" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4568 'zext' 'zext_ln42_361' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4569 [1/1] (0.00ns)   --->   "%zext_ln42_362 = zext i11 %mult_V_966" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4569 'zext' 'zext_ln42_362' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln1171_445 = sext i10 %trunc_ln717_1086"   --->   Operation 4570 'sext' 'sext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln1171_446 = sext i10 %trunc_ln717_1086"   --->   Operation 4571 'sext' 'sext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln42_161 = sext i10 %trunc_ln717_1087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4572 'sext' 'sext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln42_162 = sext i10 %trunc_ln717_1087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4573 'sext' 'sext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4574 [1/1] (0.00ns)   --->   "%zext_ln717_744 = zext i11 %mult_V_971"   --->   Operation 4574 'zext' 'zext_ln717_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4575 [1/1] (0.00ns)   --->   "%zext_ln42_363 = zext i11 %mult_V_971" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4575 'zext' 'zext_ln42_363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4576 [1/1] (0.00ns)   --->   "%zext_ln42_366 = zext i7 %mult_V_976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4576 'zext' 'zext_ln42_366' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln717_645 = sext i11 %mult_V_979"   --->   Operation 4577 'sext' 'sext_ln717_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4578 [1/1] (0.00ns)   --->   "%zext_ln717_745 = zext i14 %sext_ln717_645"   --->   Operation 4578 'zext' 'zext_ln717_745' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln42_163 = sext i11 %trunc_ln717_1090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4579 'sext' 'sext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln42_164 = sext i11 %trunc_ln717_1090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4580 'sext' 'sext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln717_647 = sext i12 %trunc_ln717_1091"   --->   Operation 4581 'sext' 'sext_ln717_647' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln717_648 = sext i12 %mult_V_990"   --->   Operation 4582 'sext' 'sext_ln717_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln717_749 = zext i14 %sext_ln717_648"   --->   Operation 4583 'zext' 'zext_ln717_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln42_165 = sext i12 %trunc_ln717_1093" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4584 'sext' 'sext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln1171_447 = sext i11 %trunc_ln717_1094"   --->   Operation 4585 'sext' 'sext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln42_166 = sext i12 %trunc_ln717_1095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4586 'sext' 'sext_ln42_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln1171_448 = sext i8 %trunc_ln717_1097"   --->   Operation 4587 'sext' 'sext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln1171_449 = sext i8 %trunc_ln717_1097"   --->   Operation 4588 'sext' 'sext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln717_650 = sext i11 %trunc_ln717_1098"   --->   Operation 4589 'sext' 'sext_ln717_650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln717_651 = sext i12 %mult_V_1029"   --->   Operation 4590 'sext' 'sext_ln717_651' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4591 [1/1] (0.00ns)   --->   "%zext_ln717_751 = zext i14 %sext_ln717_651"   --->   Operation 4591 'zext' 'zext_ln717_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln717_652 = sext i11 %trunc_ln717_1100"   --->   Operation 4592 'sext' 'sext_ln717_652' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln1171_450 = sext i12 %trunc_ln717_1101"   --->   Operation 4593 'sext' 'sext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln1171_451 = sext i9 %trunc_ln717_1102"   --->   Operation 4594 'sext' 'sext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln1171_452 = sext i9 %trunc_ln717_1102"   --->   Operation 4595 'sext' 'sext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln1171_453 = sext i9 %trunc_ln717_1102"   --->   Operation 4596 'sext' 'sext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4597 [1/1] (0.00ns)   --->   "%zext_ln42_368 = zext i9 %mult_V_1042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4597 'zext' 'zext_ln42_368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln1171_454 = sext i8 %trunc_ln717_1104"   --->   Operation 4598 'sext' 'sext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln1171_455 = sext i8 %trunc_ln717_1104"   --->   Operation 4599 'sext' 'sext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4600 [1/1] (3.81ns)   --->   "%mul_ln1171_103 = mul i13 %zext_ln1171_602, i13 8181"   --->   Operation 4600 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4601 [1/1] (0.00ns)   --->   "%trunc_ln717_1107 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_103, i32 1, i32 12"   --->   Operation 4601 'partselect' 'trunc_ln717_1107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln717_657 = sext i12 %trunc_ln717_1108"   --->   Operation 4602 'sext' 'sext_ln717_657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4603 [1/1] (0.00ns)   --->   "%zext_ln42_370 = zext i7 %mult_V_1055" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4603 'zext' 'zext_ln42_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln717_658 = sext i10 %trunc_ln717_1109"   --->   Operation 4604 'sext' 'sext_ln717_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln717_659 = sext i12 %mult_V_1057"   --->   Operation 4605 'sext' 'sext_ln717_659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4606 [1/1] (0.00ns)   --->   "%zext_ln717_754 = zext i14 %sext_ln717_659"   --->   Operation 4606 'zext' 'zext_ln717_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4607 [1/1] (0.00ns)   --->   "%sext_ln717_660 = sext i10 %trunc_ln717_1111"   --->   Operation 4607 'sext' 'sext_ln717_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4608 [1/1] (0.00ns)   --->   "%zext_ln42_371 = zext i10 %mult_V_1063" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4608 'zext' 'zext_ln42_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4609 [1/1] (0.00ns)   --->   "%sext_ln717_661 = sext i10 %mult_V_1065"   --->   Operation 4609 'sext' 'sext_ln717_661' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln717_756 = zext i14 %sext_ln717_661"   --->   Operation 4610 'zext' 'zext_ln717_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln1171_456 = sext i12 %trunc_ln717_1114"   --->   Operation 4611 'sext' 'sext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln1171_457 = sext i11 %trunc_ln717_1115"   --->   Operation 4612 'sext' 'sext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln1171_458 = sext i11 %trunc_ln717_1116"   --->   Operation 4613 'sext' 'sext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln1171_459 = sext i10 %trunc_ln717_1117"   --->   Operation 4614 'sext' 'sext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln1171_460 = sext i10 %trunc_ln717_1117"   --->   Operation 4615 'sext' 'sext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln1171_461 = sext i10 %trunc_ln717_1117"   --->   Operation 4616 'sext' 'sext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln1171_462 = sext i10 %trunc_ln717_1117"   --->   Operation 4617 'sext' 'sext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln1171_464 = sext i11 %trunc_ln717_1118"   --->   Operation 4618 'sext' 'sext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4619 [1/1] (0.00ns)   --->   "%sext_ln717_663 = sext i8 %trunc_ln717_1119"   --->   Operation 4619 'sext' 'sext_ln717_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln717_664 = sext i8 %trunc_ln717_1119"   --->   Operation 4620 'sext' 'sext_ln717_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln717_666 = sext i11 %mult_V_1094"   --->   Operation 4621 'sext' 'sext_ln717_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4622 [1/1] (0.00ns)   --->   "%zext_ln717_761 = zext i14 %sext_ln717_666"   --->   Operation 4622 'zext' 'zext_ln717_761' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4623 [1/1] (0.00ns)   --->   "%zext_ln42_373 = zext i11 %mult_V_1095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4623 'zext' 'zext_ln42_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln1171_620 = zext i10 %tmp_19"   --->   Operation 4624 'zext' 'zext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4625 [1/1] (1.54ns)   --->   "%sub_ln1171_564 = sub i13 %zext_ln1171_620, i13 %zext_ln1171_619"   --->   Operation 4625 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4626 [1/1] (0.00ns)   --->   "%trunc_ln717_1121 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_564, i32 1, i32 12"   --->   Operation 4626 'partselect' 'trunc_ln717_1121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4627 [1/1] (0.00ns)   --->   "%sext_ln42_169 = sext i12 %trunc_ln717_1121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4627 'sext' 'sext_ln42_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4628 [1/1] (0.00ns)   --->   "%zext_ln42_374 = zext i11 %mult_V_1099" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4628 'zext' 'zext_ln42_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4629 [1/1] (0.00ns)   --->   "%zext_ln42_375 = zext i11 %mult_V_1100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4629 'zext' 'zext_ln42_375' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln717_667 = sext i9 %trunc_ln717_1122"   --->   Operation 4630 'sext' 'sext_ln717_667' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln717_668 = sext i9 %trunc_ln717_1122"   --->   Operation 4631 'sext' 'sext_ln717_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln42_376 = zext i11 %mult_V_1105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4632 'zext' 'zext_ln42_376' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln717_669 = sext i12 %trunc_ln717_1123"   --->   Operation 4633 'sext' 'sext_ln717_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln717_674 = sext i10 %trunc_ln717_1126"   --->   Operation 4634 'sext' 'sext_ln717_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln717_675 = sext i12 %mult_V_1119"   --->   Operation 4635 'sext' 'sext_ln717_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4636 [1/1] (0.00ns)   --->   "%zext_ln717_766 = zext i14 %sext_ln717_675"   --->   Operation 4636 'zext' 'zext_ln717_766' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4637 [1/1] (1.54ns)   --->   "%sub_ln1171_567 = sub i13 0, i13 %zext_ln1171_619"   --->   Operation 4637 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4638 [1/1] (0.00ns)   --->   "%trunc_ln717_1128 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_567, i32 1, i32 12"   --->   Operation 4638 'partselect' 'trunc_ln717_1128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln1171_465 = sext i12 %trunc_ln717_1128"   --->   Operation 4639 'sext' 'sext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4640 [1/1] (3.81ns)   --->   "%mul_ln1171_104 = mul i13 %zext_ln1171_613, i13 8181"   --->   Operation 4640 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4641 [1/1] (0.00ns)   --->   "%trunc_ln717_1130 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_104, i32 1, i32 12"   --->   Operation 4641 'partselect' 'trunc_ln717_1130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln1171_466 = sext i11 %trunc_ln717_1132"   --->   Operation 4642 'sext' 'sext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4643 [1/1] (0.00ns)   --->   "%zext_ln1171_623 = zext i8 %p_read_232"   --->   Operation 4643 'zext' 'zext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4644 [1/1] (0.00ns)   --->   "%zext_ln1171_624 = zext i8 %p_read_232"   --->   Operation 4644 'zext' 'zext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4645 [1/1] (0.00ns)   --->   "%zext_ln717_770 = zext i9 %shl_ln717_115"   --->   Operation 4645 'zext' 'zext_ln717_770' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4646 [1/1] (0.00ns)   --->   "%zext_ln717_771 = zext i9 %shl_ln717_115"   --->   Operation 4646 'zext' 'zext_ln717_771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4647 [1/1] (1.48ns)   --->   "%add_ln717_207 = add i12 %zext_ln717_769, i12 %zext_ln717_771"   --->   Operation 4647 'add' 'add_ln717_207' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4648 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_207, i32 1, i32 11"   --->   Operation 4648 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln717_678 = sext i10 %trunc_ln717_1133"   --->   Operation 4649 'sext' 'sext_ln717_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln717_679 = sext i10 %trunc_ln717_1133"   --->   Operation 4650 'sext' 'sext_ln717_679' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4651 [1/1] (0.00ns)   --->   "%sext_ln717_680 = sext i10 %trunc_ln717_1133"   --->   Operation 4651 'sext' 'sext_ln717_680' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4652 [1/1] (1.54ns)   --->   "%sub_ln717_271 = sub i13 %zext_ln717_772, i13 %zext_ln717_770"   --->   Operation 4652 'sub' 'sub_ln717_271' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4653 [1/1] (0.00ns)   --->   "%mult_V_1155 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_271, i32 1, i32 12"   --->   Operation 4653 'partselect' 'mult_V_1155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln717_681 = sext i12 %mult_V_1155"   --->   Operation 4654 'sext' 'sext_ln717_681' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4655 [1/1] (0.00ns)   --->   "%zext_ln717_773 = zext i14 %sext_ln717_681"   --->   Operation 4655 'zext' 'zext_ln717_773' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln717_682 = sext i12 %mult_V_1157"   --->   Operation 4656 'sext' 'sext_ln717_682' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4657 [1/1] (0.00ns)   --->   "%zext_ln717_775 = zext i14 %sext_ln717_682"   --->   Operation 4657 'zext' 'zext_ln717_775' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln717_683 = sext i10 %mult_V_1160"   --->   Operation 4658 'sext' 'sext_ln717_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4659 [1/1] (0.00ns)   --->   "%zext_ln717_776 = zext i14 %sext_ln717_683"   --->   Operation 4659 'zext' 'zext_ln717_776' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4660 [1/1] (0.00ns)   --->   "%zext_ln42_380 = zext i7 %mult_V_1161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4660 'zext' 'zext_ln42_380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4661 [1/1] (1.48ns)   --->   "%sub_ln1171_570 = sub i12 %zext_ln717_771, i12 %zext_ln717_769"   --->   Operation 4661 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4662 [1/1] (0.00ns)   --->   "%trunc_ln717_1138 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_570, i32 1, i32 11"   --->   Operation 4662 'partselect' 'trunc_ln717_1138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln717_686 = sext i11 %trunc_ln717_1138"   --->   Operation 4663 'sext' 'sext_ln717_686' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln717_777 = zext i10 %mult_V_1169"   --->   Operation 4664 'zext' 'zext_ln717_777' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln42_382 = zext i10 %mult_V_1169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4665 'zext' 'zext_ln42_382' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln717_687 = sext i11 %mult_V_1176"   --->   Operation 4666 'sext' 'sext_ln717_687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4667 [1/1] (0.00ns)   --->   "%zext_ln717_778 = zext i14 %sext_ln717_687"   --->   Operation 4667 'zext' 'zext_ln717_778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4668 [1/1] (1.54ns)   --->   "%sub_ln1171_571 = sub i13 0, i13 %zext_ln717_772"   --->   Operation 4668 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i13 %sub_ln1171_571"   --->   Operation 4669 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4670 [1/1] (1.53ns)   --->   "%sub_ln1171_572 = sub i14 %sext_ln1171_123, i14 %zext_ln1171_623"   --->   Operation 4670 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4671 [1/1] (0.00ns)   --->   "%trunc_ln717_1140 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_572, i32 1, i32 13"   --->   Operation 4671 'partselect' 'trunc_ln717_1140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4672 [1/1] (1.30ns)   --->   "%sub_ln1171_573 = sub i9 0, i9 %zext_ln1171_624"   --->   Operation 4672 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4673 [1/1] (0.00ns)   --->   "%trunc_ln717_1141 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_573, i32 1, i32 8"   --->   Operation 4673 'partselect' 'trunc_ln717_1141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln42_173 = sext i8 %trunc_ln717_1141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4674 'sext' 'sext_ln42_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln1171_467 = sext i11 %trunc_ln717_1142"   --->   Operation 4675 'sext' 'sext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln717_689 = sext i11 %trunc_ln717_1143"   --->   Operation 4676 'sext' 'sext_ln717_689' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4677 [1/1] (0.00ns)   --->   "%zext_ln42_383 = zext i11 %mult_V_1184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4677 'zext' 'zext_ln42_383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln42_174 = sext i10 %trunc_ln717_1144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4678 'sext' 'sext_ln42_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4679 [1/1] (1.48ns)   --->   "%sub_ln717_275 = sub i12 %zext_ln717_769, i12 %zext_ln717_771"   --->   Operation 4679 'sub' 'sub_ln717_275' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4680 [1/1] (0.00ns)   --->   "%mult_V_1191 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_275, i32 1, i32 11"   --->   Operation 4680 'partselect' 'mult_V_1191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4681 [1/1] (0.00ns)   --->   "%sext_ln717_690 = sext i11 %mult_V_1191"   --->   Operation 4681 'sext' 'sext_ln717_690' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4682 [1/1] (0.00ns)   --->   "%zext_ln717_779 = zext i14 %sext_ln717_690"   --->   Operation 4682 'zext' 'zext_ln717_779' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln1171_468 = sext i12 %trunc_ln717_1146"   --->   Operation 4683 'sext' 'sext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln42_176 = sext i9 %trunc_ln717_1147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4684 'sext' 'sext_ln42_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4685 [1/1] (0.00ns)   --->   "%sext_ln42_177 = sext i9 %trunc_ln717_1147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4685 'sext' 'sext_ln42_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4686 [1/1] (0.00ns)   --->   "%zext_ln717_780 = zext i11 %mult_V_1199"   --->   Operation 4686 'zext' 'zext_ln717_780' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln717_691 = sext i12 %mult_V_1204"   --->   Operation 4687 'sext' 'sext_ln717_691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln717_781 = zext i14 %sext_ln717_691"   --->   Operation 4688 'zext' 'zext_ln717_781' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln42_178 = sext i12 %trunc_ln717_1149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4689 'sext' 'sext_ln42_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4690 [1/1] (0.00ns)   --->   "%zext_ln1171_630 = zext i8 %p_read_231"   --->   Operation 4690 'zext' 'zext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4691 [1/1] (0.00ns)   --->   "%zext_ln1171_632 = zext i8 %p_read_231"   --->   Operation 4691 'zext' 'zext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4692 [1/1] (1.41ns)   --->   "%sub_ln717_277 = sub i11 %zext_ln717_783, i11 %zext_ln1171_632"   --->   Operation 4692 'sub' 'sub_ln717_277' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4693 [1/1] (0.00ns)   --->   "%mult_V_1216 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_277, i32 1, i32 10"   --->   Operation 4693 'partselect' 'mult_V_1216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln717_692 = sext i10 %mult_V_1216"   --->   Operation 4694 'sext' 'sext_ln717_692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln717_784 = zext i14 %sext_ln717_692"   --->   Operation 4695 'zext' 'zext_ln717_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln1171_469 = sext i12 %trunc_ln717_1151"   --->   Operation 4696 'sext' 'sext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4697 [1/1] (0.00ns)   --->   "%zext_ln1171_635 = zext i11 %mult_V_1252"   --->   Operation 4697 'zext' 'zext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln717_696 = sext i11 %mult_V_1219"   --->   Operation 4698 'sext' 'sext_ln717_696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4699 [1/1] (0.00ns)   --->   "%zext_ln717_787 = zext i14 %sext_ln717_696"   --->   Operation 4699 'zext' 'zext_ln717_787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln717_697 = sext i9 %trunc_ln717_1154"   --->   Operation 4700 'sext' 'sext_ln717_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln717_698 = sext i9 %trunc_ln717_1154"   --->   Operation 4701 'sext' 'sext_ln717_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln717_699 = sext i9 %trunc_ln717_1154"   --->   Operation 4702 'sext' 'sext_ln717_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln42_384 = zext i12 %mult_V_1221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4703 'zext' 'zext_ln42_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln1171_470 = sext i11 %trunc_ln717_1156"   --->   Operation 4704 'sext' 'sext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln1171_471 = sext i11 %trunc_ln717_1156"   --->   Operation 4705 'sext' 'sext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4706 [1/1] (0.00ns)   --->   "%sext_ln1171_473 = sext i8 %trunc_ln717_1157"   --->   Operation 4706 'sext' 'sext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln1171_474 = sext i8 %trunc_ln717_1157"   --->   Operation 4707 'sext' 'sext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln1171_475 = sext i11 %trunc_ln717_1158"   --->   Operation 4708 'sext' 'sext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln1171_476 = sext i11 %trunc_ln717_1158"   --->   Operation 4709 'sext' 'sext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln717_701 = sext i12 %trunc_ln717_1159"   --->   Operation 4710 'sext' 'sext_ln717_701' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln717_702 = sext i12 %trunc_ln717_1159"   --->   Operation 4711 'sext' 'sext_ln717_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln717_703 = sext i12 %mult_V_1238"   --->   Operation 4712 'sext' 'sext_ln717_703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4713 [1/1] (0.00ns)   --->   "%zext_ln717_789 = zext i14 %sext_ln717_703"   --->   Operation 4713 'zext' 'zext_ln717_789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4714 [1/1] (0.00ns)   --->   "%zext_ln717_790 = zext i14 %sext_ln717_703"   --->   Operation 4714 'zext' 'zext_ln717_790' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4715 [1/1] (1.41ns)   --->   "%sub_ln1171_961 = sub i11 %zext_ln1171_632, i11 %zext_ln717_783"   --->   Operation 4715 'sub' 'sub_ln1171_961' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4716 [1/1] (0.00ns)   --->   "%trunc_ln717_1161 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_961, i32 1, i32 10"   --->   Operation 4716 'partselect' 'trunc_ln717_1161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4717 [1/1] (3.81ns)   --->   "%mul_ln717_147 = mul i13 %zext_ln1171_633, i13 21"   --->   Operation 4717 'mul' 'mul_ln717_147' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4718 [1/1] (0.00ns)   --->   "%mult_V_1246 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_147, i32 1, i32 12"   --->   Operation 4718 'partselect' 'mult_V_1246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln717_705 = sext i12 %trunc_ln717_1162"   --->   Operation 4719 'sext' 'sext_ln717_705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln42_179 = sext i12 %trunc_ln717_1164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4720 'sext' 'sext_ln42_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4721 [1/1] (0.00ns)   --->   "%shl_ln1171_93 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_231, i5 0"   --->   Operation 4721 'bitconcatenate' 'shl_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4722 [1/1] (0.00ns)   --->   "%zext_ln1171_638 = zext i13 %shl_ln1171_93"   --->   Operation 4722 'zext' 'zext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4723 [1/1] (1.53ns)   --->   "%sub_ln1171_588 = sub i14 %zext_ln1171_635, i14 %zext_ln1171_638"   --->   Operation 4723 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4724 [1/1] (0.00ns)   --->   "%trunc_ln717_1166 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_588, i32 1, i32 13"   --->   Operation 4724 'partselect' 'trunc_ln717_1166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4725 [1/1] (0.00ns)   --->   "%zext_ln42_389 = zext i11 %mult_V_1278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4725 'zext' 'zext_ln42_389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln1171_640 = zext i8 %p_read_230"   --->   Operation 4726 'zext' 'zext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4727 [1/1] (0.00ns)   --->   "%zext_ln1171_643 = zext i8 %p_read_230"   --->   Operation 4727 'zext' 'zext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4728 [1/1] (0.00ns)   --->   "%shl_ln1171_94 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_230, i4 0"   --->   Operation 4728 'bitconcatenate' 'shl_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4729 [1/1] (0.00ns)   --->   "%zext_ln1171_645 = zext i12 %shl_ln1171_94"   --->   Operation 4729 'zext' 'zext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4730 [1/1] (1.54ns)   --->   "%sub_ln1171_589 = sub i13 0, i13 %zext_ln1171_645"   --->   Operation 4730 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4731 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i13 %sub_ln1171_589"   --->   Operation 4731 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4732 [1/1] (1.53ns)   --->   "%sub_ln1171_590 = sub i14 %sext_ln1171_126, i14 %zext_ln1171_643"   --->   Operation 4732 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4733 [1/1] (0.00ns)   --->   "%trunc_ln717_1167 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_590, i32 1, i32 13"   --->   Operation 4733 'partselect' 'trunc_ln717_1167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln1171_478 = sext i12 %trunc_ln717_1168"   --->   Operation 4734 'sext' 'sext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4735 [1/1] (1.30ns)   --->   "%sub_ln1171_593 = sub i9 0, i9 %zext_ln1171_640"   --->   Operation 4735 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4736 [1/1] (0.00ns)   --->   "%trunc_ln717_1169 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_593, i32 1, i32 8"   --->   Operation 4736 'partselect' 'trunc_ln717_1169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln1171_479 = sext i8 %trunc_ln717_1169"   --->   Operation 4737 'sext' 'sext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4738 [1/1] (0.00ns)   --->   "%zext_ln1171_649 = zext i9 %mult_V_1333"   --->   Operation 4738 'zext' 'zext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4739 [1/1] (1.36ns)   --->   "%sub_ln1171_594 = sub i10 0, i10 %zext_ln1171_649"   --->   Operation 4739 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4740 [1/1] (0.00ns)   --->   "%trunc_ln717_1170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_594, i32 1, i32 9"   --->   Operation 4740 'partselect' 'trunc_ln717_1170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4741 [1/1] (3.81ns)   --->   "%mul_ln1171_106 = mul i13 %zext_ln1171_641, i13 8181"   --->   Operation 4741 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4742 [1/1] (0.00ns)   --->   "%trunc_ln717_1171 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_106, i32 1, i32 12"   --->   Operation 4742 'partselect' 'trunc_ln717_1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln1171_483 = sext i11 %trunc_ln717_1172"   --->   Operation 4743 'sext' 'sext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln1171_484 = sext i11 %trunc_ln717_1172"   --->   Operation 4744 'sext' 'sext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln717_709 = sext i12 %trunc_ln717_1173"   --->   Operation 4745 'sext' 'sext_ln717_709' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4746 [1/1] (0.00ns)   --->   "%zext_ln1171_650 = zext i10 %mult_V_1301"   --->   Operation 4746 'zext' 'zext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4747 [1/1] (0.00ns)   --->   "%zext_ln717_795 = zext i10 %mult_V_1301"   --->   Operation 4747 'zext' 'zext_ln717_795' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4748 [1/1] (0.00ns)   --->   "%zext_ln42_390 = zext i7 %mult_V_1292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4748 'zext' 'zext_ln42_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln42_391 = zext i7 %mult_V_1292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4749 'zext' 'zext_ln42_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4750 [1/1] (0.00ns)   --->   "%zext_ln42_392 = zext i7 %mult_V_1292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4750 'zext' 'zext_ln42_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4751 [1/1] (0.00ns)   --->   "%zext_ln42_393 = zext i11 %mult_V_1294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4751 'zext' 'zext_ln42_393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4752 [1/1] (0.00ns)   --->   "%zext_ln42_395 = zext i10 %mult_V_1300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4752 'zext' 'zext_ln42_395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4753 [1/1] (1.53ns)   --->   "%sub_ln1171_597 = sub i14 %sext_ln1171_126, i14 %zext_ln1171_650"   --->   Operation 4753 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4754 [1/1] (0.00ns)   --->   "%trunc_ln717_1177 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_597, i32 1, i32 13"   --->   Operation 4754 'partselect' 'trunc_ln717_1177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4755 [1/1] (1.54ns)   --->   "%sub_ln717_285 = sub i13 %zext_ln1171_645, i13 %zext_ln1171_648"   --->   Operation 4755 'sub' 'sub_ln717_285' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4756 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_285, i32 1, i32 12"   --->   Operation 4756 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln717_714 = sext i12 %mult_V_1307"   --->   Operation 4757 'sext' 'sext_ln717_714' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4758 [1/1] (0.00ns)   --->   "%zext_ln717_800 = zext i14 %sext_ln717_714"   --->   Operation 4758 'zext' 'zext_ln717_800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4759 [1/1] (1.54ns)   --->   "%sub_ln717_286 = sub i13 %zext_ln1171_645, i13 %zext_ln1171_641"   --->   Operation 4759 'sub' 'sub_ln717_286' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4760 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_286, i32 1, i32 12"   --->   Operation 4760 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln717_715 = sext i12 %mult_V_1309"   --->   Operation 4761 'sext' 'sext_ln717_715' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln717_801 = zext i14 %sext_ln717_715"   --->   Operation 4762 'zext' 'zext_ln717_801' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln1171_485 = sext i12 %trunc_ln717_1180"   --->   Operation 4763 'sext' 'sext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln1171_486 = sext i11 %trunc_ln717_1181"   --->   Operation 4764 'sext' 'sext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln1171_487 = sext i11 %trunc_ln717_1181"   --->   Operation 4765 'sext' 'sext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4766 [1/1] (0.00ns)   --->   "%sext_ln42_180 = sext i10 %trunc_ln717_1182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4766 'sext' 'sext_ln42_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4767 [1/1] (0.00ns)   --->   "%zext_ln42_396 = zext i11 %mult_V_1320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4767 'zext' 'zext_ln42_396' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4768 [1/1] (1.54ns)   --->   "%sub_ln717_287 = sub i13 %zext_ln1171_645, i13 %zext_ln717_795"   --->   Operation 4768 'sub' 'sub_ln717_287' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4769 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_287, i32 1, i32 12"   --->   Operation 4769 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln717_716 = sext i12 %mult_V_1326"   --->   Operation 4770 'sext' 'sext_ln717_716' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4771 [1/1] (0.00ns)   --->   "%zext_ln717_802 = zext i14 %sext_ln717_716"   --->   Operation 4771 'zext' 'zext_ln717_802' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4772 [1/1] (1.54ns)   --->   "%sub_ln1171_964 = sub i13 %zext_ln1171_641, i13 %zext_ln1171_645"   --->   Operation 4772 'sub' 'sub_ln1171_964' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4773 [1/1] (0.00ns)   --->   "%trunc_ln717_1184 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_964, i32 1, i32 12"   --->   Operation 4773 'partselect' 'trunc_ln717_1184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4774 [1/1] (0.00ns)   --->   "%zext_ln42_397 = zext i9 %mult_V_1333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4774 'zext' 'zext_ln42_397' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln42_182 = sext i11 %trunc_ln717_1185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4775 'sext' 'sext_ln42_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4776 [1/1] (0.00ns)   --->   "%zext_ln1171_658 = zext i9 %mult_V_1347"   --->   Operation 4776 'zext' 'zext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4777 [1/1] (1.48ns)   --->   "%sub_ln1171_599 = sub i12 %zext_ln1171_658, i12 %zext_ln1171_656"   --->   Operation 4777 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4778 [1/1] (0.00ns)   --->   "%trunc_ln717_1186 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_599, i32 1, i32 11"   --->   Operation 4778 'partselect' 'trunc_ln717_1186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4779 [1/1] (0.00ns)   --->   "%zext_ln717_803 = zext i9 %mult_V_1347"   --->   Operation 4779 'zext' 'zext_ln717_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln717_718 = sext i12 %trunc_ln717_1187"   --->   Operation 4780 'sext' 'sext_ln717_718' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln717_719 = sext i12 %mult_V_1349"   --->   Operation 4781 'sext' 'sext_ln717_719' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4782 [1/1] (0.00ns)   --->   "%zext_ln717_804 = zext i14 %sext_ln717_719"   --->   Operation 4782 'zext' 'zext_ln717_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln1171_488 = sext i11 %trunc_ln717_1189"   --->   Operation 4783 'sext' 'sext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln1171_489 = sext i11 %trunc_ln717_1189"   --->   Operation 4784 'sext' 'sext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln1171_490 = sext i11 %trunc_ln717_1190"   --->   Operation 4785 'sext' 'sext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4786 [1/1] (3.81ns)   --->   "%mul_ln1171_108 = mul i13 %zext_ln1171_652, i13 8179"   --->   Operation 4786 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4787 [1/1] (0.00ns)   --->   "%trunc_ln717_1191 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_108, i32 1, i32 12"   --->   Operation 4787 'partselect' 'trunc_ln717_1191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4788 [1/1] (1.54ns)   --->   "%add_ln717_214 = add i13 %zext_ln1171_659, i13 %zext_ln717_803"   --->   Operation 4788 'add' 'add_ln717_214' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4789 [1/1] (0.00ns)   --->   "%mult_V_1355 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_214, i32 1, i32 12"   --->   Operation 4789 'partselect' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln717_805 = zext i12 %mult_V_1355"   --->   Operation 4790 'zext' 'zext_ln717_805' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4791 [1/1] (0.00ns)   --->   "%zext_ln42_400 = zext i7 %mult_V_1357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4791 'zext' 'zext_ln42_400' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln717_806 = zext i11 %mult_V_1359"   --->   Operation 4792 'zext' 'zext_ln717_806' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4793 [1/1] (1.54ns)   --->   "%sub_ln717_289 = sub i13 %zext_ln1171_659, i13 %zext_ln717_803"   --->   Operation 4793 'sub' 'sub_ln717_289' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4794 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_289, i32 1, i32 12"   --->   Operation 4794 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln717_722 = sext i12 %mult_V_1360"   --->   Operation 4795 'sext' 'sext_ln717_722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4796 [1/1] (0.00ns)   --->   "%zext_ln717_807 = zext i14 %sext_ln717_722"   --->   Operation 4796 'zext' 'zext_ln717_807' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln717_723 = sext i10 %trunc_ln717_1193"   --->   Operation 4797 'sext' 'sext_ln717_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4798 [1/1] (0.00ns)   --->   "%sext_ln717_724 = sext i9 %trunc_ln717_1194"   --->   Operation 4798 'sext' 'sext_ln717_724' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4799 [1/1] (1.48ns)   --->   "%add_ln717_216 = add i12 %zext_ln1171_656, i12 %zext_ln1171_658"   --->   Operation 4799 'add' 'add_ln717_216' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4800 [1/1] (0.00ns)   --->   "%mult_V_1367 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_216, i32 1, i32 11"   --->   Operation 4800 'partselect' 'mult_V_1367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4801 [1/1] (0.00ns)   --->   "%zext_ln42_402 = zext i11 %mult_V_1367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4801 'zext' 'zext_ln42_402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4802 [1/1] (0.00ns)   --->   "%zext_ln717_809 = zext i11 %mult_V_1369"   --->   Operation 4802 'zext' 'zext_ln717_809' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4803 [1/1] (0.00ns)   --->   "%zext_ln42_403 = zext i11 %mult_V_1369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4803 'zext' 'zext_ln42_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln717_725 = sext i12 %trunc_ln717_1195"   --->   Operation 4804 'sext' 'sext_ln717_725' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4805 [1/1] (1.54ns)   --->   "%sub_ln717_290 = sub i13 %zext_ln1171_659, i13 %zext_ln1171_652"   --->   Operation 4805 'sub' 'sub_ln717_290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4806 [1/1] (0.00ns)   --->   "%trunc_ln717_1196 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_290, i32 1, i32 12"   --->   Operation 4806 'partselect' 'trunc_ln717_1196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln717_727 = sext i10 %mult_V_1373"   --->   Operation 4807 'sext' 'sext_ln717_727' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4808 [1/1] (0.00ns)   --->   "%zext_ln717_811 = zext i14 %sext_ln717_727"   --->   Operation 4808 'zext' 'zext_ln717_811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4809 [1/1] (0.00ns)   --->   "%zext_ln42_404 = zext i12 %mult_V_1375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4809 'zext' 'zext_ln42_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4810 [1/1] (0.00ns)   --->   "%zext_ln1171_662 = zext i8 %p_read_228"   --->   Operation 4810 'zext' 'zext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4811 [1/1] (0.00ns)   --->   "%zext_ln42_405 = zext i12 %mult_V_1408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4811 'zext' 'zext_ln42_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4812 [1/1] (0.00ns)   --->   "%zext_ln42_407 = zext i10 %mult_V_1411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4812 'zext' 'zext_ln42_407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4813 [1/1] (0.00ns)   --->   "%sext_ln717_729 = sext i9 %trunc_ln717_1199"   --->   Operation 4813 'sext' 'sext_ln717_729' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln717_730 = sext i9 %trunc_ln717_1199"   --->   Operation 4814 'sext' 'sext_ln717_730' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln717_731 = sext i11 %trunc_ln717_1200"   --->   Operation 4815 'sext' 'sext_ln717_731' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln717_732 = sext i11 %trunc_ln717_1201"   --->   Operation 4816 'sext' 'sext_ln717_732' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln717_822 = zext i11 %mult_V_1419"   --->   Operation 4817 'zext' 'zext_ln717_822' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln1171_495 = sext i12 %trunc_ln717_1202"   --->   Operation 4818 'sext' 'sext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln1171_496 = sext i10 %trunc_ln717_1203"   --->   Operation 4819 'sext' 'sext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln1171_497 = sext i10 %trunc_ln717_1203"   --->   Operation 4820 'sext' 'sext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln1171_668 = zext i10 %mult_V_1411"   --->   Operation 4821 'zext' 'zext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln717_734 = sext i10 %trunc_ln717_1204"   --->   Operation 4822 'sext' 'sext_ln717_734' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4823 [1/1] (0.00ns)   --->   "%zext_ln717_824 = zext i14 %sext_ln717_735"   --->   Operation 4823 'zext' 'zext_ln717_824' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4824 [1/1] (3.81ns)   --->   "%mul_ln1171_110 = mul i14 %zext_ln1171_662, i14 16362"   --->   Operation 4824 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4825 [1/1] (0.00ns)   --->   "%trunc_ln717_1206 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_110, i32 1, i32 13"   --->   Operation 4825 'partselect' 'trunc_ln717_1206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4826 [1/1] (3.81ns)   --->   "%mul_ln1171_111 = mul i13 %zext_ln1171_663, i13 8179"   --->   Operation 4826 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4827 [1/1] (0.00ns)   --->   "%trunc_ln717_1207 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_111, i32 1, i32 12"   --->   Operation 4827 'partselect' 'trunc_ln717_1207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4828 [1/1] (1.54ns)   --->   "%sub_ln1171_968 = sub i13 %zext_ln1171_663, i13 %zext_ln717_812"   --->   Operation 4828 'sub' 'sub_ln1171_968' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4829 [1/1] (0.00ns)   --->   "%trunc_ln717_1208 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_968, i32 1, i32 12"   --->   Operation 4829 'partselect' 'trunc_ln717_1208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4830 [1/1] (0.00ns)   --->   "%sext_ln717_736 = sext i12 %trunc_ln717_1208"   --->   Operation 4830 'sext' 'sext_ln717_736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4831 [1/1] (0.00ns)   --->   "%zext_ln42_408 = zext i7 %mult_V_1439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4831 'zext' 'zext_ln42_408' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln42_409 = zext i7 %mult_V_1439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4832 'zext' 'zext_ln42_409' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4833 [1/1] (0.00ns)   --->   "%zext_ln42_411 = zext i9 %mult_V_1442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4833 'zext' 'zext_ln42_411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln1171_500 = sext i8 %trunc_ln717_1209"   --->   Operation 4834 'sext' 'sext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln1171_501 = sext i8 %trunc_ln717_1209"   --->   Operation 4835 'sext' 'sext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln1171_502 = sext i8 %trunc_ln717_1209"   --->   Operation 4836 'sext' 'sext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln42_183 = sext i11 %trunc_ln717_1210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4837 'sext' 'sext_ln42_183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln42_184 = sext i11 %trunc_ln717_1210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4838 'sext' 'sext_ln42_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4839 [1/1] (1.54ns)   --->   "%sub_ln1171_611 = sub i13 %zext_ln1171_668, i13 %zext_ln717_812"   --->   Operation 4839 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4840 [1/1] (0.00ns)   --->   "%trunc_ln717_1211 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_611, i32 1, i32 12"   --->   Operation 4840 'partselect' 'trunc_ln717_1211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln1171_503 = sext i12 %trunc_ln717_1211"   --->   Operation 4841 'sext' 'sext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln42_185 = sext i12 %trunc_ln717_1212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4842 'sext' 'sext_ln42_185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln1171_669 = zext i8 %p_read_227"   --->   Operation 4843 'zext' 'zext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4844 [1/1] (0.00ns)   --->   "%zext_ln1171_670 = zext i8 %p_read_227"   --->   Operation 4844 'zext' 'zext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln717_826 = zext i11 %mult_V_1472"   --->   Operation 4845 'zext' 'zext_ln717_826' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4846 [1/1] (0.00ns)   --->   "%zext_ln42_412 = zext i11 %mult_V_1472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4846 'zext' 'zext_ln42_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4847 [1/1] (0.00ns)   --->   "%zext_ln42_413 = zext i10 %mult_V_1476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4847 'zext' 'zext_ln42_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln42_414 = zext i10 %mult_V_1476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4848 'zext' 'zext_ln42_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4849 [1/1] (0.00ns)   --->   "%zext_ln1171_676 = zext i10 %shl_ln717_119"   --->   Operation 4849 'zext' 'zext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln1171_506 = sext i12 %trunc_ln717_1215"   --->   Operation 4850 'sext' 'sext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4851 [1/1] (3.81ns)   --->   "%mul_ln1171_112 = mul i13 %zext_ln1171_672, i13 8179"   --->   Operation 4851 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln717_1216 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_112, i32 1, i32 12"   --->   Operation 4852 'partselect' 'trunc_ln717_1216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4853 [1/1] (3.81ns)   --->   "%mul_ln717_157 = mul i13 %zext_ln1171_672, i13 22"   --->   Operation 4853 'mul' 'mul_ln717_157' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4854 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_157, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4854 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln717_739 = sext i11 %trunc_ln717_1217"   --->   Operation 4855 'sext' 'sext_ln717_739' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4856 [1/1] (0.00ns)   --->   "%zext_ln42_416 = zext i9 %mult_V_1484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4856 'zext' 'zext_ln42_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4857 [1/1] (0.00ns)   --->   "%zext_ln42_417 = zext i9 %mult_V_1484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4857 'zext' 'zext_ln42_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln42_188 = sext i10 %trunc_ln717_1218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4858 'sext' 'sext_ln42_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln42_189 = sext i10 %trunc_ln717_1218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4859 'sext' 'sext_ln42_189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4860 [1/1] (0.00ns)   --->   "%zext_ln42_419 = zext i7 %mult_V_1487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4860 'zext' 'zext_ln42_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4861 [1/1] (0.00ns)   --->   "%zext_ln42_420 = zext i7 %mult_V_1487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4861 'zext' 'zext_ln42_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln717_740 = sext i10 %mult_V_1489"   --->   Operation 4862 'sext' 'sext_ln717_740' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4863 [1/1] (0.00ns)   --->   "%zext_ln717_828 = zext i14 %sext_ln717_740"   --->   Operation 4863 'zext' 'zext_ln717_828' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4864 [1/1] (0.00ns)   --->   "%sext_ln1171_507 = sext i11 %trunc_ln717_1220"   --->   Operation 4864 'sext' 'sext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln1171_508 = sext i11 %trunc_ln717_1220"   --->   Operation 4865 'sext' 'sext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln717_741 = sext i12 %trunc_ln717_1221"   --->   Operation 4866 'sext' 'sext_ln717_741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4867 [1/1] (0.00ns)   --->   "%sext_ln1171_509 = sext i12 %trunc_ln717_1222"   --->   Operation 4867 'sext' 'sext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4868 [1/1] (1.36ns)   --->   "%sub_ln1171_619 = sub i10 0, i10 %zext_ln42_416"   --->   Operation 4868 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4869 [1/1] (0.00ns)   --->   "%trunc_ln717_1223 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_619, i32 1, i32 9"   --->   Operation 4869 'partselect' 'trunc_ln717_1223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4870 [1/1] (0.00ns)   --->   "%sext_ln42_191 = sext i9 %trunc_ln717_1223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4870 'sext' 'sext_ln42_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4871 [1/1] (1.54ns)   --->   "%sub_ln1171_620 = sub i13 0, i13 %zext_ln1171_675"   --->   Operation 4871 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4872 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i13 %sub_ln1171_620"   --->   Operation 4872 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4873 [1/1] (1.53ns)   --->   "%sub_ln1171_621 = sub i14 %sext_ln1171_130, i14 %zext_ln1171_676"   --->   Operation 4873 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4874 [1/1] (0.00ns)   --->   "%trunc_ln717_1224 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_621, i32 1, i32 13"   --->   Operation 4874 'partselect' 'trunc_ln717_1224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4875 [1/1] (1.53ns)   --->   "%sub_ln1171_622 = sub i14 %sext_ln1171_130, i14 %zext_ln1171_669"   --->   Operation 4875 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4876 [1/1] (0.00ns)   --->   "%trunc_ln717_1225 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_622, i32 1, i32 13"   --->   Operation 4876 'partselect' 'trunc_ln717_1225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4877 [1/1] (1.54ns)   --->   "%sub_ln1171_970 = sub i13 %zext_ln1171_672, i13 %zext_ln1171_675"   --->   Operation 4877 'sub' 'sub_ln1171_970' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4878 [1/1] (0.00ns)   --->   "%trunc_ln717_1226 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_970, i32 1, i32 12"   --->   Operation 4878 'partselect' 'trunc_ln717_1226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln42_194 = sext i12 %trunc_ln717_1226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4879 'sext' 'sext_ln42_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4880 [1/1] (1.30ns)   --->   "%sub_ln1171_623 = sub i9 0, i9 %zext_ln1171_670"   --->   Operation 4880 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4881 [1/1] (0.00ns)   --->   "%trunc_ln717_1227 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_623, i32 1, i32 8"   --->   Operation 4881 'partselect' 'trunc_ln717_1227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln1171_510 = sext i8 %trunc_ln717_1227"   --->   Operation 4882 'sext' 'sext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln1171_511 = sext i9 %trunc_ln717_1228"   --->   Operation 4883 'sext' 'sext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln1171_512 = sext i9 %trunc_ln717_1228"   --->   Operation 4884 'sext' 'sext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln1171_686 = zext i10 %mult_V_1538"   --->   Operation 4885 'zext' 'zext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln717_743 = sext i10 %trunc_ln717_1229"   --->   Operation 4886 'sext' 'sext_ln717_743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln717_744 = sext i10 %trunc_ln717_1229"   --->   Operation 4887 'sext' 'sext_ln717_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4888 [1/1] (0.00ns)   --->   "%zext_ln717_831 = zext i10 %mult_V_1538"   --->   Operation 4888 'zext' 'zext_ln717_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4889 [1/1] (0.00ns)   --->   "%zext_ln42_421 = zext i10 %mult_V_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4889 'zext' 'zext_ln42_421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4890 [1/1] (0.00ns)   --->   "%sext_ln717_745 = sext i10 %mult_V_1539"   --->   Operation 4890 'sext' 'sext_ln717_745' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4891 [1/1] (0.00ns)   --->   "%zext_ln717_832 = zext i14 %sext_ln717_745"   --->   Operation 4891 'zext' 'zext_ln717_832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4892 [1/1] (1.54ns)   --->   "%sub_ln717_296 = sub i13 %zext_ln717_834, i13 %zext_ln717_831"   --->   Operation 4892 'sub' 'sub_ln717_296' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4893 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_296, i32 1, i32 12"   --->   Operation 4893 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln717_746 = sext i12 %mult_V_1544"   --->   Operation 4894 'sext' 'sext_ln717_746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4895 [1/1] (0.00ns)   --->   "%zext_ln717_835 = zext i14 %sext_ln717_746"   --->   Operation 4895 'zext' 'zext_ln717_835' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln1171_513 = sext i11 %trunc_ln717_1232"   --->   Operation 4896 'sext' 'sext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln1171_514 = sext i11 %trunc_ln717_1232"   --->   Operation 4897 'sext' 'sext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln717_748 = sext i12 %trunc_ln717_1233"   --->   Operation 4898 'sext' 'sext_ln717_748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4899 [1/1] (0.00ns)   --->   "%zext_ln717_837 = zext i11 %mult_V_1547"   --->   Operation 4899 'zext' 'zext_ln717_837' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4900 [1/1] (0.00ns)   --->   "%zext_ln42_422 = zext i11 %mult_V_1547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4900 'zext' 'zext_ln42_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4901 [1/1] (0.00ns)   --->   "%sext_ln717_749 = sext i11 %mult_V_1549"   --->   Operation 4901 'sext' 'sext_ln717_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4902 [1/1] (0.00ns)   --->   "%zext_ln717_838 = zext i14 %sext_ln717_749"   --->   Operation 4902 'zext' 'zext_ln717_838' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4903 [1/1] (0.00ns)   --->   "%sext_ln42_196 = sext i11 %trunc_ln717_1235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4903 'sext' 'sext_ln42_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4904 [1/1] (0.00ns)   --->   "%zext_ln42_423 = zext i7 %mult_V_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4904 'zext' 'zext_ln42_423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4905 [1/1] (0.00ns)   --->   "%zext_ln42_424 = zext i7 %mult_V_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4905 'zext' 'zext_ln42_424' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln717_750 = sext i12 %mult_V_1556"   --->   Operation 4906 'sext' 'sext_ln717_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4907 [1/1] (0.00ns)   --->   "%zext_ln717_839 = zext i14 %sext_ln717_750"   --->   Operation 4907 'zext' 'zext_ln717_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln717_751 = sext i11 %mult_V_1557"   --->   Operation 4908 'sext' 'sext_ln717_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4909 [1/1] (0.00ns)   --->   "%zext_ln717_840 = zext i14 %sext_ln717_751"   --->   Operation 4909 'zext' 'zext_ln717_840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln717_752 = sext i10 %trunc_ln717_1238"   --->   Operation 4910 'sext' 'sext_ln717_752' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4911 [1/1] (0.00ns)   --->   "%sext_ln717_754 = sext i10 %trunc_ln717_1238"   --->   Operation 4911 'sext' 'sext_ln717_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4912 [1/1] (1.54ns)   --->   "%sub_ln1171_629 = sub i13 0, i13 %zext_ln717_834"   --->   Operation 4912 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i13 %sub_ln1171_629"   --->   Operation 4913 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4914 [1/1] (1.53ns)   --->   "%sub_ln1171_630 = sub i14 %sext_ln1171_131, i14 %zext_ln1171_686"   --->   Operation 4914 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4915 [1/1] (0.00ns)   --->   "%trunc_ln717_1239 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_630, i32 1, i32 13"   --->   Operation 4915 'partselect' 'trunc_ln717_1239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4916 [1/1] (0.00ns)   --->   "%zext_ln42_425 = zext i11 %mult_V_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4916 'zext' 'zext_ln42_425' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln42_199 = sext i8 %trunc_ln717_1240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4917 'sext' 'sext_ln42_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln42_200 = sext i8 %trunc_ln717_1240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4918 'sext' 'sext_ln42_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4919 [1/1] (0.00ns)   --->   "%zext_ln717_843 = zext i10 %mult_V_1585"   --->   Operation 4919 'zext' 'zext_ln717_843' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4920 [1/1] (0.00ns)   --->   "%zext_ln1171_693 = zext i8 %p_read_225"   --->   Operation 4920 'zext' 'zext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln717_755 = sext i10 %trunc_ln717_1241"   --->   Operation 4921 'sext' 'sext_ln717_755' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln717_756 = sext i10 %trunc_ln717_1241"   --->   Operation 4922 'sext' 'sext_ln717_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4923 [1/1] (0.00ns)   --->   "%zext_ln42_427 = zext i11 %mult_V_1603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4923 'zext' 'zext_ln42_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln1171_516 = sext i12 %trunc_ln717_1242"   --->   Operation 4924 'sext' 'sext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4925 [1/1] (0.00ns)   --->   "%zext_ln1171_698 = zext i9 %shl_ln1171_99"   --->   Operation 4925 'zext' 'zext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4926 [1/1] (1.36ns)   --->   "%sub_ln1171_635 = sub i10 0, i10 %zext_ln1171_698"   --->   Operation 4926 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4927 [1/1] (0.00ns)   --->   "%trunc_ln717_1243 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_635, i32 1, i32 9"   --->   Operation 4927 'partselect' 'trunc_ln717_1243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln717_757 = sext i9 %trunc_ln717_1243"   --->   Operation 4928 'sext' 'sext_ln717_757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4929 [1/1] (0.00ns)   --->   "%zext_ln42_428 = zext i12 %mult_V_1607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4929 'zext' 'zext_ln42_428' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4930 [1/1] (0.00ns)   --->   "%sext_ln717_758 = sext i11 %mult_V_1608"   --->   Operation 4930 'sext' 'sext_ln717_758' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln717_846 = zext i14 %sext_ln717_758"   --->   Operation 4931 'zext' 'zext_ln717_846' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4932 [1/1] (0.00ns)   --->   "%sext_ln42_201 = sext i12 %trunc_ln717_1245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4932 'sext' 'sext_ln42_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4933 [1/1] (0.00ns)   --->   "%sext_ln717_760 = sext i12 %trunc_ln717_1246"   --->   Operation 4933 'sext' 'sext_ln717_760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln1171_518 = sext i11 %trunc_ln717_1247"   --->   Operation 4934 'sext' 'sext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln717_761 = sext i12 %trunc_ln717_1248"   --->   Operation 4935 'sext' 'sext_ln717_761' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln717_762 = sext i12 %trunc_ln717_1248"   --->   Operation 4936 'sext' 'sext_ln717_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4937 [1/1] (1.41ns)   --->   "%sub_ln1171_973 = sub i11 %zext_ln1171_693, i11 %zext_ln1171_695"   --->   Operation 4937 'sub' 'sub_ln1171_973' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4938 [1/1] (0.00ns)   --->   "%trunc_ln717_1249 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_973, i32 1, i32 10"   --->   Operation 4938 'partselect' 'trunc_ln717_1249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4939 [1/1] (0.00ns)   --->   "%zext_ln717_848 = zext i10 %mult_V_1644"   --->   Operation 4939 'zext' 'zext_ln717_848' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4940 [1/1] (1.41ns)   --->   "%sub_ln717_301 = sub i11 %zext_ln1171_695, i11 %zext_ln1171_693"   --->   Operation 4940 'sub' 'sub_ln717_301' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4941 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_301, i32 1, i32 10"   --->   Operation 4941 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4942 [1/1] (0.00ns)   --->   "%sext_ln717_763 = sext i10 %mult_V_1627"   --->   Operation 4942 'sext' 'sext_ln717_763' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4943 [1/1] (0.00ns)   --->   "%zext_ln717_849 = zext i14 %sext_ln717_763"   --->   Operation 4943 'zext' 'zext_ln717_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4944 [1/1] (3.81ns)   --->   "%mul_ln1171_114 = mul i13 %zext_ln1171_692, i13 8179"   --->   Operation 4944 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4945 [1/1] (0.00ns)   --->   "%trunc_ln717_1251 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_114, i32 1, i32 12"   --->   Operation 4945 'partselect' 'trunc_ln717_1251' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4946 [1/1] (0.00ns)   --->   "%zext_ln42_429 = zext i11 %mult_V_1630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4946 'zext' 'zext_ln42_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4947 [1/1] (0.00ns)   --->   "%zext_ln42_431 = zext i7 %mult_V_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4947 'zext' 'zext_ln42_431' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4948 [1/1] (1.54ns)   --->   "%sub_ln717_302 = sub i13 %zext_ln717_845, i13 %zext_ln1171_692"   --->   Operation 4948 'sub' 'sub_ln717_302' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4949 [1/1] (0.00ns)   --->   "%trunc_ln717_1252 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_302, i32 1, i32 12"   --->   Operation 4949 'partselect' 'trunc_ln717_1252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln717_765 = sext i12 %trunc_ln717_1252"   --->   Operation 4950 'sext' 'sext_ln717_765' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4951 [1/1] (0.00ns)   --->   "%zext_ln717_850 = zext i14 %sext_ln717_765"   --->   Operation 4951 'zext' 'zext_ln717_850' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4952 [1/1] (0.00ns)   --->   "%zext_ln42_432 = zext i11 %mult_V_1636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4952 'zext' 'zext_ln42_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4953 [1/1] (0.00ns)   --->   "%sext_ln717_766 = sext i12 %trunc_ln717_1253"   --->   Operation 4953 'sext' 'sext_ln717_766' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln42_433 = zext i12 %mult_V_1641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4954 'zext' 'zext_ln42_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4955 [1/1] (0.00ns)   --->   "%zext_ln42_435 = zext i11 %mult_V_1646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4955 'zext' 'zext_ln42_435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln1171_519 = sext i13 %trunc_ln717_1255"   --->   Operation 4956 'sext' 'sext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln717_768 = sext i8 %trunc_ln717_1256"   --->   Operation 4957 'sext' 'sext_ln717_768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4958 [1/1] (1.54ns)   --->   "%sub_ln717_304 = sub i13 %zext_ln717_845, i13 %zext_ln717_848"   --->   Operation 4958 'sub' 'sub_ln717_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4959 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_304, i32 1, i32 12"   --->   Operation 4959 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4960 [1/1] (0.00ns)   --->   "%sext_ln717_769 = sext i12 %mult_V_1655"   --->   Operation 4960 'sext' 'sext_ln717_769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4961 [1/1] (0.00ns)   --->   "%zext_ln717_852 = zext i14 %sext_ln717_769"   --->   Operation 4961 'zext' 'zext_ln717_852' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4962 [1/1] (0.00ns)   --->   "%zext_ln1171_700 = zext i8 %p_read_224"   --->   Operation 4962 'zext' 'zext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4963 [1/1] (0.00ns)   --->   "%zext_ln1171_701 = zext i8 %p_read_224"   --->   Operation 4963 'zext' 'zext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln717_853 = zext i10 %mult_V_1672"   --->   Operation 4964 'zext' 'zext_ln717_853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln717_770 = sext i10 %mult_V_1666"   --->   Operation 4965 'sext' 'sext_ln717_770' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln717_855 = zext i14 %sext_ln717_770"   --->   Operation 4966 'zext' 'zext_ln717_855' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4967 [1/1] (1.54ns)   --->   "%sub_ln717_306 = sub i13 %zext_ln717_857, i13 %zext_ln717_853"   --->   Operation 4967 'sub' 'sub_ln717_306' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4968 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_306, i32 1, i32 12"   --->   Operation 4968 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4969 [1/1] (0.00ns)   --->   "%sext_ln717_771 = sext i12 %mult_V_1667"   --->   Operation 4969 'sext' 'sext_ln717_771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4970 [1/1] (0.00ns)   --->   "%zext_ln717_858 = zext i14 %sext_ln717_771"   --->   Operation 4970 'zext' 'zext_ln717_858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln42_203 = sext i12 %trunc_ln717_1262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4971 'sext' 'sext_ln42_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4972 [1/1] (0.00ns)   --->   "%zext_ln42_436 = zext i10 %mult_V_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4972 'zext' 'zext_ln42_436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4973 [1/1] (0.00ns)   --->   "%zext_ln42_437 = zext i10 %mult_V_1674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4973 'zext' 'zext_ln42_437' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4974 [1/1] (0.00ns)   --->   "%zext_ln42_438 = zext i7 %mult_V_1677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4974 'zext' 'zext_ln42_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln717_773 = sext i11 %mult_V_1678"   --->   Operation 4975 'sext' 'sext_ln717_773' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4976 [1/1] (0.00ns)   --->   "%zext_ln717_863 = zext i14 %sext_ln717_773"   --->   Operation 4976 'zext' 'zext_ln717_863' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4977 [1/1] (0.00ns)   --->   "%sext_ln1171_521 = sext i10 %trunc_ln717_1264"   --->   Operation 4977 'sext' 'sext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4978 [1/1] (0.00ns)   --->   "%sext_ln1171_522 = sext i10 %trunc_ln717_1264"   --->   Operation 4978 'sext' 'sext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln717_774 = sext i11 %trunc_ln717_1265"   --->   Operation 4979 'sext' 'sext_ln717_774' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4980 [1/1] (1.30ns)   --->   "%sub_ln1171_646 = sub i9 0, i9 %zext_ln1171_701"   --->   Operation 4980 'sub' 'sub_ln1171_646' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4981 [1/1] (0.00ns)   --->   "%trunc_ln717_1266 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_646, i32 1, i32 8"   --->   Operation 4981 'partselect' 'trunc_ln717_1266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4982 [1/1] (0.00ns)   --->   "%sext_ln1171_523 = sext i8 %trunc_ln717_1266"   --->   Operation 4982 'sext' 'sext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln1171_524 = sext i12 %trunc_ln717_1267"   --->   Operation 4983 'sext' 'sext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4984 [1/1] (3.81ns)   --->   "%mul_ln1171_117 = mul i14 %zext_ln1171_700, i14 16363"   --->   Operation 4984 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4985 [1/1] (0.00ns)   --->   "%trunc_ln717_1268 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_117, i32 1, i32 13"   --->   Operation 4985 'partselect' 'trunc_ln717_1268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln1171_527 = sext i10 %trunc_ln717_1269"   --->   Operation 4986 'sext' 'sext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4987 [1/1] (1.54ns)   --->   "%sub_ln1171_647 = sub i13 0, i13 %zext_ln717_857"   --->   Operation 4987 'sub' 'sub_ln1171_647' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4988 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i13 %sub_ln1171_647"   --->   Operation 4988 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4989 [1/1] (1.53ns)   --->   "%sub_ln1171_648 = sub i14 %sext_ln1171_134, i14 %zext_ln1171_700"   --->   Operation 4989 'sub' 'sub_ln1171_648' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4990 [1/1] (0.00ns)   --->   "%trunc_ln717_1270 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_648, i32 1, i32 13"   --->   Operation 4990 'partselect' 'trunc_ln717_1270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4991 [1/1] (0.00ns)   --->   "%zext_ln717_866 = zext i11 %mult_V_1692"   --->   Operation 4991 'zext' 'zext_ln717_866' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4992 [1/1] (1.54ns)   --->   "%sub_ln1171_649 = sub i13 %zext_ln717_853, i13 %zext_ln717_857"   --->   Operation 4992 'sub' 'sub_ln1171_649' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4993 [1/1] (0.00ns)   --->   "%trunc_ln717_1271 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_649, i32 1, i32 12"   --->   Operation 4993 'partselect' 'trunc_ln717_1271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln717_776 = sext i12 %trunc_ln717_1271"   --->   Operation 4994 'sext' 'sext_ln717_776' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln717_777 = sext i12 %mult_V_1696"   --->   Operation 4995 'sext' 'sext_ln717_777' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4996 [1/1] (0.00ns)   --->   "%zext_ln717_867 = zext i14 %sext_ln717_777"   --->   Operation 4996 'zext' 'zext_ln717_867' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4997 [1/1] (0.00ns)   --->   "%sext_ln717_778 = sext i12 %trunc_ln717_1273"   --->   Operation 4997 'sext' 'sext_ln717_778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln1171_528 = sext i12 %trunc_ln717_1274"   --->   Operation 4998 'sext' 'sext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln1171_529 = sext i11 %trunc_ln717_1275"   --->   Operation 4999 'sext' 'sext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln1171_530 = sext i11 %trunc_ln717_1275"   --->   Operation 5000 'sext' 'sext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln42_204 = sext i9 %trunc_ln717_1276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5001 'sext' 'sext_ln42_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln42_205 = sext i9 %trunc_ln717_1276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5002 'sext' 'sext_ln42_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5003 [1/1] (0.00ns)   --->   "%zext_ln42_439 = zext i9 %mult_V_1728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5003 'zext' 'zext_ln42_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5004 [1/1] (0.00ns)   --->   "%zext_ln42_440 = zext i9 %mult_V_1728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5004 'zext' 'zext_ln42_440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5005 [1/1] (0.00ns)   --->   "%sext_ln1171_531 = sext i11 %trunc_ln717_1277"   --->   Operation 5005 'sext' 'sext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln42_206 = sext i11 %trunc_ln717_1278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5006 'sext' 'sext_ln42_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln717_782 = sext i12 %trunc_ln717_1280"   --->   Operation 5007 'sext' 'sext_ln717_782' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5008 [1/1] (3.81ns)   --->   "%mul_ln717_168 = mul i12 %zext_ln1171_710, i12 11"   --->   Operation 5008 'mul' 'mul_ln717_168' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5009 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_168, i32 1, i32 11"   --->   Operation 5009 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln1171_715 = zext i9 %mult_V_1728"   --->   Operation 5010 'zext' 'zext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln1171_532 = sext i12 %trunc_ln717_1282"   --->   Operation 5011 'sext' 'sext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5012 [1/1] (0.00ns)   --->   "%sext_ln42_207 = sext i8 %trunc_ln717_1283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5012 'sext' 'sext_ln42_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln717_784 = sext i10 %trunc_ln717_1284"   --->   Operation 5013 'sext' 'sext_ln717_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln717_785 = sext i10 %trunc_ln717_1284"   --->   Operation 5014 'sext' 'sext_ln717_785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5015 [1/1] (1.48ns)   --->   "%sub_ln717_312 = sub i12 %zext_ln1171_713, i12 %zext_ln1171_710"   --->   Operation 5015 'sub' 'sub_ln717_312' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5016 [1/1] (0.00ns)   --->   "%mult_V_1749 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln717_312, i32 1, i32 11"   --->   Operation 5016 'partselect' 'mult_V_1749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5017 [1/1] (0.00ns)   --->   "%sext_ln717_786 = sext i11 %mult_V_1749"   --->   Operation 5017 'sext' 'sext_ln717_786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5018 [1/1] (0.00ns)   --->   "%zext_ln717_876 = zext i14 %sext_ln717_786"   --->   Operation 5018 'zext' 'zext_ln717_876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5019 [1/1] (3.81ns)   --->   "%mul_ln1171_118 = mul i13 %zext_ln1171_707, i13 8179"   --->   Operation 5019 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5020 [1/1] (0.00ns)   --->   "%trunc_ln717_1286 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_118, i32 1, i32 12"   --->   Operation 5020 'partselect' 'trunc_ln717_1286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5021 [1/1] (0.00ns)   --->   "%zext_ln42_443 = zext i12 %mult_V_1754" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5021 'zext' 'zext_ln42_443' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln42_209 = sext i12 %trunc_ln717_1287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5022 'sext' 'sext_ln42_209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5023 [1/1] (3.81ns)   --->   "%mul_ln1171_119 = mul i14 %zext_ln1171_706, i14 16361"   --->   Operation 5023 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5024 [1/1] (0.00ns)   --->   "%trunc_ln717_1288 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_119, i32 1, i32 13"   --->   Operation 5024 'partselect' 'trunc_ln717_1288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5025 [1/1] (1.36ns)   --->   "%sub_ln1171_659 = sub i10 0, i10 %zext_ln1171_715"   --->   Operation 5025 'sub' 'sub_ln1171_659' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5026 [1/1] (0.00ns)   --->   "%trunc_ln717_1289 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_659, i32 1, i32 9"   --->   Operation 5026 'partselect' 'trunc_ln717_1289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5027 [1/1] (0.00ns)   --->   "%sext_ln717_789 = sext i9 %trunc_ln717_1289"   --->   Operation 5027 'sext' 'sext_ln717_789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5028 [1/1] (3.81ns)   --->   "%mul_ln717_171 = mul i12 %zext_ln1171_710, i12 13"   --->   Operation 5028 'mul' 'mul_ln717_171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5029 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_171, i32 1, i32 11"   --->   Operation 5029 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln717_790 = sext i13 %trunc_ln717_1290"   --->   Operation 5030 'sext' 'sext_ln717_790' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5031 [1/1] (0.00ns)   --->   "%zext_ln717_877 = zext i12 %mult_V_1772"   --->   Operation 5031 'zext' 'zext_ln717_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln42_210 = sext i13 %trunc_ln717_1291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5032 'sext' 'sext_ln42_210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5033 [1/1] (0.00ns)   --->   "%sext_ln717_791 = sext i13 %trunc_ln717_1292"   --->   Operation 5033 'sext' 'sext_ln717_791' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln717_792 = sext i12 %mult_V_1781"   --->   Operation 5034 'sext' 'sext_ln717_792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5035 [1/1] (0.00ns)   --->   "%zext_ln717_878 = zext i14 %sext_ln717_792"   --->   Operation 5035 'zext' 'zext_ln717_878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5036 [1/1] (3.81ns)   --->   "%mul_ln1171_121 = mul i13 %zext_ln1171_707, i13 8181"   --->   Operation 5036 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5037 [1/1] (0.00ns)   --->   "%trunc_ln717_1295 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_121, i32 1, i32 12"   --->   Operation 5037 'partselect' 'trunc_ln717_1295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5038 [1/1] (0.00ns)   --->   "%zext_ln717_881 = zext i9 %mult_V_1810"   --->   Operation 5038 'zext' 'zext_ln717_881' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5039 [1/1] (0.00ns)   --->   "%zext_ln717_883 = zext i11 %mult_V_1792"   --->   Operation 5039 'zext' 'zext_ln717_883' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5040 [1/1] (0.00ns)   --->   "%zext_ln42_445 = zext i12 %mult_V_1795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5040 'zext' 'zext_ln42_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln717_887 = zext i11 %mult_V_1797"   --->   Operation 5041 'zext' 'zext_ln717_887' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5042 [1/1] (0.00ns)   --->   "%zext_ln42_446 = zext i11 %mult_V_1797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5042 'zext' 'zext_ln42_446' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln1171_534 = sext i11 %trunc_ln717_1296"   --->   Operation 5043 'sext' 'sext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln717_796 = sext i10 %trunc_ln717_1297"   --->   Operation 5044 'sext' 'sext_ln717_796' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5045 [1/1] (0.00ns)   --->   "%sext_ln717_797 = sext i10 %trunc_ln717_1297"   --->   Operation 5045 'sext' 'sext_ln717_797' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5046 [1/1] (0.00ns)   --->   "%shl_ln717_125 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_222, i4 0"   --->   Operation 5046 'bitconcatenate' 'shl_ln717_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5047 [1/1] (0.00ns)   --->   "%zext_ln717_888 = zext i12 %shl_ln717_125"   --->   Operation 5047 'zext' 'zext_ln717_888' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5048 [1/1] (1.54ns)   --->   "%add_ln717_237 = add i13 %zext_ln717_888, i13 %zext_ln1171_719"   --->   Operation 5048 'add' 'add_ln717_237' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5049 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_237, i32 1, i32 12"   --->   Operation 5049 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5050 [1/1] (0.00ns)   --->   "%zext_ln42_447 = zext i12 %mult_V_1801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5050 'zext' 'zext_ln42_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5051 [1/1] (1.54ns)   --->   "%sub_ln717_315 = sub i13 %zext_ln717_888, i13 %zext_ln1171_719"   --->   Operation 5051 'sub' 'sub_ln717_315' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5052 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_315, i32 1, i32 12"   --->   Operation 5052 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln717_798 = sext i12 %mult_V_1804"   --->   Operation 5053 'sext' 'sext_ln717_798' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5054 [1/1] (0.00ns)   --->   "%zext_ln717_889 = zext i14 %sext_ln717_798"   --->   Operation 5054 'zext' 'zext_ln717_889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln42_212 = sext i12 %trunc_ln717_1299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5055 'sext' 'sext_ln42_212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5056 [1/1] (0.00ns)   --->   "%zext_ln42_448 = zext i10 %mult_V_1807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5056 'zext' 'zext_ln42_448' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5057 [1/1] (1.54ns)   --->   "%sub_ln717_316 = sub i13 %zext_ln717_888, i13 %zext_ln717_881"   --->   Operation 5057 'sub' 'sub_ln717_316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5058 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_316, i32 1, i32 12"   --->   Operation 5058 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5059 [1/1] (0.00ns)   --->   "%zext_ln42_449 = zext i9 %mult_V_1810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5059 'zext' 'zext_ln42_449' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5060 [1/1] (0.00ns)   --->   "%shl_ln717_126 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_222, i5 0"   --->   Operation 5060 'bitconcatenate' 'shl_ln717_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5061 [1/1] (0.00ns)   --->   "%zext_ln717_891 = zext i13 %shl_ln717_126"   --->   Operation 5061 'zext' 'zext_ln717_891' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5062 [1/1] (1.53ns)   --->   "%add_ln717_238 = add i14 %zext_ln717_891, i14 %zext_ln1171_718"   --->   Operation 5062 'add' 'add_ln717_238' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5063 [1/1] (0.00ns)   --->   "%trunc_ln42_74 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_238, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5063 'partselect' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln42_213 = sext i13 %trunc_ln717_1301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5064 'sext' 'sext_ln42_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5065 [1/1] (3.81ns)   --->   "%mul_ln1171_123 = mul i14 %zext_ln1171_718, i14 16361"   --->   Operation 5065 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5066 [1/1] (0.00ns)   --->   "%trunc_ln717_1302 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_123, i32 1, i32 13"   --->   Operation 5066 'partselect' 'trunc_ln717_1302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln1171_536 = sext i11 %trunc_ln717_1303"   --->   Operation 5067 'sext' 'sext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln1171_723 = zext i9 %mult_V_1810"   --->   Operation 5068 'zext' 'zext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln1171_537 = sext i11 %trunc_ln717_1304"   --->   Operation 5069 'sext' 'sext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln42_215 = sext i12 %trunc_ln717_1305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5070 'sext' 'sext_ln42_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5071 [1/1] (1.36ns)   --->   "%sub_ln1171_667 = sub i10 0, i10 %zext_ln1171_723"   --->   Operation 5071 'sub' 'sub_ln1171_667' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5072 [1/1] (0.00ns)   --->   "%trunc_ln717_1306 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_667, i32 1, i32 9"   --->   Operation 5072 'partselect' 'trunc_ln717_1306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln717_800 = sext i9 %trunc_ln717_1306"   --->   Operation 5073 'sext' 'sext_ln717_800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5074 [1/1] (3.81ns)   --->   "%mul_ln1171_125 = mul i14 %zext_ln1171_718, i14 16365"   --->   Operation 5074 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5075 [1/1] (0.00ns)   --->   "%trunc_ln717_1308 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_125, i32 1, i32 13"   --->   Operation 5075 'partselect' 'trunc_ln717_1308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5076 [1/1] (3.81ns)   --->   "%mul_ln1171_126 = mul i13 %zext_ln1171_719, i13 8179"   --->   Operation 5076 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5077 [1/1] (0.00ns)   --->   "%trunc_ln717_1309 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_126, i32 1, i32 12"   --->   Operation 5077 'partselect' 'trunc_ln717_1309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln42_216 = sext i8 %trunc_ln717_1310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5078 'sext' 'sext_ln42_216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln1171_725 = zext i8 %p_read_221"   --->   Operation 5079 'zext' 'zext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5080 [1/1] (0.00ns)   --->   "%zext_ln1171_728 = zext i10 %shl_ln1171_101"   --->   Operation 5080 'zext' 'zext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln717_802 = sext i11 %trunc_ln717_1311"   --->   Operation 5081 'sext' 'sext_ln717_802' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5082 [1/1] (0.00ns)   --->   "%sext_ln717_803 = sext i11 %trunc_ln717_1311"   --->   Operation 5082 'sext' 'sext_ln717_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5083 [1/1] (0.00ns)   --->   "%sext_ln717_804 = sext i11 %mult_V_1857"   --->   Operation 5083 'sext' 'sext_ln717_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5084 [1/1] (0.00ns)   --->   "%zext_ln717_896 = zext i14 %sext_ln717_804"   --->   Operation 5084 'zext' 'zext_ln717_896' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5085 [1/1] (0.00ns)   --->   "%zext_ln42_450 = zext i11 %mult_V_1858" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5085 'zext' 'zext_ln42_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln717_805 = sext i10 %trunc_ln717_1313"   --->   Operation 5086 'sext' 'sext_ln717_805' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5087 [1/1] (0.00ns)   --->   "%sext_ln717_806 = sext i10 %trunc_ln717_1313"   --->   Operation 5087 'sext' 'sext_ln717_806' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln717_807 = sext i10 %trunc_ln717_1313"   --->   Operation 5088 'sext' 'sext_ln717_807' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5089 [1/1] (0.00ns)   --->   "%sext_ln42_217 = sext i12 %trunc_ln717_1314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5089 'sext' 'sext_ln42_217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5090 [1/1] (0.00ns)   --->   "%zext_ln717_899 = zext i11 %mult_V_1866"   --->   Operation 5090 'zext' 'zext_ln717_899' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5091 [1/1] (0.00ns)   --->   "%shl_ln717_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_221, i4 0"   --->   Operation 5091 'bitconcatenate' 'shl_ln717_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5092 [1/1] (0.00ns)   --->   "%zext_ln717_900 = zext i12 %shl_ln717_127"   --->   Operation 5092 'zext' 'zext_ln717_900' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5093 [1/1] (0.00ns)   --->   "%zext_ln717_902 = zext i9 %mult_V_1871"   --->   Operation 5093 'zext' 'zext_ln717_902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5094 [1/1] (1.54ns)   --->   "%sub_ln717_319 = sub i13 %zext_ln717_900, i13 %zext_ln717_902"   --->   Operation 5094 'sub' 'sub_ln717_319' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5095 [1/1] (0.00ns)   --->   "%mult_V_1867 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_319, i32 1, i32 12"   --->   Operation 5095 'partselect' 'mult_V_1867' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln717_808 = sext i12 %mult_V_1867"   --->   Operation 5096 'sext' 'sext_ln717_808' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5097 [1/1] (0.00ns)   --->   "%zext_ln717_903 = zext i14 %sext_ln717_808"   --->   Operation 5097 'zext' 'zext_ln717_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5098 [1/1] (0.00ns)   --->   "%zext_ln717_904 = zext i11 %mult_V_1868"   --->   Operation 5098 'zext' 'zext_ln717_904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5099 [1/1] (0.00ns)   --->   "%zext_ln42_452 = zext i11 %mult_V_1868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5099 'zext' 'zext_ln42_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5100 [1/1] (0.00ns)   --->   "%sext_ln42_218 = sext i11 %trunc_ln717_1316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5100 'sext' 'sext_ln42_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5101 [1/1] (1.54ns)   --->   "%sub_ln717_320 = sub i13 %zext_ln717_900, i13 %zext_ln1171_728"   --->   Operation 5101 'sub' 'sub_ln717_320' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5102 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_320, i32 1, i32 12"   --->   Operation 5102 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5103 [1/1] (0.00ns)   --->   "%zext_ln1171_730 = zext i9 %mult_V_1871"   --->   Operation 5103 'zext' 'zext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5104 [1/1] (1.36ns)   --->   "%sub_ln1171_671 = sub i10 0, i10 %zext_ln1171_730"   --->   Operation 5104 'sub' 'sub_ln1171_671' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5105 [1/1] (0.00ns)   --->   "%trunc_ln717_1318 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_671, i32 1, i32 9"   --->   Operation 5105 'partselect' 'trunc_ln717_1318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln717_810 = sext i9 %trunc_ln717_1318"   --->   Operation 5106 'sext' 'sext_ln717_810' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5107 [1/1] (0.00ns)   --->   "%zext_ln717_907 = zext i10 %mult_V_1883"   --->   Operation 5107 'zext' 'zext_ln717_907' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5108 [1/1] (0.00ns)   --->   "%zext_ln42_454 = zext i10 %mult_V_1883" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5108 'zext' 'zext_ln42_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5109 [1/1] (0.00ns)   --->   "%zext_ln42_455 = zext i7 %mult_V_1887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5109 'zext' 'zext_ln42_455' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i12 %sub_ln1171_672"   --->   Operation 5110 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5111 [1/1] (1.54ns)   --->   "%sub_ln1171_673 = sub i13 %sext_ln1171_138, i13 %zext_ln717_902"   --->   Operation 5111 'sub' 'sub_ln1171_673' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5112 [1/1] (0.00ns)   --->   "%trunc_ln717_1320 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_673, i32 1, i32 12"   --->   Operation 5112 'partselect' 'trunc_ln717_1320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln1171_541 = sext i12 %trunc_ln717_1320"   --->   Operation 5113 'sext' 'sext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5114 [1/1] (1.54ns)   --->   "%sub_ln1171_674 = sub i13 0, i13 %zext_ln717_900"   --->   Operation 5114 'sub' 'sub_ln1171_674' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5115 [1/1] (0.00ns)   --->   "%trunc_ln717_1321 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_674, i32 1, i32 12"   --->   Operation 5115 'partselect' 'trunc_ln717_1321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln42_219 = sext i12 %trunc_ln717_1321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5116 'sext' 'sext_ln42_219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5117 [1/1] (0.00ns)   --->   "%zext_ln717_909 = zext i12 %mult_V_1895"   --->   Operation 5117 'zext' 'zext_ln717_909' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln42_220 = sext i10 %trunc_ln717_1322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5118 'sext' 'sext_ln42_220' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5119 [1/1] (0.00ns)   --->   "%sext_ln42_221 = sext i10 %trunc_ln717_1322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5119 'sext' 'sext_ln42_221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln1171_543 = sext i11 %trunc_ln717_1323"   --->   Operation 5120 'sext' 'sext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5121 [1/1] (1.54ns)   --->   "%sub_ln1171_675 = sub i13 %zext_ln1171_728, i13 %zext_ln717_900"   --->   Operation 5121 'sub' 'sub_ln1171_675' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5122 [1/1] (0.00ns)   --->   "%trunc_ln717_1324 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_675, i32 1, i32 12"   --->   Operation 5122 'partselect' 'trunc_ln717_1324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5123 [1/1] (0.00ns)   --->   "%sext_ln42_222 = sext i12 %trunc_ln717_1324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5123 'sext' 'sext_ln42_222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln42_458 = zext i12 %mult_V_1905" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5124 'zext' 'zext_ln42_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5125 [1/1] (0.00ns)   --->   "%zext_ln1171_738 = zext i9 %mult_V_1922"   --->   Operation 5125 'zext' 'zext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5126 [1/1] (0.00ns)   --->   "%sext_ln1171_544 = sext i12 %trunc_ln717_1325"   --->   Operation 5126 'sext' 'sext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln42_225 = sext i8 %trunc_ln717_1326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5127 'sext' 'sext_ln42_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5128 [1/1] (0.00ns)   --->   "%zext_ln42_459 = zext i9 %mult_V_1922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5128 'zext' 'zext_ln42_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln717_910 = zext i11 %mult_V_1924"   --->   Operation 5129 'zext' 'zext_ln717_910' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5130 [1/1] (0.00ns)   --->   "%zext_ln42_461 = zext i11 %mult_V_1924" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5130 'zext' 'zext_ln42_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5131 [1/1] (0.00ns)   --->   "%sext_ln1171_545 = sext i12 %trunc_ln717_1327"   --->   Operation 5131 'sext' 'sext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5132 [1/1] (0.00ns)   --->   "%sext_ln1171_546 = sext i12 %trunc_ln717_1327"   --->   Operation 5132 'sext' 'sext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5133 [1/1] (0.00ns)   --->   "%sext_ln1171_547 = sext i13 %trunc_ln717_1328"   --->   Operation 5133 'sext' 'sext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5134 [1/1] (1.36ns)   --->   "%sub_ln1171_681 = sub i10 0, i10 %zext_ln1171_738"   --->   Operation 5134 'sub' 'sub_ln1171_681' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5135 [1/1] (0.00ns)   --->   "%trunc_ln717_1329 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_681, i32 1, i32 9"   --->   Operation 5135 'partselect' 'trunc_ln717_1329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln717_812 = sext i9 %trunc_ln717_1329"   --->   Operation 5136 'sext' 'sext_ln717_812' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln717_813 = sext i9 %trunc_ln717_1329"   --->   Operation 5137 'sext' 'sext_ln717_813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln717_814 = sext i12 %mult_V_1929"   --->   Operation 5138 'sext' 'sext_ln717_814' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5139 [1/1] (0.00ns)   --->   "%zext_ln717_911 = zext i14 %sext_ln717_814"   --->   Operation 5139 'zext' 'zext_ln717_911' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5140 [1/1] (1.54ns)   --->   "%sub_ln717_323 = sub i13 %zext_ln1171_740, i13 %zext_ln1171_739"   --->   Operation 5140 'sub' 'sub_ln717_323' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5141 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_323, i32 1, i32 12"   --->   Operation 5141 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln717_815 = sext i12 %mult_V_1931"   --->   Operation 5142 'sext' 'sext_ln717_815' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5143 [1/1] (0.00ns)   --->   "%zext_ln717_913 = zext i14 %sext_ln717_815"   --->   Operation 5143 'zext' 'zext_ln717_913' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5144 [1/1] (0.00ns)   --->   "%zext_ln717_914 = zext i10 %mult_V_1939"   --->   Operation 5144 'zext' 'zext_ln717_914' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5145 [1/1] (0.00ns)   --->   "%zext_ln717_916 = zext i10 %mult_V_1932"   --->   Operation 5145 'zext' 'zext_ln717_916' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5146 [1/1] (0.00ns)   --->   "%zext_ln42_462 = zext i10 %mult_V_1932" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5146 'zext' 'zext_ln42_462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5147 [1/1] (1.54ns)   --->   "%add_ln717_244 = add i13 %zext_ln1171_740, i13 %zext_ln1171_739"   --->   Operation 5147 'add' 'add_ln717_244' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5148 [1/1] (0.00ns)   --->   "%trunc_ln42_75 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_244, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5148 'partselect' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5149 [1/1] (1.54ns)   --->   "%sub_ln717_324 = sub i13 %zext_ln1171_740, i13 %zext_ln717_914"   --->   Operation 5149 'sub' 'sub_ln717_324' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5150 [1/1] (0.00ns)   --->   "%trunc_ln717_1332 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_324, i32 1, i32 12"   --->   Operation 5150 'partselect' 'trunc_ln717_1332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln717_816 = sext i12 %trunc_ln717_1332"   --->   Operation 5151 'sext' 'sext_ln717_816' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5152 [1/1] (0.00ns)   --->   "%zext_ln717_917 = zext i14 %sext_ln717_816"   --->   Operation 5152 'zext' 'zext_ln717_917' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln1171_548 = sext i11 %trunc_ln717_1333"   --->   Operation 5153 'sext' 'sext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln1171_549 = sext i11 %trunc_ln717_1333"   --->   Operation 5154 'sext' 'sext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln717_817 = sext i12 %trunc_ln717_1334"   --->   Operation 5155 'sext' 'sext_ln717_817' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5156 [1/1] (1.54ns)   --->   "%sub_ln1171_981 = sub i13 %zext_ln1171_733, i13 %zext_ln1171_740"   --->   Operation 5156 'sub' 'sub_ln1171_981' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5157 [1/1] (0.00ns)   --->   "%trunc_ln717_1337 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_981, i32 1, i32 12"   --->   Operation 5157 'partselect' 'trunc_ln717_1337' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln1171_551 = sext i12 %trunc_ln717_1337"   --->   Operation 5158 'sext' 'sext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5159 [1/1] (1.54ns)   --->   "%sub_ln1171_684 = sub i13 %zext_ln717_914, i13 %zext_ln1171_740"   --->   Operation 5159 'sub' 'sub_ln1171_684' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5160 [1/1] (0.00ns)   --->   "%trunc_ln717_1338 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_684, i32 1, i32 12"   --->   Operation 5160 'partselect' 'trunc_ln717_1338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5161 [1/1] (3.81ns)   --->   "%mul_ln1171_129 = mul i13 %zext_ln1171_733, i13 8181"   --->   Operation 5161 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5162 [1/1] (0.00ns)   --->   "%trunc_ln717_1339 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_129, i32 1, i32 12"   --->   Operation 5162 'partselect' 'trunc_ln717_1339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln717_819 = sext i10 %mult_V_1976"   --->   Operation 5163 'sext' 'sext_ln717_819' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5164 [1/1] (0.00ns)   --->   "%zext_ln717_919 = zext i14 %sext_ln717_819"   --->   Operation 5164 'zext' 'zext_ln717_919' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln717_820 = sext i10 %trunc_ln717_1341"   --->   Operation 5165 'sext' 'sext_ln717_820' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5166 [1/1] (1.54ns)   --->   "%add_ln717_246 = add i13 %zext_ln1171_740, i13 %zext_ln1171_733"   --->   Operation 5166 'add' 'add_ln717_246' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5167 [1/1] (0.00ns)   --->   "%mult_V_1980 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_246, i32 1, i32 12"   --->   Operation 5167 'partselect' 'mult_V_1980' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5168 [1/1] (0.00ns)   --->   "%zext_ln717_920 = zext i12 %mult_V_1980"   --->   Operation 5168 'zext' 'zext_ln717_920' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5169 [1/1] (0.00ns)   --->   "%sext_ln717_821 = sext i12 %mult_V_1989"   --->   Operation 5169 'sext' 'sext_ln717_821' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5170 [1/1] (0.00ns)   --->   "%zext_ln717_925 = zext i14 %sext_ln717_821"   --->   Operation 5170 'zext' 'zext_ln717_925' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln717_822 = sext i11 %mult_V_1990"   --->   Operation 5171 'sext' 'sext_ln717_822' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5172 [1/1] (0.00ns)   --->   "%zext_ln717_929 = zext i14 %sext_ln717_822"   --->   Operation 5172 'zext' 'zext_ln717_929' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln1171_554 = sext i12 %trunc_ln717_1345"   --->   Operation 5173 'sext' 'sext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln717_823 = sext i10 %trunc_ln717_1346"   --->   Operation 5174 'sext' 'sext_ln717_823' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln717_824 = sext i10 %trunc_ln717_1346"   --->   Operation 5175 'sext' 'sext_ln717_824' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln717_825 = sext i10 %mult_V_1994"   --->   Operation 5176 'sext' 'sext_ln717_825' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5177 [1/1] (0.00ns)   --->   "%zext_ln717_930 = zext i14 %sext_ln717_825"   --->   Operation 5177 'zext' 'zext_ln717_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5178 [1/1] (0.00ns)   --->   "%sext_ln1171_555 = sext i10 %trunc_ln717_1348"   --->   Operation 5178 'sext' 'sext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln1171_557 = sext i12 %trunc_ln717_1349"   --->   Operation 5179 'sext' 'sext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5180 [1/1] (1.30ns)   --->   "%sub_ln1171_692 = sub i9 0, i9 %zext_ln1171_743"   --->   Operation 5180 'sub' 'sub_ln1171_692' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5181 [1/1] (0.00ns)   --->   "%trunc_ln717_1351 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_692, i32 1, i32 8"   --->   Operation 5181 'partselect' 'trunc_ln717_1351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5182 [1/1] (0.00ns)   --->   "%sext_ln42_228 = sext i8 %trunc_ln717_1351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5182 'sext' 'sext_ln42_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln42_229 = sext i8 %trunc_ln717_1351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5183 'sext' 'sext_ln42_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5184 [1/1] (0.00ns)   --->   "%zext_ln717_931 = zext i11 %mult_V_2004"   --->   Operation 5184 'zext' 'zext_ln717_931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5185 [1/1] (0.00ns)   --->   "%zext_ln42_463 = zext i10 %mult_V_2007" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5185 'zext' 'zext_ln42_463' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln717_827 = sext i12 %mult_V_2008"   --->   Operation 5186 'sext' 'sext_ln717_827' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5187 [1/1] (0.00ns)   --->   "%zext_ln717_932 = zext i14 %sext_ln717_827"   --->   Operation 5187 'zext' 'zext_ln717_932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5188 [1/1] (0.00ns)   --->   "%zext_ln42_466 = zext i12 %mult_V_2018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5188 'zext' 'zext_ln42_466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln42_230 = sext i12 %trunc_ln717_1354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5189 'sext' 'sext_ln42_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5190 [1/1] (0.00ns)   --->   "%zext_ln717_935 = zext i11 %mult_V_2025"   --->   Operation 5190 'zext' 'zext_ln717_935' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln42_231 = sext i11 %trunc_ln717_1355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5191 'sext' 'sext_ln42_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5192 [1/1] (0.00ns)   --->   "%zext_ln1171_749 = zext i8 %p_read_218"   --->   Operation 5192 'zext' 'zext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln1171_559 = sext i12 %trunc_ln717_1357"   --->   Operation 5193 'sext' 'sext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5194 [1/1] (0.00ns)   --->   "%zext_ln1171_753 = zext i10 %mult_V_2104"   --->   Operation 5194 'zext' 'zext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln1171_560 = sext i11 %trunc_ln717_1358"   --->   Operation 5195 'sext' 'sext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5196 [1/1] (3.81ns)   --->   "%mul_ln1171_130 = mul i13 %zext_ln1171_750, i13 8179"   --->   Operation 5196 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5197 [1/1] (0.00ns)   --->   "%trunc_ln717_1359 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_130, i32 1, i32 12"   --->   Operation 5197 'partselect' 'trunc_ln717_1359' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5198 [1/1] (0.00ns)   --->   "%sext_ln717_830 = sext i10 %mult_V_2052"   --->   Operation 5198 'sext' 'sext_ln717_830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5199 [1/1] (0.00ns)   --->   "%zext_ln717_939 = zext i14 %sext_ln717_830"   --->   Operation 5199 'zext' 'zext_ln717_939' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5200 [1/1] (1.54ns)   --->   "%add_ln717_252 = add i13 %zext_ln717_940, i13 %zext_ln1171_753"   --->   Operation 5200 'add' 'add_ln717_252' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5201 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_252, i32 1, i32 12"   --->   Operation 5201 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5202 [1/1] (0.00ns)   --->   "%zext_ln42_468 = zext i12 %mult_V_2054" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5202 'zext' 'zext_ln42_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5203 [1/1] (0.00ns)   --->   "%sext_ln42_233 = sext i12 %trunc_ln717_1361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5203 'sext' 'sext_ln42_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5204 [1/1] (0.00ns)   --->   "%zext_ln717_941 = zext i10 %mult_V_2061"   --->   Operation 5204 'zext' 'zext_ln717_941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5205 [1/1] (0.00ns)   --->   "%zext_ln42_469 = zext i10 %mult_V_2061" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5205 'zext' 'zext_ln42_469' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5206 [1/1] (0.00ns)   --->   "%zext_ln42_470 = zext i10 %mult_V_2061" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5206 'zext' 'zext_ln42_470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln717_831 = sext i11 %mult_V_2063"   --->   Operation 5207 'sext' 'sext_ln717_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5208 [1/1] (0.00ns)   --->   "%zext_ln717_942 = zext i14 %sext_ln717_831"   --->   Operation 5208 'zext' 'zext_ln717_942' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln717_943 = zext i11 %mult_V_2064"   --->   Operation 5209 'zext' 'zext_ln717_943' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln717_833 = sext i8 %trunc_ln717_1363"   --->   Operation 5210 'sext' 'sext_ln717_833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln717_834 = sext i12 %mult_V_2068"   --->   Operation 5211 'sext' 'sext_ln717_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5212 [1/1] (0.00ns)   --->   "%zext_ln717_944 = zext i14 %sext_ln717_834"   --->   Operation 5212 'zext' 'zext_ln717_944' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5213 [1/1] (1.54ns)   --->   "%sub_ln717_335 = sub i13 %zext_ln717_940, i13 %zext_ln1171_753"   --->   Operation 5213 'sub' 'sub_ln717_335' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5214 [1/1] (0.00ns)   --->   "%trunc_ln717_1365 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_335, i32 1, i32 12"   --->   Operation 5214 'partselect' 'trunc_ln717_1365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5215 [1/1] (0.00ns)   --->   "%sext_ln717_835 = sext i12 %trunc_ln717_1365"   --->   Operation 5215 'sext' 'sext_ln717_835' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5216 [1/1] (0.00ns)   --->   "%zext_ln717_945 = zext i14 %sext_ln717_835"   --->   Operation 5216 'zext' 'zext_ln717_945' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5217 [1/1] (0.00ns)   --->   "%zext_ln42_474 = zext i9 %mult_V_2081" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5217 'zext' 'zext_ln42_474' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5218 [1/1] (0.00ns)   --->   "%zext_ln42_475 = zext i9 %mult_V_2081" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5218 'zext' 'zext_ln42_475' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5219 [1/1] (1.54ns)   --->   "%sub_ln1171_702 = sub i13 %zext_ln1171_753, i13 %zext_ln717_940"   --->   Operation 5219 'sub' 'sub_ln1171_702' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5220 [1/1] (0.00ns)   --->   "%trunc_ln717_1367 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_702, i32 1, i32 12"   --->   Operation 5220 'partselect' 'trunc_ln717_1367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln717_837 = sext i11 %mult_V_2087"   --->   Operation 5221 'sext' 'sext_ln717_837' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5222 [1/1] (0.00ns)   --->   "%zext_ln717_946 = zext i14 %sext_ln717_837"   --->   Operation 5222 'zext' 'zext_ln717_946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5223 [1/1] (0.00ns)   --->   "%zext_ln717_947 = zext i14 %sext_ln717_837"   --->   Operation 5223 'zext' 'zext_ln717_947' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5224 [1/1] (0.00ns)   --->   "%sext_ln42_236 = sext i11 %trunc_ln717_1371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5224 'sext' 'sext_ln42_236' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5225 [1/1] (0.00ns)   --->   "%sext_ln42_237 = sext i10 %trunc_ln717_1372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5225 'sext' 'sext_ln42_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln42_476 = zext i10 %mult_V_2104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5226 'zext' 'zext_ln42_476' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln1171_561 = sext i9 %trunc_ln717_1373"   --->   Operation 5227 'sext' 'sext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5228 [1/1] (0.00ns)   --->   "%sext_ln717_839 = sext i10 %mult_V_2114"   --->   Operation 5228 'sext' 'sext_ln717_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5229 [1/1] (0.00ns)   --->   "%zext_ln717_950 = zext i14 %sext_ln717_839"   --->   Operation 5229 'zext' 'zext_ln717_950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5230 [1/1] (0.00ns)   --->   "%zext_ln717_951 = zext i14 %sext_ln717_839"   --->   Operation 5230 'zext' 'zext_ln717_951' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln1171_562 = sext i12 %trunc_ln717_1375"   --->   Operation 5231 'sext' 'sext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5232 [1/1] (0.00ns)   --->   "%sext_ln1171_563 = sext i12 %trunc_ln717_1376"   --->   Operation 5232 'sext' 'sext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln717_840 = sext i8 %trunc_ln717_1377"   --->   Operation 5233 'sext' 'sext_ln717_840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln717_841 = sext i8 %trunc_ln717_1377"   --->   Operation 5234 'sext' 'sext_ln717_841' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5235 [1/1] (0.00ns)   --->   "%sext_ln717_845 = sext i10 %trunc_ln717_1379"   --->   Operation 5235 'sext' 'sext_ln717_845' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln717_846 = sext i10 %trunc_ln717_1379"   --->   Operation 5236 'sext' 'sext_ln717_846' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5237 [1/1] (1.54ns)   --->   "%sub_ln717_338 = sub i13 %zext_ln1171_760, i13 %zext_ln1171_759"   --->   Operation 5237 'sub' 'sub_ln717_338' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5238 [1/1] (0.00ns)   --->   "%mult_V_2123 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_338, i32 1, i32 12"   --->   Operation 5238 'partselect' 'mult_V_2123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5239 [1/1] (0.00ns)   --->   "%sext_ln717_847 = sext i12 %mult_V_2123"   --->   Operation 5239 'sext' 'sext_ln717_847' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5240 [1/1] (0.00ns)   --->   "%zext_ln717_952 = zext i14 %sext_ln717_847"   --->   Operation 5240 'zext' 'zext_ln717_952' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5241 [1/1] (1.54ns)   --->   "%sub_ln1171_706 = sub i13 0, i13 %zext_ln1171_760"   --->   Operation 5241 'sub' 'sub_ln1171_706' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5242 [1/1] (0.00ns)   --->   "%trunc_ln717_1381 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_706, i32 1, i32 12"   --->   Operation 5242 'partselect' 'trunc_ln717_1381' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5243 [1/1] (0.00ns)   --->   "%sext_ln1171_565 = sext i12 %trunc_ln717_1381"   --->   Operation 5243 'sext' 'sext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5244 [1/1] (0.00ns)   --->   "%sext_ln1171_567 = sext i10 %trunc_ln717_1382"   --->   Operation 5244 'sext' 'sext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln717_849 = sext i9 %trunc_ln717_1383"   --->   Operation 5245 'sext' 'sext_ln717_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5246 [1/1] (0.00ns)   --->   "%zext_ln42_479 = zext i11 %mult_V_2130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5246 'zext' 'zext_ln42_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln717_850 = sext i11 %trunc_ln717_1384"   --->   Operation 5247 'sext' 'sext_ln717_850' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5248 [1/1] (0.00ns)   --->   "%sext_ln717_851 = sext i11 %mult_V_2135"   --->   Operation 5248 'sext' 'sext_ln717_851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5249 [1/1] (0.00ns)   --->   "%zext_ln717_954 = zext i14 %sext_ln717_851"   --->   Operation 5249 'zext' 'zext_ln717_954' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5250 [1/1] (0.00ns)   --->   "%sext_ln42_238 = sext i12 %trunc_ln717_1386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5250 'sext' 'sext_ln42_238' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5251 [1/1] (0.00ns)   --->   "%zext_ln42_480 = zext i10 %mult_V_2137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5251 'zext' 'zext_ln42_480' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5252 [1/1] (0.00ns)   --->   "%zext_ln42_481 = zext i10 %mult_V_2137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5252 'zext' 'zext_ln42_481' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5253 [1/1] (0.00ns)   --->   "%zext_ln42_483 = zext i11 %mult_V_2143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5253 'zext' 'zext_ln42_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln717_853 = sext i12 %mult_V_2145"   --->   Operation 5254 'sext' 'sext_ln717_853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5255 [1/1] (0.00ns)   --->   "%zext_ln717_955 = zext i14 %sext_ln717_853"   --->   Operation 5255 'zext' 'zext_ln717_955' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5256 [1/1] (0.00ns)   --->   "%sext_ln717_855 = sext i12 %mult_V_2154"   --->   Operation 5256 'sext' 'sext_ln717_855' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5257 [1/1] (0.00ns)   --->   "%zext_ln717_956 = zext i14 %sext_ln717_855"   --->   Operation 5257 'zext' 'zext_ln717_956' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5258 [1/1] (0.00ns)   --->   "%sext_ln1171_568 = sext i11 %trunc_ln717_1391"   --->   Operation 5258 'sext' 'sext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5259 [1/1] (0.00ns)   --->   "%sext_ln1171_569 = sext i11 %trunc_ln717_1391"   --->   Operation 5259 'sext' 'sext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5260 [1/1] (0.00ns)   --->   "%sext_ln42_239 = sext i12 %trunc_ln717_1392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5260 'sext' 'sext_ln42_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5261 [1/1] (0.00ns)   --->   "%zext_ln1171_767 = zext i8 %p_read_216"   --->   Operation 5261 'zext' 'zext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5262 [1/1] (0.00ns)   --->   "%shl_ln717_132 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_216, i4 0"   --->   Operation 5262 'bitconcatenate' 'shl_ln717_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5263 [1/1] (0.00ns)   --->   "%zext_ln717_958 = zext i12 %shl_ln717_132"   --->   Operation 5263 'zext' 'zext_ln717_958' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5264 [1/1] (0.00ns)   --->   "%zext_ln717_960 = zext i10 %mult_V_2224"   --->   Operation 5264 'zext' 'zext_ln717_960' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5265 [1/1] (1.54ns)   --->   "%sub_ln717_342 = sub i13 %zext_ln717_958, i13 %zext_ln717_960"   --->   Operation 5265 'sub' 'sub_ln717_342' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5266 [1/1] (0.00ns)   --->   "%mult_V_2176 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_342, i32 1, i32 12"   --->   Operation 5266 'partselect' 'mult_V_2176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5267 [1/1] (0.00ns)   --->   "%sext_ln717_856 = sext i12 %mult_V_2176"   --->   Operation 5267 'sext' 'sext_ln717_856' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5268 [1/1] (0.00ns)   --->   "%zext_ln717_961 = zext i14 %sext_ln717_856"   --->   Operation 5268 'zext' 'zext_ln717_961' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5269 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i12 %sub_ln1171_714"   --->   Operation 5269 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5270 [1/1] (1.54ns)   --->   "%sub_ln1171_715 = sub i13 %sext_ln1171_146, i13 %zext_ln1171_767"   --->   Operation 5270 'sub' 'sub_ln1171_715' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5271 [1/1] (0.00ns)   --->   "%trunc_ln717_1394 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_715, i32 1, i32 12"   --->   Operation 5271 'partselect' 'trunc_ln717_1394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5272 [1/1] (0.00ns)   --->   "%sext_ln42_240 = sext i12 %trunc_ln717_1394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5272 'sext' 'sext_ln42_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5273 [1/1] (0.00ns)   --->   "%zext_ln717_962 = zext i10 %mult_V_2184"   --->   Operation 5273 'zext' 'zext_ln717_962' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5274 [1/1] (0.00ns)   --->   "%zext_ln42_487 = zext i10 %mult_V_2184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5274 'zext' 'zext_ln42_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5275 [1/1] (0.00ns)   --->   "%zext_ln1171_772 = zext i9 %mult_V_2192"   --->   Operation 5275 'zext' 'zext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5276 [1/1] (1.54ns)   --->   "%sub_ln1171_716 = sub i13 %sext_ln1171_146, i13 %zext_ln1171_772"   --->   Operation 5276 'sub' 'sub_ln1171_716' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5277 [1/1] (0.00ns)   --->   "%trunc_ln717_1395 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_716, i32 1, i32 12"   --->   Operation 5277 'partselect' 'trunc_ln717_1395' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5278 [1/1] (0.00ns)   --->   "%sext_ln717_857 = sext i12 %trunc_ln717_1395"   --->   Operation 5278 'sext' 'sext_ln717_857' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5279 [1/1] (0.00ns)   --->   "%zext_ln717_963 = zext i11 %mult_V_2188"   --->   Operation 5279 'zext' 'zext_ln717_963' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5280 [1/1] (0.00ns)   --->   "%sext_ln42_241 = sext i8 %trunc_ln717_1396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5280 'sext' 'sext_ln42_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5281 [1/1] (0.00ns)   --->   "%zext_ln42_488 = zext i9 %mult_V_2192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5281 'zext' 'zext_ln42_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5282 [1/1] (0.00ns)   --->   "%sext_ln1171_570 = sext i10 %trunc_ln717_1397"   --->   Operation 5282 'sext' 'sext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5283 [1/1] (0.00ns)   --->   "%sext_ln1171_571 = sext i10 %trunc_ln717_1397"   --->   Operation 5283 'sext' 'sext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5284 [1/1] (0.00ns)   --->   "%sext_ln1171_572 = sext i10 %trunc_ln717_1397"   --->   Operation 5284 'sext' 'sext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5285 [1/1] (1.48ns)   --->   "%sub_ln1171_719 = sub i12 %zext_ln1171_771, i12 %zext_ln1171_769"   --->   Operation 5285 'sub' 'sub_ln1171_719' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5286 [1/1] (0.00ns)   --->   "%trunc_ln717_1399 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_719, i32 1, i32 11"   --->   Operation 5286 'partselect' 'trunc_ln717_1399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5287 [1/1] (0.00ns)   --->   "%sext_ln1171_574 = sext i11 %trunc_ln717_1399"   --->   Operation 5287 'sext' 'sext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5288 [1/1] (0.00ns)   --->   "%sext_ln42_243 = sext i11 %trunc_ln717_1400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5288 'sext' 'sext_ln42_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5289 [1/1] (1.54ns)   --->   "%sub_ln1171_721 = sub i13 %zext_ln1171_772, i13 %zext_ln717_958"   --->   Operation 5289 'sub' 'sub_ln1171_721' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5290 [1/1] (0.00ns)   --->   "%trunc_ln717_1401 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_721, i32 1, i32 12"   --->   Operation 5290 'partselect' 'trunc_ln717_1401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5291 [1/1] (0.00ns)   --->   "%sext_ln717_860 = sext i12 %trunc_ln717_1401"   --->   Operation 5291 'sext' 'sext_ln717_860' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln717_861 = sext i11 %mult_V_2213"   --->   Operation 5292 'sext' 'sext_ln717_861' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5293 [1/1] (0.00ns)   --->   "%zext_ln717_964 = zext i14 %sext_ln717_861"   --->   Operation 5293 'zext' 'zext_ln717_964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln1171_575 = sext i9 %trunc_ln717_1404"   --->   Operation 5294 'sext' 'sext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5295 [1/1] (0.00ns)   --->   "%sext_ln1171_576 = sext i9 %trunc_ln717_1404"   --->   Operation 5295 'sext' 'sext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5296 [1/1] (0.00ns)   --->   "%zext_ln42_489 = zext i10 %mult_V_2224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5296 'zext' 'zext_ln42_489' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln717_864 = sext i11 %trunc_ln717_1407"   --->   Operation 5297 'sext' 'sext_ln717_864' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5298 [1/1] (0.00ns)   --->   "%zext_ln717_966 = zext i14 %sext_ln717_864"   --->   Operation 5298 'zext' 'zext_ln717_966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln717_969 = zext i9 %mult_V_2269"   --->   Operation 5299 'zext' 'zext_ln717_969' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5300 [1/1] (1.54ns)   --->   "%sub_ln717_346 = sub i13 %zext_ln717_967, i13 %zext_ln717_969"   --->   Operation 5300 'sub' 'sub_ln717_346' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5301 [1/1] (0.00ns)   --->   "%mult_V_2240 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_346, i32 1, i32 12"   --->   Operation 5301 'partselect' 'mult_V_2240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5302 [1/1] (0.00ns)   --->   "%sext_ln717_865 = sext i12 %mult_V_2240"   --->   Operation 5302 'sext' 'sext_ln717_865' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5303 [1/1] (0.00ns)   --->   "%zext_ln717_970 = zext i14 %sext_ln717_865"   --->   Operation 5303 'zext' 'zext_ln717_970' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5304 [1/1] (0.00ns)   --->   "%zext_ln42_491 = zext i7 %mult_V_2245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5304 'zext' 'zext_ln42_491' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5305 [1/1] (0.00ns)   --->   "%zext_ln42_495 = zext i10 %mult_V_2250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5305 'zext' 'zext_ln42_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i12 %sub_ln1171_724"   --->   Operation 5306 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5307 [1/1] (1.54ns)   --->   "%sub_ln1171_725 = sub i13 %sext_ln1171_147, i13 %zext_ln717_969"   --->   Operation 5307 'sub' 'sub_ln1171_725' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5308 [1/1] (0.00ns)   --->   "%trunc_ln717_1411 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_725, i32 1, i32 12"   --->   Operation 5308 'partselect' 'trunc_ln717_1411' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln1171_578 = sext i12 %trunc_ln717_1411"   --->   Operation 5309 'sext' 'sext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5310 [1/1] (0.00ns)   --->   "%sext_ln717_867 = sext i8 %trunc_ln717_1412"   --->   Operation 5310 'sext' 'sext_ln717_867' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln717_868 = sext i8 %trunc_ln717_1412"   --->   Operation 5311 'sext' 'sext_ln717_868' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5312 [1/1] (0.00ns)   --->   "%zext_ln717_971 = zext i11 %mult_V_2256"   --->   Operation 5312 'zext' 'zext_ln717_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5313 [1/1] (1.54ns)   --->   "%sub_ln1171_727 = sub i13 %zext_ln717_969, i13 %zext_ln717_967"   --->   Operation 5313 'sub' 'sub_ln1171_727' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5314 [1/1] (0.00ns)   --->   "%trunc_ln717_1413 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_727, i32 1, i32 12"   --->   Operation 5314 'partselect' 'trunc_ln717_1413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln42_246 = sext i12 %trunc_ln717_1413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5315 'sext' 'sext_ln42_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5316 [1/1] (0.00ns)   --->   "%sext_ln1171_580 = sext i11 %trunc_ln717_1414"   --->   Operation 5316 'sext' 'sext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln1171_581 = sext i10 %trunc_ln717_1415"   --->   Operation 5317 'sext' 'sext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5318 [1/1] (0.00ns)   --->   "%sext_ln1171_582 = sext i10 %trunc_ln717_1415"   --->   Operation 5318 'sext' 'sext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln1171_583 = sext i10 %trunc_ln717_1415"   --->   Operation 5319 'sext' 'sext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln42_247 = sext i11 %trunc_ln717_1416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5320 'sext' 'sext_ln42_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln717_870 = sext i11 %mult_V_2268"   --->   Operation 5321 'sext' 'sext_ln717_870' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln717_973 = zext i14 %sext_ln717_870"   --->   Operation 5322 'zext' 'zext_ln717_973' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5323 [1/1] (0.00ns)   --->   "%zext_ln42_496 = zext i9 %mult_V_2269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5323 'zext' 'zext_ln42_496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln717_872 = sext i12 %trunc_ln717_1418"   --->   Operation 5324 'sext' 'sext_ln717_872' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5325 [1/1] (0.00ns)   --->   "%zext_ln42_497 = zext i12 %mult_V_2274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5325 'zext' 'zext_ln42_497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5326 [1/1] (0.00ns)   --->   "%sext_ln1171_584 = sext i11 %trunc_ln717_1419"   --->   Operation 5326 'sext' 'sext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5327 [1/1] (0.00ns)   --->   "%sext_ln1171_585 = sext i11 %trunc_ln717_1419"   --->   Operation 5327 'sext' 'sext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln717_873 = sext i11 %trunc_ln717_1420"   --->   Operation 5328 'sext' 'sext_ln717_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5329 [1/1] (0.00ns)   --->   "%zext_ln717_974 = zext i11 %mult_V_2281"   --->   Operation 5329 'zext' 'zext_ln717_974' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln717_874 = sext i9 %trunc_ln717_1421"   --->   Operation 5330 'sext' 'sext_ln717_874' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5331 [1/1] (0.00ns)   --->   "%zext_ln717_976 = zext i11 %mult_V_2287"   --->   Operation 5331 'zext' 'zext_ln717_976' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5332 [1/1] (0.00ns)   --->   "%sext_ln717_876 = sext i13 %trunc_ln717_1422"   --->   Operation 5332 'sext' 'sext_ln717_876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5333 [1/1] (0.00ns)   --->   "%zext_ln717_978 = zext i14 %sext_ln717_876"   --->   Operation 5333 'zext' 'zext_ln717_978' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln717_877 = sext i12 %mult_V_2289"   --->   Operation 5334 'sext' 'sext_ln717_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5335 [1/1] (0.00ns)   --->   "%zext_ln717_979 = zext i14 %sext_ln717_877"   --->   Operation 5335 'zext' 'zext_ln717_979' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5336 [1/1] (0.00ns)   --->   "%sext_ln717_878 = sext i10 %mult_V_2290"   --->   Operation 5336 'sext' 'sext_ln717_878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5337 [1/1] (0.00ns)   --->   "%zext_ln717_980 = zext i14 %sext_ln717_878"   --->   Operation 5337 'zext' 'zext_ln717_980' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln717_879 = sext i13 %trunc_ln717_1425"   --->   Operation 5338 'sext' 'sext_ln717_879' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5339 [1/1] (0.00ns)   --->   "%zext_ln42_498 = zext i12 %mult_V_2300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5339 'zext' 'zext_ln42_498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5340 [1/1] (0.00ns)   --->   "%zext_ln42_499 = zext i11 %mult_V_2302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5340 'zext' 'zext_ln42_499' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5341 [1/1] (0.00ns)   --->   "%zext_ln1171_787 = zext i8 %p_read_214"   --->   Operation 5341 'zext' 'zext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5342 [1/1] (0.00ns)   --->   "%sext_ln717_881 = sext i10 %mult_V_2304"   --->   Operation 5342 'sext' 'sext_ln717_881' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5343 [1/1] (0.00ns)   --->   "%zext_ln717_984 = zext i14 %sext_ln717_881"   --->   Operation 5343 'zext' 'zext_ln717_984' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5344 [1/1] (0.00ns)   --->   "%zext_ln42_501 = zext i10 %mult_V_2307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5344 'zext' 'zext_ln42_501' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln717_882 = sext i12 %mult_V_2309"   --->   Operation 5345 'sext' 'sext_ln717_882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5346 [1/1] (0.00ns)   --->   "%zext_ln717_989 = zext i14 %sext_ln717_882"   --->   Operation 5346 'zext' 'zext_ln717_989' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5347 [1/1] (0.00ns)   --->   "%zext_ln42_502 = zext i11 %mult_V_2311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5347 'zext' 'zext_ln42_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln42_503 = zext i11 %mult_V_2312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5348 'zext' 'zext_ln42_503' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5349 [1/1] (1.30ns)   --->   "%sub_ln1171_734 = sub i9 0, i9 %zext_ln1171_787"   --->   Operation 5349 'sub' 'sub_ln1171_734' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5350 [1/1] (0.00ns)   --->   "%trunc_ln717_1430 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_734, i32 1, i32 8"   --->   Operation 5350 'partselect' 'trunc_ln717_1430' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5351 [1/1] (0.00ns)   --->   "%sext_ln717_884 = sext i8 %trunc_ln717_1430"   --->   Operation 5351 'sext' 'sext_ln717_884' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5352 [1/1] (0.00ns)   --->   "%sext_ln717_885 = sext i8 %trunc_ln717_1430"   --->   Operation 5352 'sext' 'sext_ln717_885' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5353 [1/1] (0.00ns)   --->   "%sext_ln717_886 = sext i8 %trunc_ln717_1430"   --->   Operation 5353 'sext' 'sext_ln717_886' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5354 [1/1] (1.54ns)   --->   "%sub_ln1171_735 = sub i13 %zext_ln717_988, i13 %zext_ln717_986"   --->   Operation 5354 'sub' 'sub_ln1171_735' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5355 [1/1] (0.00ns)   --->   "%trunc_ln717_1431 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_735, i32 1, i32 12"   --->   Operation 5355 'partselect' 'trunc_ln717_1431' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5356 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i12 %sub_ln1171_736"   --->   Operation 5356 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5357 [1/1] (1.54ns)   --->   "%sub_ln1171_737 = sub i13 %sext_ln1171_148, i13 %zext_ln1171_784"   --->   Operation 5357 'sub' 'sub_ln1171_737' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5358 [1/1] (0.00ns)   --->   "%trunc_ln717_1432 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_737, i32 1, i32 12"   --->   Operation 5358 'partselect' 'trunc_ln717_1432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln42_248 = sext i12 %trunc_ln717_1432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5359 'sext' 'sext_ln42_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln42_250 = sext i9 %trunc_ln717_1433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5360 'sext' 'sext_ln42_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln1171_588 = sext i11 %trunc_ln717_1435"   --->   Operation 5361 'sext' 'sext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5362 [1/1] (0.00ns)   --->   "%sext_ln1171_589 = sext i11 %trunc_ln717_1435"   --->   Operation 5362 'sext' 'sext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5363 [1/1] (1.54ns)   --->   "%sub_ln1171_740 = sub i13 %sext_ln1171_148, i13 %zext_ln717_988"   --->   Operation 5363 'sub' 'sub_ln1171_740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5364 [1/1] (0.00ns)   --->   "%trunc_ln717_1436 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_740, i32 1, i32 12"   --->   Operation 5364 'partselect' 'trunc_ln717_1436' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln1171_590 = sext i12 %trunc_ln717_1436"   --->   Operation 5365 'sext' 'sext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5366 [1/1] (0.00ns)   --->   "%sext_ln717_887 = sext i10 %trunc_ln717_1437"   --->   Operation 5366 'sext' 'sext_ln717_887' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5367 [1/1] (0.00ns)   --->   "%sext_ln717_888 = sext i10 %trunc_ln717_1437"   --->   Operation 5367 'sext' 'sext_ln717_888' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5368 [1/1] (1.54ns)   --->   "%sub_ln1171_741 = sub i13 0, i13 %zext_ln717_986"   --->   Operation 5368 'sub' 'sub_ln1171_741' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln42_253 = sext i11 %trunc_ln717_1441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5369 'sext' 'sext_ln42_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln1171_592 = sext i11 %trunc_ln717_1442"   --->   Operation 5370 'sext' 'sext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln717_889 = sext i12 %trunc_ln717_1443"   --->   Operation 5371 'sext' 'sext_ln717_889' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln717_890 = sext i12 %trunc_ln717_1444"   --->   Operation 5372 'sext' 'sext_ln717_890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5373 [1/1] (0.00ns)   --->   "%sext_ln717_891 = sext i12 %trunc_ln717_1444"   --->   Operation 5373 'sext' 'sext_ln717_891' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln42_507 = zext i10 %mult_V_2370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5374 'zext' 'zext_ln42_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln42_254 = sext i10 %trunc_ln717_1445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5375 'sext' 'sext_ln42_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5376 [1/1] (0.00ns)   --->   "%sext_ln42_255 = sext i10 %trunc_ln717_1445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5376 'sext' 'sext_ln42_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln42_256 = sext i10 %trunc_ln717_1445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5377 'sext' 'sext_ln42_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5378 [1/1] (0.00ns)   --->   "%sext_ln717_893 = sext i11 %trunc_ln717_1446"   --->   Operation 5378 'sext' 'sext_ln717_893' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5379 [1/1] (0.00ns)   --->   "%sext_ln717_894 = sext i11 %mult_V_2379"   --->   Operation 5379 'sext' 'sext_ln717_894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5380 [1/1] (0.00ns)   --->   "%zext_ln717_994 = zext i14 %sext_ln717_894"   --->   Operation 5380 'zext' 'zext_ln717_994' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5381 [1/1] (0.00ns)   --->   "%zext_ln717_995 = zext i14 %sext_ln717_894"   --->   Operation 5381 'zext' 'zext_ln717_995' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln717_895 = sext i8 %trunc_ln717_1448"   --->   Operation 5382 'sext' 'sext_ln717_895' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5383 [1/1] (0.00ns)   --->   "%sext_ln717_896 = sext i8 %trunc_ln717_1448"   --->   Operation 5383 'sext' 'sext_ln717_896' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5384 [1/1] (0.00ns)   --->   "%sext_ln717_898 = sext i12 %mult_V_2386"   --->   Operation 5384 'sext' 'sext_ln717_898' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5385 [1/1] (0.00ns)   --->   "%zext_ln717_998 = zext i14 %sext_ln717_898"   --->   Operation 5385 'zext' 'zext_ln717_998' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5386 [1/1] (0.00ns)   --->   "%zext_ln42_510 = zext i10 %mult_V_2390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5386 'zext' 'zext_ln42_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln717_899 = sext i11 %trunc_ln717_1451"   --->   Operation 5387 'sext' 'sext_ln717_899' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5388 [1/1] (0.00ns)   --->   "%zext_ln717_999 = zext i11 %mult_V_2393"   --->   Operation 5388 'zext' 'zext_ln717_999' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5389 [1/1] (0.00ns)   --->   "%zext_ln42_511 = zext i11 %mult_V_2396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5389 'zext' 'zext_ln42_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln717_901 = sext i12 %mult_V_2402"   --->   Operation 5390 'sext' 'sext_ln717_901' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5391 [1/1] (0.00ns)   --->   "%zext_ln717_1000 = zext i14 %sext_ln717_901"   --->   Operation 5391 'zext' 'zext_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5392 [1/1] (0.00ns)   --->   "%sext_ln1171_593 = sext i10 %trunc_ln717_1454"   --->   Operation 5392 'sext' 'sext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln1171_594 = sext i12 %trunc_ln717_1455"   --->   Operation 5393 'sext' 'sext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5394 [1/1] (0.00ns)   --->   "%sext_ln1171_595 = sext i12 %trunc_ln717_1455"   --->   Operation 5394 'sext' 'sext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5395 [1/1] (0.00ns)   --->   "%sext_ln1171_596 = sext i11 %trunc_ln717_1456"   --->   Operation 5395 'sext' 'sext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5396 [1/1] (0.00ns)   --->   "%sext_ln42_257 = sext i12 %trunc_ln717_1457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5396 'sext' 'sext_ln42_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln717_902 = sext i12 %trunc_ln717_1458"   --->   Operation 5397 'sext' 'sext_ln717_902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5398 [1/1] (0.00ns)   --->   "%zext_ln42_512 = zext i11 %mult_V_2417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5398 'zext' 'zext_ln42_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln42_258 = sext i13 %trunc_ln717_1459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5399 'sext' 'sext_ln42_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5400 [1/1] (0.00ns)   --->   "%zext_ln42_514 = zext i7 %mult_V_2433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5400 'zext' 'zext_ln42_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln717_904 = sext i10 %trunc_ln717_1461"   --->   Operation 5401 'sext' 'sext_ln717_904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5402 [1/1] (0.00ns)   --->   "%zext_ln42_515 = zext i11 %mult_V_2437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5402 'zext' 'zext_ln42_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5403 [1/1] (0.00ns)   --->   "%zext_ln1171_800 = zext i11 %mult_V_2460"   --->   Operation 5403 'zext' 'zext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5404 [1/1] (0.00ns)   --->   "%sext_ln717_905 = sext i11 %trunc_ln717_1462"   --->   Operation 5404 'sext' 'sext_ln717_905' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln717_906 = sext i12 %mult_V_2440"   --->   Operation 5405 'sext' 'sext_ln717_906' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5406 [1/1] (0.00ns)   --->   "%zext_ln717_1011 = zext i14 %sext_ln717_906"   --->   Operation 5406 'zext' 'zext_ln717_1011' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5407 [1/1] (0.00ns)   --->   "%sext_ln717_907 = sext i10 %mult_V_2444"   --->   Operation 5407 'sext' 'sext_ln717_907' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5408 [1/1] (0.00ns)   --->   "%zext_ln717_1012 = zext i14 %sext_ln717_907"   --->   Operation 5408 'zext' 'zext_ln717_1012' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5409 [1/1] (0.00ns)   --->   "%zext_ln717_1013 = zext i14 %sext_ln717_907"   --->   Operation 5409 'zext' 'zext_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln717_908 = sext i11 %mult_V_2446"   --->   Operation 5410 'sext' 'sext_ln717_908' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5411 [1/1] (0.00ns)   --->   "%zext_ln717_1014 = zext i14 %sext_ln717_908"   --->   Operation 5411 'zext' 'zext_ln717_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5412 [1/1] (0.00ns)   --->   "%sext_ln42_261 = sext i9 %trunc_ln717_1467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5412 'sext' 'sext_ln42_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5413 [1/1] (0.00ns)   --->   "%zext_ln42_517 = zext i11 %mult_V_2450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5413 'zext' 'zext_ln42_517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln42_262 = sext i11 %trunc_ln717_1468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5414 'sext' 'sext_ln42_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5415 [1/1] (0.00ns)   --->   "%zext_ln42_519 = zext i9 %mult_V_2456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5415 'zext' 'zext_ln42_519' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln717_910 = sext i11 %trunc_ln717_1469"   --->   Operation 5416 'sext' 'sext_ln717_910' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5417 [1/1] (0.00ns)   --->   "%zext_ln717_1015 = zext i14 %sext_ln717_910"   --->   Operation 5417 'zext' 'zext_ln717_1015' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5418 [1/1] (0.00ns)   --->   "%zext_ln42_520 = zext i11 %mult_V_2460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5418 'zext' 'zext_ln42_520' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5419 [1/1] (0.00ns)   --->   "%shl_ln1171_107 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_212, i5 0"   --->   Operation 5419 'bitconcatenate' 'shl_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5420 [1/1] (0.00ns)   --->   "%zext_ln1171_803 = zext i13 %shl_ln1171_107"   --->   Operation 5420 'zext' 'zext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5421 [1/1] (1.53ns)   --->   "%sub_ln1171_760 = sub i14 %zext_ln1171_800, i14 %zext_ln1171_803"   --->   Operation 5421 'sub' 'sub_ln1171_760' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5422 [1/1] (0.00ns)   --->   "%trunc_ln717_1470 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_760, i32 1, i32 13"   --->   Operation 5422 'partselect' 'trunc_ln717_1470' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5423 [1/1] (0.00ns)   --->   "%sext_ln42_263 = sext i13 %trunc_ln717_1470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5423 'sext' 'sext_ln42_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5424 [1/1] (0.00ns)   --->   "%sext_ln42_264 = sext i12 %trunc_ln717_1471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5424 'sext' 'sext_ln42_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5425 [1/1] (0.00ns)   --->   "%zext_ln42_521 = zext i10 %mult_V_2470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5425 'zext' 'zext_ln42_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5426 [1/1] (0.00ns)   --->   "%zext_ln42_522 = zext i10 %mult_V_2470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5426 'zext' 'zext_ln42_522' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5427 [1/1] (0.00ns)   --->   "%sext_ln717_911 = sext i11 %trunc_ln717_1472"   --->   Operation 5427 'sext' 'sext_ln717_911' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5428 [1/1] (0.00ns)   --->   "%sext_ln42_265 = sext i8 %trunc_ln717_1473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5428 'sext' 'sext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5429 [1/1] (0.00ns)   --->   "%sext_ln717_912 = sext i10 %trunc_ln717_1474"   --->   Operation 5429 'sext' 'sext_ln717_912' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln717_913 = sext i12 %trunc_ln717_1475"   --->   Operation 5430 'sext' 'sext_ln717_913' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5431 [1/1] (0.00ns)   --->   "%zext_ln717_1016 = zext i14 %sext_ln717_913"   --->   Operation 5431 'zext' 'zext_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5432 [1/1] (0.00ns)   --->   "%zext_ln1171_805 = zext i8 %p_read_211"   --->   Operation 5432 'zext' 'zext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln717_914 = sext i10 %trunc_ln717_1477"   --->   Operation 5433 'sext' 'sext_ln717_914' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln717_916 = sext i10 %trunc_ln717_1477"   --->   Operation 5434 'sext' 'sext_ln717_916' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5435 [1/1] (0.00ns)   --->   "%zext_ln42_524 = zext i10 %mult_V_2502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5435 'zext' 'zext_ln42_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5436 [1/1] (0.00ns)   --->   "%zext_ln42_525 = zext i10 %mult_V_2502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5436 'zext' 'zext_ln42_525' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5437 [1/1] (0.00ns)   --->   "%sext_ln717_917 = sext i11 %mult_V_2503"   --->   Operation 5437 'sext' 'sext_ln717_917' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5438 [1/1] (0.00ns)   --->   "%zext_ln717_1020 = zext i14 %sext_ln717_917"   --->   Operation 5438 'zext' 'zext_ln717_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln717_1021 = zext i14 %sext_ln717_917"   --->   Operation 5439 'zext' 'zext_ln717_1021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5440 [1/1] (0.00ns)   --->   "%sext_ln1171_598 = sext i11 %trunc_ln717_1480"   --->   Operation 5440 'sext' 'sext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5441 [1/1] (1.30ns)   --->   "%sub_ln1171_764 = sub i9 0, i9 %zext_ln1171_805"   --->   Operation 5441 'sub' 'sub_ln1171_764' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5442 [1/1] (0.00ns)   --->   "%trunc_ln717_1481 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_764, i32 1, i32 8"   --->   Operation 5442 'partselect' 'trunc_ln717_1481' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln1171_599 = sext i8 %trunc_ln717_1481"   --->   Operation 5443 'sext' 'sext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln1171_809 = zext i11 %shl_ln717_140"   --->   Operation 5444 'zext' 'zext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln717_919 = sext i11 %trunc_ln717_1482"   --->   Operation 5445 'sext' 'sext_ln717_919' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln717_920 = sext i10 %mult_V_2521"   --->   Operation 5446 'sext' 'sext_ln717_920' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5447 [1/1] (0.00ns)   --->   "%zext_ln717_1027 = zext i14 %sext_ln717_920"   --->   Operation 5447 'zext' 'zext_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5448 [1/1] (0.00ns)   --->   "%zext_ln717_1028 = zext i14 %sext_ln717_920"   --->   Operation 5448 'zext' 'zext_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5449 [1/1] (0.00ns)   --->   "%zext_ln42_527 = zext i7 %mult_V_2530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5449 'zext' 'zext_ln42_527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5450 [1/1] (0.00ns)   --->   "%sext_ln1171_600 = sext i11 %trunc_ln717_1485"   --->   Operation 5450 'sext' 'sext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln717_922 = sext i12 %trunc_ln717_1486"   --->   Operation 5451 'sext' 'sext_ln717_922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln717_923 = sext i12 %mult_V_2538"   --->   Operation 5452 'sext' 'sext_ln717_923' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5453 [1/1] (0.00ns)   --->   "%zext_ln717_1029 = zext i14 %sext_ln717_923"   --->   Operation 5453 'zext' 'zext_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5454 [1/1] (0.00ns)   --->   "%shl_ln1171_108 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_211, i5 0"   --->   Operation 5454 'bitconcatenate' 'shl_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5455 [1/1] (0.00ns)   --->   "%zext_ln1171_811 = zext i13 %shl_ln1171_108"   --->   Operation 5455 'zext' 'zext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5456 [1/1] (1.53ns)   --->   "%sub_ln1171_769 = sub i14 %zext_ln1171_809, i14 %zext_ln1171_811"   --->   Operation 5456 'sub' 'sub_ln1171_769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5457 [1/1] (0.00ns)   --->   "%trunc_ln717_1488 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_769, i32 1, i32 13"   --->   Operation 5457 'partselect' 'trunc_ln717_1488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5458 [1/1] (0.00ns)   --->   "%sext_ln1171_602 = sext i13 %trunc_ln717_1488"   --->   Operation 5458 'sext' 'sext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5459 [1/1] (0.00ns)   --->   "%zext_ln42_529 = zext i10 %mult_V_2550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5459 'zext' 'zext_ln42_529' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5460 [1/1] (0.00ns)   --->   "%zext_ln42_530 = zext i10 %mult_V_2550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5460 'zext' 'zext_ln42_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln42_269 = sext i12 %trunc_ln717_1490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5461 'sext' 'sext_ln42_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln717_924 = sext i12 %mult_V_2553"   --->   Operation 5462 'sext' 'sext_ln717_924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5463 [1/1] (0.00ns)   --->   "%zext_ln717_1030 = zext i14 %sext_ln717_924"   --->   Operation 5463 'zext' 'zext_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5464 [1/1] (0.00ns)   --->   "%sext_ln717_925 = sext i11 %trunc_ln717_1492"   --->   Operation 5464 'sext' 'sext_ln717_925' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5465 [1/1] (0.00ns)   --->   "%sext_ln717_926 = sext i10 %mult_V_2560"   --->   Operation 5465 'sext' 'sext_ln717_926' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5466 [1/1] (0.00ns)   --->   "%zext_ln717_1034 = zext i14 %sext_ln717_926"   --->   Operation 5466 'zext' 'zext_ln717_1034' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5467 [1/1] (0.00ns)   --->   "%sext_ln717_929 = sext i10 %trunc_ln717_1494"   --->   Operation 5467 'sext' 'sext_ln717_929' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln42_532 = zext i12 %mult_V_2562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5468 'zext' 'zext_ln42_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln717_930 = sext i11 %trunc_ln717_1495"   --->   Operation 5469 'sext' 'sext_ln717_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln717_931 = sext i11 %trunc_ln717_1495"   --->   Operation 5470 'sext' 'sext_ln717_931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5471 [1/1] (0.00ns)   --->   "%sext_ln717_932 = sext i11 %mult_V_2567"   --->   Operation 5471 'sext' 'sext_ln717_932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5472 [1/1] (0.00ns)   --->   "%zext_ln717_1039 = zext i14 %sext_ln717_932"   --->   Operation 5472 'zext' 'zext_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5473 [1/1] (0.00ns)   --->   "%sext_ln717_933 = sext i12 %mult_V_2568"   --->   Operation 5473 'sext' 'sext_ln717_933' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5474 [1/1] (0.00ns)   --->   "%zext_ln717_1040 = zext i14 %sext_ln717_933"   --->   Operation 5474 'zext' 'zext_ln717_1040' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5475 [1/1] (0.00ns)   --->   "%sext_ln42_270 = sext i12 %trunc_ln717_1498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5475 'sext' 'sext_ln42_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5476 [1/1] (0.00ns)   --->   "%sext_ln42_271 = sext i8 %trunc_ln717_1499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5476 'sext' 'sext_ln42_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln42_272 = sext i8 %trunc_ln717_1499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5477 'sext' 'sext_ln42_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5478 [1/1] (0.00ns)   --->   "%sext_ln1171_603 = sext i12 %trunc_ln717_1500"   --->   Operation 5478 'sext' 'sext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5479 [1/1] (0.00ns)   --->   "%sext_ln1171_605 = sext i12 %trunc_ln717_1502"   --->   Operation 5479 'sext' 'sext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5480 [1/1] (0.00ns)   --->   "%sext_ln1171_606 = sext i11 %trunc_ln717_1503"   --->   Operation 5480 'sext' 'sext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5481 [1/1] (0.00ns)   --->   "%sext_ln1171_607 = sext i11 %trunc_ln717_1503"   --->   Operation 5481 'sext' 'sext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5482 [1/1] (0.00ns)   --->   "%sext_ln42_274 = sext i9 %trunc_ln717_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5482 'sext' 'sext_ln42_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln42_275 = sext i9 %trunc_ln717_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5483 'sext' 'sext_ln42_275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5484 [1/1] (0.00ns)   --->   "%zext_ln717_1041 = zext i12 %mult_V_2588"   --->   Operation 5484 'zext' 'zext_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5485 [1/1] (0.00ns)   --->   "%zext_ln42_535 = zext i7 %mult_V_2589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5485 'zext' 'zext_ln42_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5486 [1/1] (0.00ns)   --->   "%sext_ln717_935 = sext i12 %mult_V_2594"   --->   Operation 5486 'sext' 'sext_ln717_935' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5487 [1/1] (0.00ns)   --->   "%zext_ln717_1042 = zext i14 %sext_ln717_935"   --->   Operation 5487 'zext' 'zext_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln717_936 = sext i12 %mult_V_2595"   --->   Operation 5488 'sext' 'sext_ln717_936' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5489 [1/1] (0.00ns)   --->   "%zext_ln717_1043 = zext i14 %sext_ln717_936"   --->   Operation 5489 'zext' 'zext_ln717_1043' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5490 [1/1] (0.00ns)   --->   "%zext_ln717_1044 = zext i14 %sext_ln717_936"   --->   Operation 5490 'zext' 'zext_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln717_937 = sext i13 %trunc_ln717_1507"   --->   Operation 5491 'sext' 'sext_ln717_937' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5492 [1/1] (0.00ns)   --->   "%zext_ln42_538 = zext i10 %mult_V_2604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5492 'zext' 'zext_ln42_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln42_276 = sext i12 %trunc_ln717_1508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5493 'sext' 'sext_ln42_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln717_938 = sext i11 %mult_V_2620"   --->   Operation 5494 'sext' 'sext_ln717_938' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5495 [1/1] (0.00ns)   --->   "%zext_ln717_1045 = zext i14 %sext_ln717_938"   --->   Operation 5495 'zext' 'zext_ln717_1045' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5496 [1/1] (0.00ns)   --->   "%zext_ln717_1046 = zext i11 %mult_V_2623"   --->   Operation 5496 'zext' 'zext_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln1171_608 = sext i12 %trunc_ln717_1510"   --->   Operation 5497 'sext' 'sext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5498 [1/1] (0.00ns)   --->   "%sext_ln1171_609 = sext i12 %trunc_ln717_1510"   --->   Operation 5498 'sext' 'sext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln1171_610 = sext i11 %trunc_ln717_1511"   --->   Operation 5499 'sext' 'sext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln1171_611 = sext i11 %trunc_ln717_1511"   --->   Operation 5500 'sext' 'sext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5501 [1/1] (0.00ns)   --->   "%zext_ln42_540 = zext i7 %mult_V_2628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5501 'zext' 'zext_ln42_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5502 [1/1] (0.00ns)   --->   "%sext_ln717_940 = sext i12 %mult_V_2631"   --->   Operation 5502 'sext' 'sext_ln717_940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5503 [1/1] (0.00ns)   --->   "%zext_ln717_1049 = zext i14 %sext_ln717_940"   --->   Operation 5503 'zext' 'zext_ln717_1049' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5504 [1/1] (0.00ns)   --->   "%zext_ln717_1050 = zext i11 %mult_V_2632"   --->   Operation 5504 'zext' 'zext_ln717_1050' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5505 [1/1] (0.00ns)   --->   "%zext_ln42_542 = zext i11 %mult_V_2632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5505 'zext' 'zext_ln42_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5506 [1/1] (0.00ns)   --->   "%sext_ln717_941 = sext i12 %mult_V_2636"   --->   Operation 5506 'sext' 'sext_ln717_941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5507 [1/1] (0.00ns)   --->   "%zext_ln717_1051 = zext i14 %sext_ln717_941"   --->   Operation 5507 'zext' 'zext_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5508 [1/1] (0.00ns)   --->   "%zext_ln42_543 = zext i10 %mult_V_2639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5508 'zext' 'zext_ln42_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5509 [1/1] (0.00ns)   --->   "%zext_ln717_1052 = zext i12 %mult_V_2641"   --->   Operation 5509 'zext' 'zext_ln717_1052' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln1171_613 = sext i10 %trunc_ln717_1516"   --->   Operation 5510 'sext' 'sext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln1171_614 = sext i10 %trunc_ln717_1516"   --->   Operation 5511 'sext' 'sext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5512 [1/1] (0.00ns)   --->   "%sext_ln1171_615 = sext i11 %trunc_ln717_1517"   --->   Operation 5512 'sext' 'sext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5513 [1/1] (0.00ns)   --->   "%sext_ln1171_616 = sext i8 %trunc_ln717_1518"   --->   Operation 5513 'sext' 'sext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5514 [1/1] (0.00ns)   --->   "%sext_ln1171_617 = sext i8 %trunc_ln717_1518"   --->   Operation 5514 'sext' 'sext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln1171_618 = sext i8 %trunc_ln717_1518"   --->   Operation 5515 'sext' 'sext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5516 [1/1] (0.00ns)   --->   "%sext_ln717_944 = sext i12 %trunc_ln717_1519"   --->   Operation 5516 'sext' 'sext_ln717_944' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5517 [1/1] (0.00ns)   --->   "%zext_ln42_544 = zext i12 %mult_V_2646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5517 'zext' 'zext_ln42_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5518 [1/1] (0.00ns)   --->   "%zext_ln42_545 = zext i9 %mult_V_2648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5518 'zext' 'zext_ln42_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5519 [1/1] (0.00ns)   --->   "%zext_ln42_546 = zext i9 %mult_V_2648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5519 'zext' 'zext_ln42_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5520 [1/1] (0.00ns)   --->   "%sext_ln717_945 = sext i9 %trunc_ln717_1520"   --->   Operation 5520 'sext' 'sext_ln717_945' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln717_946 = sext i9 %trunc_ln717_1520"   --->   Operation 5521 'sext' 'sext_ln717_946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln717_947 = sext i9 %trunc_ln717_1520"   --->   Operation 5522 'sext' 'sext_ln717_947' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln42_278 = sext i12 %trunc_ln717_1522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5523 'sext' 'sext_ln42_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5524 [1/1] (0.00ns)   --->   "%sext_ln717_948 = sext i13 %trunc_ln717_1523"   --->   Operation 5524 'sext' 'sext_ln717_948' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln717_949 = sext i11 %mult_V_2676"   --->   Operation 5525 'sext' 'sext_ln717_949' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5526 [1/1] (0.00ns)   --->   "%zext_ln717_1053 = zext i14 %sext_ln717_949"   --->   Operation 5526 'zext' 'zext_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5527 [1/1] (0.00ns)   --->   "%zext_ln717_1054 = zext i14 %sext_ln717_949"   --->   Operation 5527 'zext' 'zext_ln717_1054' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5528 [1/1] (0.00ns)   --->   "%sext_ln717_950 = sext i12 %trunc_ln717_1525"   --->   Operation 5528 'sext' 'sext_ln717_950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln717_952 = sext i10 %mult_V_2686"   --->   Operation 5529 'sext' 'sext_ln717_952' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5530 [1/1] (0.00ns)   --->   "%zext_ln717_1055 = zext i14 %sext_ln717_952"   --->   Operation 5530 'zext' 'zext_ln717_1055' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5531 [1/1] (0.00ns)   --->   "%zext_ln717_1056 = zext i14 %sext_ln717_952"   --->   Operation 5531 'zext' 'zext_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5532 [1/1] (0.00ns)   --->   "%zext_ln717_1058 = zext i12 %mult_V_2690"   --->   Operation 5532 'zext' 'zext_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln717_954 = sext i11 %trunc_ln717_1527"   --->   Operation 5533 'sext' 'sext_ln717_954' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5534 [1/1] (0.00ns)   --->   "%sext_ln717_955 = sext i11 %trunc_ln717_1527"   --->   Operation 5534 'sext' 'sext_ln717_955' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5535 [1/1] (0.00ns)   --->   "%zext_ln42_547 = zext i9 %mult_V_2692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5535 'zext' 'zext_ln42_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5536 [1/1] (0.00ns)   --->   "%zext_ln42_549 = zext i7 %mult_V_2693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5536 'zext' 'zext_ln42_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5537 [1/1] (0.00ns)   --->   "%zext_ln42_550 = zext i7 %mult_V_2693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5537 'zext' 'zext_ln42_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5538 [1/1] (0.00ns)   --->   "%sext_ln1171_619 = sext i12 %trunc_ln717_1528"   --->   Operation 5538 'sext' 'sext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln42_279 = sext i10 %trunc_ln717_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5539 'sext' 'sext_ln42_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5540 [1/1] (0.00ns)   --->   "%sext_ln42_280 = sext i10 %trunc_ln717_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5540 'sext' 'sext_ln42_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln717_956 = sext i10 %mult_V_2700"   --->   Operation 5541 'sext' 'sext_ln717_956' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5542 [1/1] (0.00ns)   --->   "%zext_ln717_1062 = zext i14 %sext_ln717_956"   --->   Operation 5542 'zext' 'zext_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5543 [1/1] (0.00ns)   --->   "%sext_ln717_957 = sext i12 %mult_V_2704"   --->   Operation 5543 'sext' 'sext_ln717_957' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5544 [1/1] (0.00ns)   --->   "%zext_ln717_1063 = zext i14 %sext_ln717_957"   --->   Operation 5544 'zext' 'zext_ln717_1063' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5545 [1/1] (0.00ns)   --->   "%zext_ln42_551 = zext i11 %mult_V_2708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5545 'zext' 'zext_ln42_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5546 [1/1] (0.00ns)   --->   "%zext_ln42_554 = zext i11 %mult_V_2709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5546 'zext' 'zext_ln42_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln1171_620 = sext i8 %trunc_ln717_1533"   --->   Operation 5547 'sext' 'sext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln42_282 = sext i11 %trunc_ln717_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5548 'sext' 'sext_ln42_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5549 [1/1] (0.00ns)   --->   "%sext_ln42_283 = sext i11 %trunc_ln717_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5549 'sext' 'sext_ln42_283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5550 [1/1] (0.00ns)   --->   "%sext_ln717_960 = sext i12 %trunc_ln717_1535"   --->   Operation 5550 'sext' 'sext_ln717_960' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5551 [1/1] (0.00ns)   --->   "%zext_ln717_1066 = zext i14 %sext_ln717_961"   --->   Operation 5551 'zext' 'zext_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5552 [1/1] (0.00ns)   --->   "%zext_ln42_555 = zext i10 %mult_V_2727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5552 'zext' 'zext_ln42_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5553 [1/1] (0.00ns)   --->   "%sext_ln717_964 = sext i11 %mult_V_2730"   --->   Operation 5553 'sext' 'sext_ln717_964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5554 [1/1] (0.00ns)   --->   "%zext_ln717_1068 = zext i14 %sext_ln717_964"   --->   Operation 5554 'zext' 'zext_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5555 [1/1] (0.00ns)   --->   "%zext_ln717_1069 = zext i14 %sext_ln717_964"   --->   Operation 5555 'zext' 'zext_ln717_1069' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln42_284 = sext i12 %trunc_ln717_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5556 'sext' 'sext_ln42_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln717_965 = sext i12 %mult_V_2740"   --->   Operation 5557 'sext' 'sext_ln717_965' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5558 [1/1] (0.00ns)   --->   "%zext_ln717_1070 = zext i14 %sext_ln717_965"   --->   Operation 5558 'zext' 'zext_ln717_1070' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln1171_621 = sext i9 %trunc_ln717_1542"   --->   Operation 5559 'sext' 'sext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln42_285 = sext i11 %trunc_ln717_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5560 'sext' 'sext_ln42_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5561 [1/1] (0.00ns)   --->   "%sext_ln1171_622 = sext i11 %trunc_ln717_1544"   --->   Operation 5561 'sext' 'sext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln717_966 = sext i13 %trunc_ln717_1545"   --->   Operation 5562 'sext' 'sext_ln717_966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5563 [1/1] (0.00ns)   --->   "%sext_ln717_967 = sext i12 %mult_V_2755"   --->   Operation 5563 'sext' 'sext_ln717_967' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5564 [1/1] (0.00ns)   --->   "%zext_ln717_1074 = zext i14 %sext_ln717_967"   --->   Operation 5564 'zext' 'zext_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5565 [1/1] (0.00ns)   --->   "%zext_ln42_559 = zext i11 %mult_V_2758" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5565 'zext' 'zext_ln42_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5566 [1/1] (0.00ns)   --->   "%zext_ln42_560 = zext i11 %mult_V_2759" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5566 'zext' 'zext_ln42_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5567 [1/1] (0.00ns)   --->   "%sext_ln717_968 = sext i10 %trunc_ln717_1547"   --->   Operation 5567 'sext' 'sext_ln717_968' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5568 [1/1] (0.00ns)   --->   "%zext_ln717_1079 = zext i14 %sext_ln717_968"   --->   Operation 5568 'zext' 'zext_ln717_1079' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln717_970 = sext i10 %trunc_ln717_1548"   --->   Operation 5569 'sext' 'sext_ln717_970' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5570 [1/1] (0.00ns)   --->   "%sext_ln717_971 = sext i10 %trunc_ln717_1548"   --->   Operation 5570 'sext' 'sext_ln717_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln42_286 = sext i12 %trunc_ln717_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5571 'sext' 'sext_ln42_286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln42_287 = sext i11 %trunc_ln717_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5572 'sext' 'sext_ln42_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln717_974 = sext i10 %trunc_ln717_1553"   --->   Operation 5573 'sext' 'sext_ln717_974' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln42_288 = sext i8 %trunc_ln717_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5574 'sext' 'sext_ln42_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5575 [1/1] (0.00ns)   --->   "%zext_ln42_565 = zext i10 %mult_V_2794" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5575 'zext' 'zext_ln42_565' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5576 [1/1] (0.00ns)   --->   "%sext_ln42_290 = sext i11 %trunc_ln717_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5576 'sext' 'sext_ln42_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln42_291 = sext i11 %trunc_ln717_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5577 'sext' 'sext_ln42_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5578 [1/1] (0.00ns)   --->   "%zext_ln717_1085 = zext i12 %mult_V_2801"   --->   Operation 5578 'zext' 'zext_ln717_1085' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln42_292 = sext i9 %trunc_ln717_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5579 'sext' 'sext_ln42_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5580 [1/1] (0.00ns)   --->   "%zext_ln42_567 = zext i9 %mult_V_2820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5580 'zext' 'zext_ln42_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln1171_623 = sext i10 %trunc_ln717_1558"   --->   Operation 5581 'sext' 'sext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln1171_624 = sext i11 %trunc_ln717_1559"   --->   Operation 5582 'sext' 'sext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5583 [1/1] (0.00ns)   --->   "%sext_ln42_293 = sext i12 %trunc_ln717_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5583 'sext' 'sext_ln42_293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5584 [1/1] (0.00ns)   --->   "%zext_ln42_568 = zext i10 %mult_V_2828" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5584 'zext' 'zext_ln42_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5585 [1/1] (0.00ns)   --->   "%sext_ln42_294 = sext i9 %trunc_ln717_1561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5585 'sext' 'sext_ln42_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5586 [1/1] (0.00ns)   --->   "%zext_ln42_569 = zext i12 %mult_V_2834" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5586 'zext' 'zext_ln42_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5587 [1/1] (0.00ns)   --->   "%sext_ln717_978 = sext i11 %trunc_ln717_1562"   --->   Operation 5587 'sext' 'sext_ln717_978' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5588 [1/1] (0.00ns)   --->   "%sext_ln42_295 = sext i13 %trunc_ln717_1565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5588 'sext' 'sext_ln42_295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln717_981 = sext i12 %trunc_ln717_1566"   --->   Operation 5589 'sext' 'sext_ln717_981' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln717_982 = sext i10 %mult_V_2849"   --->   Operation 5590 'sext' 'sext_ln717_982' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5591 [1/1] (0.00ns)   --->   "%zext_ln717_1093 = zext i14 %sext_ln717_982"   --->   Operation 5591 'zext' 'zext_ln717_1093' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5592 [1/1] (0.00ns)   --->   "%sext_ln42_297 = sext i8 %trunc_ln717_1570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5592 'sext' 'sext_ln42_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln717_984 = sext i13 %trunc_ln717_1572"   --->   Operation 5593 'sext' 'sext_ln717_984' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln42_298 = sext i8 %trunc_ln717_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5594 'sext' 'sext_ln42_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5595 [1/1] (0.00ns)   --->   "%sext_ln717_985 = sext i11 %trunc_ln717_1574"   --->   Operation 5595 'sext' 'sext_ln717_985' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5596 [1/1] (0.00ns)   --->   "%zext_ln717_1099 = zext i10 %mult_V_2886"   --->   Operation 5596 'zext' 'zext_ln717_1099' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5597 [1/1] (0.00ns)   --->   "%zext_ln42_573 = zext i10 %mult_V_2886" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5597 'zext' 'zext_ln42_573' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5598 [1/1] (0.00ns)   --->   "%zext_ln42_574 = zext i10 %mult_V_2886" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5598 'zext' 'zext_ln42_574' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5599 [1/1] (0.00ns)   --->   "%zext_ln42_575 = zext i11 %mult_V_2887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5599 'zext' 'zext_ln42_575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5600 [1/1] (0.00ns)   --->   "%sext_ln717_986 = sext i11 %trunc_ln717_1575"   --->   Operation 5600 'sext' 'sext_ln717_986' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5601 [1/1] (0.00ns)   --->   "%sext_ln717_987 = sext i11 %trunc_ln717_1575"   --->   Operation 5601 'sext' 'sext_ln717_987' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5602 [1/1] (0.00ns)   --->   "%zext_ln42_578 = zext i12 %mult_V_2895" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5602 'zext' 'zext_ln42_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5603 [1/1] (0.00ns)   --->   "%zext_ln42_579 = zext i7 %mult_V_2896" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5603 'zext' 'zext_ln42_579' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5604 [1/1] (0.00ns)   --->   "%sext_ln42_300 = sext i12 %trunc_ln717_1577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5604 'sext' 'sext_ln42_300' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln717_989 = sext i12 %trunc_ln717_1578"   --->   Operation 5605 'sext' 'sext_ln717_989' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5606 [1/1] (0.00ns)   --->   "%sext_ln717_990 = sext i12 %trunc_ln717_1578"   --->   Operation 5606 'sext' 'sext_ln717_990' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5607 [1/1] (0.00ns)   --->   "%zext_ln717_1105 = zext i10 %mult_V_2901"   --->   Operation 5607 'zext' 'zext_ln717_1105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5608 [1/1] (0.00ns)   --->   "%sext_ln717_992 = sext i10 %mult_V_2924"   --->   Operation 5608 'sext' 'sext_ln717_992' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5609 [1/1] (0.00ns)   --->   "%zext_ln717_1107 = zext i14 %sext_ln717_992"   --->   Operation 5609 'zext' 'zext_ln717_1107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln42_302 = sext i10 %trunc_ln717_1583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5610 'sext' 'sext_ln42_302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln42_303 = sext i12 %trunc_ln717_1584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5611 'sext' 'sext_ln42_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5612 [1/1] (0.00ns)   --->   "%sext_ln717_994 = sext i11 %trunc_ln717_1585"   --->   Operation 5612 'sext' 'sext_ln717_994' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5613 [1/1] (0.00ns)   --->   "%zext_ln1171_865 = zext i9 %mult_V_2981"   --->   Operation 5613 'zext' 'zext_ln1171_865' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5614 [1/1] (0.00ns)   --->   "%sext_ln42_304 = sext i12 %trunc_ln717_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5614 'sext' 'sext_ln42_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5615 [1/1] (0.00ns)   --->   "%zext_ln42_583 = zext i11 %mult_V_2946" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5615 'zext' 'zext_ln42_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5616 [1/1] (0.00ns)   --->   "%zext_ln42_584 = zext i11 %mult_V_2950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5616 'zext' 'zext_ln42_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5617 [1/1] (0.00ns)   --->   "%sext_ln717_997 = sext i11 %mult_V_2951"   --->   Operation 5617 'sext' 'sext_ln717_997' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5618 [1/1] (0.00ns)   --->   "%zext_ln717_1110 = zext i14 %sext_ln717_997"   --->   Operation 5618 'zext' 'zext_ln717_1110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5619 [1/1] (0.00ns)   --->   "%zext_ln717_1111 = zext i14 %sext_ln717_997"   --->   Operation 5619 'zext' 'zext_ln717_1111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5620 [1/1] (0.00ns)   --->   "%zext_ln1171_870 = zext i10 %mult_V_2960"   --->   Operation 5620 'zext' 'zext_ln1171_870' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln42_305 = sext i12 %trunc_ln717_1592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5621 'sext' 'sext_ln42_305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5622 [1/1] (0.00ns)   --->   "%zext_ln42_585 = zext i10 %mult_V_2960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5622 'zext' 'zext_ln42_585' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5623 [1/1] (0.00ns)   --->   "%zext_ln717_1113 = zext i10 %mult_V_2961"   --->   Operation 5623 'zext' 'zext_ln717_1113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5624 [1/1] (0.00ns)   --->   "%zext_ln717_1114 = zext i10 %mult_V_2961"   --->   Operation 5624 'zext' 'zext_ln717_1114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln717_999 = sext i11 %trunc_ln717_1593"   --->   Operation 5625 'sext' 'sext_ln717_999' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5626 [1/1] (0.00ns)   --->   "%zext_ln717_1115 = zext i12 %mult_V_2964"   --->   Operation 5626 'zext' 'zext_ln717_1115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5627 [1/1] (0.00ns)   --->   "%sext_ln717_1001 = sext i9 %trunc_ln717_1595"   --->   Operation 5627 'sext' 'sext_ln717_1001' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln717_1002 = sext i9 %trunc_ln717_1595"   --->   Operation 5628 'sext' 'sext_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i13 %sub_ln1171_836"   --->   Operation 5629 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5630 [1/1] (1.53ns)   --->   "%sub_ln1171_837 = sub i14 %sext_ln1171_164, i14 %zext_ln1171_870"   --->   Operation 5630 'sub' 'sub_ln1171_837' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5631 [1/1] (0.00ns)   --->   "%trunc_ln717_1596 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_837, i32 1, i32 13"   --->   Operation 5631 'partselect' 'trunc_ln717_1596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5632 [1/1] (0.00ns)   --->   "%sext_ln1171_630 = sext i13 %trunc_ln717_1596"   --->   Operation 5632 'sext' 'sext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln717_1003 = sext i8 %trunc_ln717_1597"   --->   Operation 5633 'sext' 'sext_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5634 [1/1] (0.00ns)   --->   "%sext_ln717_1004 = sext i8 %trunc_ln717_1597"   --->   Operation 5634 'sext' 'sext_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln42_586 = zext i9 %mult_V_2981" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5635 'zext' 'zext_ln42_586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5636 [1/1] (0.00ns)   --->   "%sext_ln717_1005 = sext i12 %trunc_ln717_1599"   --->   Operation 5636 'sext' 'sext_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln42_308 = sext i11 %trunc_ln717_1600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5637 'sext' 'sext_ln42_308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5638 [1/1] (1.53ns)   --->   "%sub_ln1171_840 = sub i14 %sext_ln1171_164, i14 %zext_ln1171_865"   --->   Operation 5638 'sub' 'sub_ln1171_840' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5639 [1/1] (0.00ns)   --->   "%trunc_ln717_1601 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_840, i32 1, i32 13"   --->   Operation 5639 'partselect' 'trunc_ln717_1601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln42_309 = sext i13 %trunc_ln717_1601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5640 'sext' 'sext_ln42_309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5641 [1/1] (0.00ns)   --->   "%sext_ln717_1006 = sext i12 %trunc_ln717_1602"   --->   Operation 5641 'sext' 'sext_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5642 [1/1] (0.00ns)   --->   "%zext_ln717_1118 = zext i14 %sext_ln717_1006"   --->   Operation 5642 'zext' 'zext_ln717_1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5643 [1/1] (0.00ns)   --->   "%zext_ln42_589 = zext i10 %mult_V_3008" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5643 'zext' 'zext_ln42_589' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5644 [1/1] (0.00ns)   --->   "%sext_ln717_1010 = sext i9 %trunc_ln717_1605"   --->   Operation 5644 'sext' 'sext_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln717_1011 = sext i12 %trunc_ln717_1607"   --->   Operation 5645 'sext' 'sext_ln717_1011' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5646 [1/1] (0.00ns)   --->   "%zext_ln717_1123 = zext i14 %sext_ln717_1011"   --->   Operation 5646 'zext' 'zext_ln717_1123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5647 [1/1] (0.00ns)   --->   "%sext_ln717_1012 = sext i12 %mult_V_3018"   --->   Operation 5647 'sext' 'sext_ln717_1012' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5648 [1/1] (0.00ns)   --->   "%zext_ln717_1124 = zext i14 %sext_ln717_1012"   --->   Operation 5648 'zext' 'zext_ln717_1124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln1171_632 = sext i11 %trunc_ln717_1609"   --->   Operation 5649 'sext' 'sext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5650 [1/1] (0.00ns)   --->   "%sext_ln1171_633 = sext i11 %trunc_ln717_1609"   --->   Operation 5650 'sext' 'sext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5651 [1/1] (0.00ns)   --->   "%sext_ln1171_634 = sext i10 %trunc_ln717_1610"   --->   Operation 5651 'sext' 'sext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln1171_635 = sext i10 %trunc_ln717_1610"   --->   Operation 5652 'sext' 'sext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln1171_637 = sext i11 %trunc_ln717_1612"   --->   Operation 5653 'sext' 'sext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5654 [1/1] (0.00ns)   --->   "%sext_ln1171_638 = sext i11 %trunc_ln717_1612"   --->   Operation 5654 'sext' 'sext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5655 [1/1] (0.00ns)   --->   "%sext_ln1171_639 = sext i12 %trunc_ln717_1613"   --->   Operation 5655 'sext' 'sext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln717_1013 = sext i10 %trunc_ln717_1616"   --->   Operation 5656 'sext' 'sext_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5657 [1/1] (0.00ns)   --->   "%sext_ln717_1014 = sext i10 %trunc_ln717_1616"   --->   Operation 5657 'sext' 'sext_ln717_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5658 [1/1] (0.00ns)   --->   "%zext_ln717_1127 = zext i11 %mult_V_3040"   --->   Operation 5658 'zext' 'zext_ln717_1127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln717_1015 = sext i12 %trunc_ln717_1618"   --->   Operation 5659 'sext' 'sext_ln717_1015' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln717_1016 = sext i11 %mult_V_3069"   --->   Operation 5660 'sext' 'sext_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5661 [1/1] (0.00ns)   --->   "%zext_ln717_1128 = zext i14 %sext_ln717_1016"   --->   Operation 5661 'zext' 'zext_ln717_1128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5662 [1/1] (0.00ns)   --->   "%zext_ln42_593 = zext i11 %mult_V_3071" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5662 'zext' 'zext_ln42_593' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5663 [1/1] (0.00ns)   --->   "%zext_ln1171_887 = zext i8 %p_read_202"   --->   Operation 5663 'zext' 'zext_ln1171_887' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5664 [1/1] (0.00ns)   --->   "%zext_ln717_1129 = zext i11 %mult_V_3072"   --->   Operation 5664 'zext' 'zext_ln717_1129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5665 [1/1] (0.00ns)   --->   "%zext_ln42_594 = zext i11 %mult_V_3072" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5665 'zext' 'zext_ln42_594' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5666 [1/1] (0.00ns)   --->   "%sext_ln42_314 = sext i11 %trunc_ln717_1620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5666 'sext' 'sext_ln42_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5667 [1/1] (0.00ns)   --->   "%sext_ln42_315 = sext i11 %trunc_ln717_1620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5667 'sext' 'sext_ln42_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5668 [1/1] (0.00ns)   --->   "%zext_ln42_595 = zext i10 %mult_V_3076" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5668 'zext' 'zext_ln42_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5669 [1/1] (1.54ns)   --->   "%add_ln717_304 = add i13 %zext_ln717_1130, i13 %zext_ln1171_888"   --->   Operation 5669 'add' 'add_ln717_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5670 [1/1] (0.00ns)   --->   "%mult_V_3078 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_304, i32 1, i32 12"   --->   Operation 5670 'partselect' 'mult_V_3078' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5671 [1/1] (0.00ns)   --->   "%zext_ln42_596 = zext i12 %mult_V_3078" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5671 'zext' 'zext_ln42_596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5672 [1/1] (0.00ns)   --->   "%sext_ln1171_641 = sext i9 %trunc_ln717_1621"   --->   Operation 5672 'sext' 'sext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5673 [1/1] (0.00ns)   --->   "%sext_ln1171_643 = sext i9 %trunc_ln717_1621"   --->   Operation 5673 'sext' 'sext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5674 [1/1] (0.00ns)   --->   "%sext_ln717_1017 = sext i11 %trunc_ln717_1622"   --->   Operation 5674 'sext' 'sext_ln717_1017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5675 [1/1] (0.00ns)   --->   "%sext_ln717_1019 = sext i12 %mult_V_3084"   --->   Operation 5675 'sext' 'sext_ln717_1019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5676 [1/1] (0.00ns)   --->   "%zext_ln717_1131 = zext i14 %sext_ln717_1019"   --->   Operation 5676 'zext' 'zext_ln717_1131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5677 [1/1] (0.00ns)   --->   "%sext_ln717_1020 = sext i10 %trunc_ln717_1624"   --->   Operation 5677 'sext' 'sext_ln717_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln717_1021 = sext i10 %trunc_ln717_1624"   --->   Operation 5678 'sext' 'sext_ln717_1021' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5679 [1/1] (0.00ns)   --->   "%sext_ln717_1023 = sext i12 %mult_V_3090"   --->   Operation 5679 'sext' 'sext_ln717_1023' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5680 [1/1] (0.00ns)   --->   "%zext_ln717_1134 = zext i14 %sext_ln717_1023"   --->   Operation 5680 'zext' 'zext_ln717_1134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5681 [1/1] (0.00ns)   --->   "%sext_ln1171_644 = sext i10 %trunc_ln717_1628"   --->   Operation 5681 'sext' 'sext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln1171_645 = sext i10 %trunc_ln717_1628"   --->   Operation 5682 'sext' 'sext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5683 [1/1] (1.54ns)   --->   "%sub_ln1171_853 = sub i13 %zext_ln1171_888, i13 %zext_ln717_1130"   --->   Operation 5683 'sub' 'sub_ln1171_853' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5684 [1/1] (0.00ns)   --->   "%trunc_ln717_1629 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_853, i32 1, i32 12"   --->   Operation 5684 'partselect' 'trunc_ln717_1629' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5685 [1/1] (0.00ns)   --->   "%sext_ln42_316 = sext i12 %trunc_ln717_1629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5685 'sext' 'sext_ln42_316' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln42_317 = sext i12 %trunc_ln717_1630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5686 'sext' 'sext_ln42_317' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5687 [1/1] (0.00ns)   --->   "%zext_ln42_599 = zext i10 %mult_V_3116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5687 'zext' 'zext_ln42_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5688 [1/1] (0.00ns)   --->   "%sext_ln42_318 = sext i8 %trunc_ln717_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5688 'sext' 'sext_ln42_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln42_319 = sext i11 %trunc_ln717_1632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5689 'sext' 'sext_ln42_319' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln717_1026 = sext i12 %trunc_ln717_1633"   --->   Operation 5690 'sext' 'sext_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln717_1027 = sext i10 %mult_V_3131"   --->   Operation 5691 'sext' 'sext_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5692 [1/1] (0.00ns)   --->   "%zext_ln717_1137 = zext i14 %sext_ln717_1027"   --->   Operation 5692 'zext' 'zext_ln717_1137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5693 [1/1] (1.54ns)   --->   "%sub_ln1171_1013 = sub i13 %zext_ln1171_884, i13 %zext_ln717_1130"   --->   Operation 5693 'sub' 'sub_ln1171_1013' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5694 [1/1] (0.00ns)   --->   "%trunc_ln717_1635 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1013, i32 1, i32 12"   --->   Operation 5694 'partselect' 'trunc_ln717_1635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5695 [1/1] (0.00ns)   --->   "%sext_ln42_320 = sext i12 %trunc_ln717_1635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5695 'sext' 'sext_ln42_320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5696 [1/1] (0.00ns)   --->   "%sext_ln717_1028 = sext i11 %trunc_ln717_1636"   --->   Operation 5696 'sext' 'sext_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5697 [1/1] (0.00ns)   --->   "%zext_ln717_1138 = zext i7 %mult_V_3139"   --->   Operation 5697 'zext' 'zext_ln717_1138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5698 [1/1] (0.00ns)   --->   "%zext_ln42_604 = zext i7 %mult_V_3139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5698 'zext' 'zext_ln42_604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5699 [1/1] (0.00ns)   --->   "%zext_ln42_606 = zext i10 %mult_V_3140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5699 'zext' 'zext_ln42_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5700 [1/1] (0.00ns)   --->   "%sext_ln717_1029 = sext i12 %trunc_ln717_1637"   --->   Operation 5700 'sext' 'sext_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln717_1032 = sext i11 %mult_V_3146"   --->   Operation 5701 'sext' 'sext_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln717_1143 = zext i14 %sext_ln717_1032"   --->   Operation 5702 'zext' 'zext_ln717_1143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5703 [1/1] (0.00ns)   --->   "%sext_ln717_1033 = sext i12 %trunc_ln717_1641"   --->   Operation 5703 'sext' 'sext_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5704 [1/1] (0.00ns)   --->   "%zext_ln42_607 = zext i11 %mult_V_3148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5704 'zext' 'zext_ln42_607' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5705 [1/1] (0.00ns)   --->   "%zext_ln717_1144 = zext i12 %mult_V_3150"   --->   Operation 5705 'zext' 'zext_ln717_1144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5706 [1/1] (0.00ns)   --->   "%sext_ln1171_648 = sext i10 %trunc_ln717_1643"   --->   Operation 5706 'sext' 'sext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5707 [1/1] (0.00ns)   --->   "%sext_ln1171_649 = sext i9 %trunc_ln717_1644"   --->   Operation 5707 'sext' 'sext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5708 [1/1] (0.00ns)   --->   "%sext_ln1171_650 = sext i9 %trunc_ln717_1644"   --->   Operation 5708 'sext' 'sext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5709 [1/1] (0.00ns)   --->   "%sext_ln717_1035 = sext i11 %trunc_ln717_1645"   --->   Operation 5709 'sext' 'sext_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5710 [1/1] (0.00ns)   --->   "%sext_ln717_1036 = sext i11 %trunc_ln717_1645"   --->   Operation 5710 'sext' 'sext_ln717_1036' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5711 [1/1] (0.00ns)   --->   "%sext_ln42_321 = sext i12 %trunc_ln717_1647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5711 'sext' 'sext_ln42_321' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5712 [1/1] (0.00ns)   --->   "%sext_ln42_322 = sext i12 %trunc_ln717_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5712 'sext' 'sext_ln42_322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5713 [1/1] (0.00ns)   --->   "%sext_ln42_323 = sext i12 %trunc_ln717_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5713 'sext' 'sext_ln42_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5714 [1/1] (0.00ns)   --->   "%zext_ln717_1147 = zext i11 %mult_V_3180"   --->   Operation 5714 'zext' 'zext_ln717_1147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5715 [1/1] (0.00ns)   --->   "%zext_ln1171_897 = zext i8 %p_read_200"   --->   Operation 5715 'zext' 'zext_ln1171_897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5716 [1/1] (0.00ns)   --->   "%zext_ln42_610 = zext i10 %mult_V_3200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5716 'zext' 'zext_ln42_610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln1171_651 = sext i12 %trunc_ln717_1651"   --->   Operation 5717 'sext' 'sext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln717_1042 = sext i10 %trunc_ln717_1653"   --->   Operation 5718 'sext' 'sext_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5719 [1/1] (0.00ns)   --->   "%sext_ln717_1043 = sext i10 %trunc_ln717_1653"   --->   Operation 5719 'sext' 'sext_ln717_1043' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5720 [1/1] (0.00ns)   --->   "%zext_ln717_1152 = zext i10 %mult_V_3204"   --->   Operation 5720 'zext' 'zext_ln717_1152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5721 [1/1] (0.00ns)   --->   "%zext_ln42_611 = zext i10 %mult_V_3204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5721 'zext' 'zext_ln42_611' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5722 [1/1] (0.00ns)   --->   "%zext_ln42_612 = zext i10 %mult_V_3204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5722 'zext' 'zext_ln42_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5723 [1/1] (0.00ns)   --->   "%sext_ln717_1044 = sext i11 %mult_V_3205"   --->   Operation 5723 'sext' 'sext_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5724 [1/1] (0.00ns)   --->   "%zext_ln717_1155 = zext i14 %sext_ln717_1044"   --->   Operation 5724 'zext' 'zext_ln717_1155' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5725 [1/1] (0.00ns)   --->   "%sext_ln717_1045 = sext i12 %mult_V_3206"   --->   Operation 5725 'sext' 'sext_ln717_1045' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5726 [1/1] (0.00ns)   --->   "%zext_ln717_1157 = zext i14 %sext_ln717_1045"   --->   Operation 5726 'zext' 'zext_ln717_1157' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5727 [1/1] (0.00ns)   --->   "%sext_ln42_324 = sext i11 %trunc_ln717_1657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5727 'sext' 'sext_ln42_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5728 [1/1] (0.00ns)   --->   "%sext_ln42_325 = sext i11 %trunc_ln717_1657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5728 'sext' 'sext_ln42_325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln42_326 = sext i11 %trunc_ln717_1658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5729 'sext' 'sext_ln42_326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln1171_653 = sext i12 %trunc_ln717_1659"   --->   Operation 5730 'sext' 'sext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5731 [1/1] (0.00ns)   --->   "%sext_ln717_1047 = sext i11 %trunc_ln717_1660"   --->   Operation 5731 'sext' 'sext_ln717_1047' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5732 [1/1] (0.00ns)   --->   "%zext_ln42_614 = zext i7 %mult_V_3221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5732 'zext' 'zext_ln42_614' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5733 [1/1] (0.00ns)   --->   "%sext_ln1171_654 = sext i10 %trunc_ln717_1662"   --->   Operation 5733 'sext' 'sext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5734 [1/1] (0.00ns)   --->   "%sext_ln1171_656 = sext i10 %trunc_ln717_1662"   --->   Operation 5734 'sext' 'sext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5735 [1/1] (0.00ns)   --->   "%sext_ln717_1049 = sext i9 %trunc_ln717_1663"   --->   Operation 5735 'sext' 'sext_ln717_1049' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5736 [1/1] (0.00ns)   --->   "%sext_ln717_1050 = sext i12 %mult_V_3226"   --->   Operation 5736 'sext' 'sext_ln717_1050' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5737 [1/1] (0.00ns)   --->   "%zext_ln717_1161 = zext i14 %sext_ln717_1050"   --->   Operation 5737 'zext' 'zext_ln717_1161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5738 [1/1] (0.00ns)   --->   "%sext_ln42_328 = sext i11 %trunc_ln717_1665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5738 'sext' 'sext_ln42_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5739 [1/1] (0.00ns)   --->   "%sext_ln42_329 = sext i11 %trunc_ln717_1665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5739 'sext' 'sext_ln42_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5740 [1/1] (1.30ns)   --->   "%sub_ln1171_874 = sub i9 0, i9 %zext_ln1171_897"   --->   Operation 5740 'sub' 'sub_ln1171_874' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5741 [1/1] (0.00ns)   --->   "%trunc_ln717_1666 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_874, i32 1, i32 8"   --->   Operation 5741 'partselect' 'trunc_ln717_1666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5742 [1/1] (0.00ns)   --->   "%sext_ln42_331 = sext i8 %trunc_ln717_1666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5742 'sext' 'sext_ln42_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5743 [1/1] (0.00ns)   --->   "%sext_ln42_333 = sext i13 %trunc_ln717_1668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5743 'sext' 'sext_ln42_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5744 [1/1] (0.00ns)   --->   "%sext_ln717_1055 = sext i11 %trunc_ln717_1672"   --->   Operation 5744 'sext' 'sext_ln717_1055' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5745 [1/1] (0.00ns)   --->   "%sext_ln717_1056 = sext i11 %trunc_ln717_1672"   --->   Operation 5745 'sext' 'sext_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5746 [1/1] (0.00ns)   --->   "%sext_ln717_1058 = sext i10 %trunc_ln717_1673"   --->   Operation 5746 'sext' 'sext_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5747 [1/1] (0.00ns)   --->   "%zext_ln717_1170 = zext i11 %mult_V_3272"   --->   Operation 5747 'zext' 'zext_ln717_1170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5748 [1/1] (0.00ns)   --->   "%sext_ln717_1059 = sext i10 %mult_V_3273"   --->   Operation 5748 'sext' 'sext_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5749 [1/1] (0.00ns)   --->   "%zext_ln717_1171 = zext i14 %sext_ln717_1059"   --->   Operation 5749 'zext' 'zext_ln717_1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5750 [1/1] (0.00ns)   --->   "%zext_ln717_1173 = zext i14 %sext_ln717_1060"   --->   Operation 5750 'zext' 'zext_ln717_1173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5751 [1/1] (0.00ns)   --->   "%sext_ln717_1061 = sext i11 %mult_V_3275"   --->   Operation 5751 'sext' 'sext_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5752 [1/1] (0.00ns)   --->   "%zext_ln717_1175 = zext i14 %sext_ln717_1061"   --->   Operation 5752 'zext' 'zext_ln717_1175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5753 [1/1] (0.00ns)   --->   "%sext_ln1171_658 = sext i10 %trunc_ln717_1677"   --->   Operation 5753 'sext' 'sext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5754 [1/1] (0.00ns)   --->   "%sext_ln717_1063 = sext i11 %trunc_ln717_1678"   --->   Operation 5754 'sext' 'sext_ln717_1063' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5755 [1/1] (0.00ns)   --->   "%sext_ln717_1064 = sext i11 %trunc_ln717_1678"   --->   Operation 5755 'sext' 'sext_ln717_1064' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5756 [1/1] (0.00ns)   --->   "%zext_ln42_618 = zext i11 %mult_V_3282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5756 'zext' 'zext_ln42_618' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5757 [1/1] (0.00ns)   --->   "%zext_ln717_1177 = zext i11 %mult_V_3284"   --->   Operation 5757 'zext' 'zext_ln717_1177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5758 [1/1] (0.00ns)   --->   "%sext_ln717_1065 = sext i11 %mult_V_3289"   --->   Operation 5758 'sext' 'sext_ln717_1065' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5759 [1/1] (0.00ns)   --->   "%zext_ln717_1178 = zext i14 %sext_ln717_1065"   --->   Operation 5759 'zext' 'zext_ln717_1178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5760 [1/1] (0.00ns)   --->   "%sext_ln42_334 = sext i8 %trunc_ln717_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5760 'sext' 'sext_ln42_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln42_336 = sext i8 %trunc_ln717_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5761 'sext' 'sext_ln42_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5762 [1/1] (0.00ns)   --->   "%sext_ln42_338 = sext i12 %trunc_ln717_1682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5762 'sext' 'sext_ln42_338' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5763 [1/1] (0.00ns)   --->   "%sext_ln717_1066 = sext i9 %trunc_ln717_1683"   --->   Operation 5763 'sext' 'sext_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5764 [1/1] (0.00ns)   --->   "%sext_ln1171_660 = sext i8 %trunc_ln717_1684"   --->   Operation 5764 'sext' 'sext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5765 [1/1] (0.00ns)   --->   "%sext_ln1171_661 = sext i8 %trunc_ln717_1684"   --->   Operation 5765 'sext' 'sext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln1171_662 = sext i8 %trunc_ln717_1684"   --->   Operation 5766 'sext' 'sext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5767 [1/1] (0.00ns)   --->   "%sext_ln1171_663 = sext i8 %trunc_ln717_1684"   --->   Operation 5767 'sext' 'sext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5768 [1/1] (0.00ns)   --->   "%zext_ln42_623 = zext i7 %mult_V_3334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5768 'zext' 'zext_ln42_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5769 [1/1] (0.00ns)   --->   "%zext_ln42_624 = zext i7 %mult_V_3334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5769 'zext' 'zext_ln42_624' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5770 [1/1] (0.00ns)   --->   "%zext_ln717_1181 = zext i11 %mult_V_3336"   --->   Operation 5770 'zext' 'zext_ln717_1181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5771 [1/1] (0.00ns)   --->   "%zext_ln42_626 = zext i11 %mult_V_3336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5771 'zext' 'zext_ln42_626' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5772 [1/1] (0.00ns)   --->   "%sext_ln1171_664 = sext i12 %trunc_ln717_1687"   --->   Operation 5772 'sext' 'sext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5773 [1/1] (0.00ns)   --->   "%sext_ln717_1069 = sext i11 %mult_V_3341"   --->   Operation 5773 'sext' 'sext_ln717_1069' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5774 [1/1] (0.00ns)   --->   "%zext_ln717_1182 = zext i14 %sext_ln717_1069"   --->   Operation 5774 'zext' 'zext_ln717_1182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5775 [1/1] (0.00ns)   --->   "%zext_ln717_1183 = zext i14 %sext_ln717_1069"   --->   Operation 5775 'zext' 'zext_ln717_1183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5776 [1/1] (0.00ns)   --->   "%sext_ln1171_665 = sext i10 %trunc_ln717_1690"   --->   Operation 5776 'sext' 'sext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5777 [1/1] (0.00ns)   --->   "%sext_ln1171_666 = sext i10 %trunc_ln717_1690"   --->   Operation 5777 'sext' 'sext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5778 [1/1] (0.00ns)   --->   "%sext_ln717_1072 = sext i10 %mult_V_3349"   --->   Operation 5778 'sext' 'sext_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5779 [1/1] (0.00ns)   --->   "%zext_ln717_1184 = zext i14 %sext_ln717_1072"   --->   Operation 5779 'zext' 'zext_ln717_1184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5780 [1/1] (0.00ns)   --->   "%zext_ln717_1185 = zext i14 %sext_ln717_1072"   --->   Operation 5780 'zext' 'zext_ln717_1185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln42_341 = sext i11 %trunc_ln717_1696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5781 'sext' 'sext_ln42_341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5782 [1/1] (0.00ns)   --->   "%sext_ln42_342 = sext i11 %trunc_ln717_1696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5782 'sext' 'sext_ln42_342' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5783 [1/1] (0.00ns)   --->   "%zext_ln717_1189 = zext i11 %mult_V_3372"   --->   Operation 5783 'zext' 'zext_ln717_1189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5784 [1/1] (0.00ns)   --->   "%sext_ln1171_667 = sext i11 %trunc_ln717_1699"   --->   Operation 5784 'sext' 'sext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5785 [1/1] (0.00ns)   --->   "%sext_ln717_1077 = sext i12 %trunc_ln717_1700"   --->   Operation 5785 'sext' 'sext_ln717_1077' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5786 [1/1] (0.00ns)   --->   "%sext_ln1171_668 = sext i12 %trunc_ln717_1700"   --->   Operation 5786 'sext' 'sext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5787 [1/1] (0.00ns)   --->   "%sext_ln717_1078 = sext i11 %trunc_ln717_1701"   --->   Operation 5787 'sext' 'sext_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5788 [1/1] (0.00ns)   --->   "%sext_ln1171_669 = sext i11 %trunc_ln717_1701"   --->   Operation 5788 'sext' 'sext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5789 [1/1] (0.00ns)   --->   "%zext_ln42_628 = zext i10 %mult_V_3395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5789 'zext' 'zext_ln42_628' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5790 [1/1] (0.00ns)   --->   "%sext_ln717_1080 = sext i11 %trunc_ln717_1703"   --->   Operation 5790 'sext' 'sext_ln717_1080' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5791 [1/1] (0.00ns)   --->   "%zext_ln42_630 = zext i12 %mult_V_3398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5791 'zext' 'zext_ln42_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5792 [1/1] (0.00ns)   --->   "%zext_ln42_631 = zext i11 %mult_V_3401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5792 'zext' 'zext_ln42_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5793 [1/1] (0.00ns)   --->   "%sext_ln42_345 = sext i12 %trunc_ln717_1704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5793 'sext' 'sext_ln42_345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5794 [1/1] (0.00ns)   --->   "%sext_ln717_1083 = sext i10 %trunc_ln717_1705"   --->   Operation 5794 'sext' 'sext_ln717_1083' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln42_346 = sext i10 %trunc_ln717_1707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5795 'sext' 'sext_ln42_346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5796 [1/1] (0.00ns)   --->   "%zext_ln42_635 = zext i11 %mult_V_3413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5796 'zext' 'zext_ln42_635' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5797 [1/1] (0.00ns)   --->   "%zext_ln717_1199 = zext i14 %sext_ln717_1085"   --->   Operation 5797 'zext' 'zext_ln717_1199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5798 [1/1] (0.00ns)   --->   "%sext_ln42_348 = sext i11 %trunc_ln717_1709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5798 'sext' 'sext_ln42_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln42_349 = sext i11 %trunc_ln717_1709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5799 'sext' 'sext_ln42_349' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln717_1086 = sext i8 %trunc_ln717_1711"   --->   Operation 5800 'sext' 'sext_ln717_1086' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln717_1089 = sext i9 %trunc_ln717_1714"   --->   Operation 5801 'sext' 'sext_ln717_1089' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5802 [1/1] (0.00ns)   --->   "%sext_ln42_350 = sext i9 %trunc_ln717_1714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5802 'sext' 'sext_ln42_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln717_1090 = sext i12 %mult_V_3445"   --->   Operation 5803 'sext' 'sext_ln717_1090' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5804 [1/1] (0.00ns)   --->   "%zext_ln717_1201 = zext i14 %sext_ln717_1090"   --->   Operation 5804 'zext' 'zext_ln717_1201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5805 [1/1] (0.00ns)   --->   "%zext_ln717_1207 = zext i7 %mult_V_3456"   --->   Operation 5805 'zext' 'zext_ln717_1207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln1171_671 = sext i10 %trunc_ln717_1718"   --->   Operation 5806 'sext' 'sext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln1171_672 = sext i10 %trunc_ln717_1718"   --->   Operation 5807 'sext' 'sext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln717_1096 = sext i11 %trunc_ln717_1720"   --->   Operation 5808 'sext' 'sext_ln717_1096' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5809 [1/1] (0.00ns)   --->   "%zext_ln717_1211 = zext i12 %mult_V_3468"   --->   Operation 5809 'zext' 'zext_ln717_1211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5810 [1/1] (0.00ns)   --->   "%sext_ln717_1097 = sext i11 %trunc_ln717_1721"   --->   Operation 5810 'sext' 'sext_ln717_1097' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5811 [1/1] (0.00ns)   --->   "%sext_ln42_351 = sext i11 %trunc_ln717_1721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5811 'sext' 'sext_ln42_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5812 [1/1] (0.00ns)   --->   "%sext_ln1171_674 = sext i9 %trunc_ln717_1722"   --->   Operation 5812 'sext' 'sext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln1171_675 = sext i9 %trunc_ln717_1722"   --->   Operation 5813 'sext' 'sext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5814 [1/1] (0.00ns)   --->   "%sext_ln1171_676 = sext i12 %trunc_ln717_1723"   --->   Operation 5814 'sext' 'sext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5815 [1/1] (0.00ns)   --->   "%zext_ln717_1213 = zext i14 %sext_ln717_1099"   --->   Operation 5815 'zext' 'zext_ln717_1213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln42_353 = sext i10 %trunc_ln717_1727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5816 'sext' 'sext_ln42_353' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln717_1100 = sext i12 %trunc_ln717_1728"   --->   Operation 5817 'sext' 'sext_ln717_1100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5818 [1/1] (0.00ns)   --->   "%zext_ln717_1215 = zext i14 %sext_ln717_1100"   --->   Operation 5818 'zext' 'zext_ln717_1215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5819 [1/1] (0.00ns)   --->   "%zext_ln717_1217 = zext i12 %mult_V_3500"   --->   Operation 5819 'zext' 'zext_ln717_1217' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5820 [1/1] (0.00ns)   --->   "%sext_ln717_1101 = sext i13 %trunc_ln717_1729"   --->   Operation 5820 'sext' 'sext_ln717_1101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5821 [1/1] (0.00ns)   --->   "%sext_ln717_1103 = sext i10 %mult_V_3524"   --->   Operation 5821 'sext' 'sext_ln717_1103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5822 [1/1] (0.00ns)   --->   "%zext_ln717_1222 = zext i14 %sext_ln717_1103"   --->   Operation 5822 'zext' 'zext_ln717_1222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5823 [1/1] (0.00ns)   --->   "%zext_ln717_1223 = zext i14 %sext_ln717_1103"   --->   Operation 5823 'zext' 'zext_ln717_1223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5824 [1/1] (1.54ns)   --->   "%sub_ln1171_912 = sub i13 0, i13 %zext_ln717_1218"   --->   Operation 5824 'sub' 'sub_ln1171_912' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5825 [1/1] (0.00ns)   --->   "%trunc_ln717_1732 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_912, i32 1, i32 12"   --->   Operation 5825 'partselect' 'trunc_ln717_1732' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5826 [1/1] (0.00ns)   --->   "%zext_ln717_1227 = zext i14 %sext_ln717_1105"   --->   Operation 5826 'zext' 'zext_ln717_1227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5827 [1/1] (0.00ns)   --->   "%zext_ln717_1229 = zext i11 %mult_V_3528"   --->   Operation 5827 'zext' 'zext_ln717_1229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln717_1107 = sext i11 %trunc_ln717_1735"   --->   Operation 5828 'sext' 'sext_ln717_1107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5829 [1/1] (0.00ns)   --->   "%sext_ln1171_677 = sext i11 %trunc_ln717_1735"   --->   Operation 5829 'sext' 'sext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5830 [1/1] (0.00ns)   --->   "%sext_ln1171_678 = sext i11 %trunc_ln717_1735"   --->   Operation 5830 'sext' 'sext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5831 [1/1] (0.00ns)   --->   "%sext_ln717_1110 = sext i11 %trunc_ln717_1736"   --->   Operation 5831 'sext' 'sext_ln717_1110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5832 [1/1] (1.54ns)   --->   "%sub_ln1171_1026 = sub i13 %zext_ln1171_935, i13 %zext_ln717_1218"   --->   Operation 5832 'sub' 'sub_ln1171_1026' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5833 [1/1] (0.00ns)   --->   "%trunc_ln717_1740 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1026, i32 1, i32 12"   --->   Operation 5833 'partselect' 'trunc_ln717_1740' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5834 [1/1] (0.00ns)   --->   "%sext_ln1171_680 = sext i12 %trunc_ln717_1740"   --->   Operation 5834 'sext' 'sext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5835 [1/1] (0.00ns)   --->   "%sext_ln1171_681 = sext i12 %trunc_ln717_1740"   --->   Operation 5835 'sext' 'sext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5836 [1/1] (0.00ns)   --->   "%zext_ln717_1232 = zext i7 %mult_V_3546"   --->   Operation 5836 'zext' 'zext_ln717_1232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5837 [1/1] (0.00ns)   --->   "%zext_ln42_645 = zext i7 %mult_V_3546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5837 'zext' 'zext_ln42_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5838 [1/1] (0.00ns)   --->   "%sext_ln42_356 = sext i12 %trunc_ln717_1743" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5838 'sext' 'sext_ln42_356' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5839 [1/1] (1.48ns)   --->   "%add_ln712 = add i12 %sext_ln1171_360, i12 192"   --->   Operation 5839 'add' 'add_ln712' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5840 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln717_597"   --->   Operation 5840 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5841 [1/1] (0.00ns)   --->   "%zext_ln712_387 = zext i9 %or_ln"   --->   Operation 5841 'zext' 'zext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1474 = add i13 %sext_ln42_135, i13 %sext_ln717_705"   --->   Operation 5842 'add' 'add_ln712_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5843 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1475 = add i13 %add_ln712_1474, i13 %sext_ln717_513"   --->   Operation 5843 'add' 'add_ln712_1475' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5844 [1/1] (1.48ns)   --->   "%add_ln712_1476 = add i12 %sext_ln1171_487, i12 %sext_ln42_196"   --->   Operation 5844 'add' 'add_ln712_1476' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5845 [1/1] (1.54ns)   --->   "%add_ln712_1477 = add i13 %sext_ln717_768, i13 %sext_ln42_209"   --->   Operation 5845 'add' 'add_ln712_1477' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5846 [1/1] (1.54ns)   --->   "%add_ln712_1480 = add i13 %sext_ln42_239, i13 %sext_ln717_899"   --->   Operation 5846 'add' 'add_ln712_1480' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln712_426 = sext i13 %add_ln712_1480"   --->   Operation 5847 'sext' 'sext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5848 [1/1] (1.54ns)   --->   "%add_ln712_1481 = add i13 %sext_ln1171_621, i13 %sext_ln42_303"   --->   Operation 5848 'add' 'add_ln712_1481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5849 [1/1] (0.00ns)   --->   "%sext_ln712_427 = sext i13 %add_ln712_1481"   --->   Operation 5849 'sext' 'sext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5850 [1/1] (1.53ns)   --->   "%add_ln712_1482 = add i14 %sext_ln712_427, i14 %sext_ln712_426"   --->   Operation 5850 'add' 'add_ln712_1482' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5851 [1/1] (1.48ns)   --->   "%add_ln712_1483 = add i12 %sext_ln717_999, i12 %sext_ln42_329"   --->   Operation 5851 'add' 'add_ln712_1483' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln712_429 = sext i12 %add_ln712_1483"   --->   Operation 5852 'sext' 'sext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5853 [1/1] (0.00ns)   --->   "%zext_ln712_388 = zext i11 %add_ln712_1484"   --->   Operation 5853 'zext' 'zext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5854 [1/1] (1.54ns)   --->   "%add_ln712_1485 = add i13 %zext_ln712_388, i13 %sext_ln712_429"   --->   Operation 5854 'add' 'add_ln712_1485' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1488 = add i15 %zext_ln717_670, i15 %zext_ln42_338"   --->   Operation 5855 'add' 'add_ln712_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5856 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1489 = add i15 %add_ln712_1488, i15 %zext_ln42_303"   --->   Operation 5856 'add' 'add_ln712_1489' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1490 = add i15 %zext_ln717_722, i15 %zext_ln42_346"   --->   Operation 5857 'add' 'add_ln712_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5858 [1/1] (0.00ns)   --->   "%zext_ln712_390 = zext i12 %add_ln712_1491"   --->   Operation 5858 'zext' 'zext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5859 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1492 = add i15 %zext_ln712_390, i15 %add_ln712_1490"   --->   Operation 5859 'add' 'add_ln712_1492' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5860 [1/1] (0.00ns)   --->   "%zext_ln712_392 = zext i12 %add_ln712_1494"   --->   Operation 5860 'zext' 'zext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1495 = add i15 %zext_ln717_981, i15 %zext_ln42_530"   --->   Operation 5861 'add' 'add_ln712_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5862 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1496 = add i15 %add_ln712_1495, i15 %zext_ln712_392"   --->   Operation 5862 'add' 'add_ln712_1496' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1497 = add i15 %zext_ln717_1053, i15 %zext_ln42_589"   --->   Operation 5863 'add' 'add_ln712_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5864 [1/1] (0.00ns)   --->   "%zext_ln712_394 = zext i9 %add_ln712_1498"   --->   Operation 5864 'zext' 'zext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5865 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1499 = add i15 %zext_ln712_394, i15 %add_ln712_1497"   --->   Operation 5865 'add' 'add_ln712_1499' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5866 [1/1] (1.54ns)   --->   "%add_ln712_1504 = add i13 %sext_ln717_575, i13 %sext_ln42_146"   --->   Operation 5866 'add' 'add_ln712_1504' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5867 [1/1] (1.54ns)   --->   "%add_ln712_1506 = add i13 %sext_ln717_657, i13 %sext_ln717_680"   --->   Operation 5867 'add' 'add_ln712_1506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1511 = add i12 %sext_ln1171_530, i12 %sext_ln717_807"   --->   Operation 5868 'add' 'add_ln712_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5869 [1/1] (0.00ns)   --->   "%sext_ln712_438 = sext i10 %add_ln712_1512"   --->   Operation 5869 'sext' 'sext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5870 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1513 = add i12 %sext_ln712_438, i12 %add_ln712_1511"   --->   Operation 5870 'add' 'add_ln712_1513' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5871 [1/1] (1.54ns)   --->   "%add_ln712_1514 = add i13 %sext_ln42_257, i13 %sext_ln1171_614"   --->   Operation 5871 'add' 'add_ln712_1514' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1515 = add i13 %sext_ln717_1004, i13 %sext_ln717_1015"   --->   Operation 5872 'add' 'add_ln712_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5873 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1516 = add i13 %add_ln712_1515, i13 %sext_ln717_994"   --->   Operation 5873 'add' 'add_ln712_1516' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5874 [1/1] (1.52ns)   --->   "%add_ln712_1523 = add i15 %zext_ln42_304, i15 %zext_ln717_712"   --->   Operation 5874 'add' 'add_ln712_1523' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1524 = add i15 %zext_ln42_348, i15 %zext_ln717_735"   --->   Operation 5875 'add' 'add_ln712_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5876 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1525 = add i15 %add_ln712_1524, i15 %zext_ln42_343"   --->   Operation 5876 'add' 'add_ln712_1525' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5877 [1/1] (1.52ns)   --->   "%add_ln712_1528 = add i15 %zext_ln42_403, i15 %zext_ln717_878"   --->   Operation 5877 'add' 'add_ln712_1528' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5878 [1/1] (1.52ns)   --->   "%add_ln712_1529 = add i15 %zext_ln717_956, i15 %zext_ln42_530"   --->   Operation 5878 'add' 'add_ln712_1529' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1531 = add i15 %zext_ln42_534, i15 %zext_ln717_1062"   --->   Operation 5879 'add' 'add_ln712_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5880 [1/1] (0.00ns)   --->   "%zext_ln712_401 = zext i12 %add_ln712_1533"   --->   Operation 5880 'zext' 'zext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5881 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1534 = add i15 %zext_ln712_401, i15 %add_ln712_1531"   --->   Operation 5881 'add' 'add_ln712_1534' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5882 [1/1] (1.54ns)   --->   "%add_ln712_1538 = add i13 %sext_ln1171_383, i13 %sext_ln1171_396"   --->   Operation 5882 'add' 'add_ln712_1538' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1539 = add i13 %sext_ln1171_458, i13 %sext_ln1171_469"   --->   Operation 5883 'add' 'add_ln712_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5884 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1540 = add i13 %add_ln712_1539, i13 %sext_ln1171_416"   --->   Operation 5884 'add' 'add_ln712_1540' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5885 [1/1] (1.54ns)   --->   "%add_ln712_1542 = add i13 %sext_ln1171_478, i13 %sext_ln717_744"   --->   Operation 5885 'add' 'add_ln712_1542' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1543 = add i12 %sext_ln1171_531, i12 %sext_ln42_225"   --->   Operation 5886 'add' 'add_ln712_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5887 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1544 = add i12 %add_ln712_1543, i12 %sext_ln717_756"   --->   Operation 5887 'add' 'add_ln712_1544' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5888 [1/1] (1.54ns)   --->   "%add_ln712_1547 = add i13 %sext_ln1171_560, i13 %sext_ln42_240"   --->   Operation 5888 'add' 'add_ln712_1547' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5889 [1/1] (1.41ns)   --->   "%add_ln712_1548 = add i11 %sext_ln717_916, i11 %sext_ln717_929"   --->   Operation 5889 'add' 'add_ln712_1548' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln712_452 = sext i11 %add_ln712_1548"   --->   Operation 5890 'sext' 'sext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5891 [1/1] (1.54ns)   --->   "%add_ln712_1549 = add i13 %sext_ln712_452, i13 %sext_ln717_891"   --->   Operation 5891 'add' 'add_ln712_1549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1551 = add i14 %sext_ln717_966, i14 %sext_ln42_304"   --->   Operation 5892 'add' 'add_ln712_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5893 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1552 = add i14 %add_ln712_1551, i14 %sext_ln1171_611"   --->   Operation 5893 'add' 'add_ln712_1552' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1553 = add i13 %sext_ln717_1028, i13 %sext_ln1171_651"   --->   Operation 5894 'add' 'add_ln712_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5895 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1554 = add i13 %add_ln712_1553, i13 %sext_ln42_315"   --->   Operation 5895 'add' 'add_ln712_1554' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5896 [1/1] (1.48ns)   --->   "%add_ln712_1558 = add i12 %sext_ln1171_663, i12 %sext_ln1171_669"   --->   Operation 5896 'add' 'add_ln712_1558' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5897 [1/1] (1.52ns)   --->   "%add_ln712_1559 = add i16 %sext_ln717, i16 %zext_ln717_609"   --->   Operation 5897 'add' 'add_ln712_1559' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5898 [1/1] (1.41ns)   --->   "%add_ln712_1562 = add i11 %zext_ln717_663, i11 %zext_ln717_680"   --->   Operation 5898 'add' 'add_ln712_1562' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5899 [1/1] (0.00ns)   --->   "%zext_ln712_403 = zext i11 %add_ln712_1562"   --->   Operation 5899 'zext' 'zext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5900 [1/1] (1.52ns)   --->   "%add_ln712_1563 = add i15 %zext_ln712_403, i15 %zext_ln717_633"   --->   Operation 5900 'add' 'add_ln712_1563' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5901 [1/1] (0.00ns)   --->   "%zext_ln712_406 = zext i13 %add_ln712_1568"   --->   Operation 5901 'zext' 'zext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5902 [1/1] (0.00ns)   --->   "%zext_ln712_407 = zext i11 %add_ln712_1569"   --->   Operation 5902 'zext' 'zext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1570 = add i15 %zext_ln712_407, i15 %zext_ln717_896"   --->   Operation 5903 'add' 'add_ln712_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5904 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1571 = add i15 %add_ln712_1570, i15 %zext_ln712_406"   --->   Operation 5904 'add' 'add_ln712_1571' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1573 = add i15 %add_ln712_1572, i15 %zext_ln42_514"   --->   Operation 5905 'add' 'add_ln712_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5906 [1/1] (0.00ns)   --->   "%zext_ln712_410 = zext i10 %add_ln712_1575"   --->   Operation 5906 'zext' 'zext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5907 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1576 = add i15 %zext_ln712_410, i15 %add_ln712_1573"   --->   Operation 5907 'add' 'add_ln712_1576' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5908 [1/1] (1.54ns)   --->   "%add_ln712_1580 = add i13 %sext_ln717_520, i13 %sext_ln717_558"   --->   Operation 5908 'add' 'add_ln712_1580' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5909 [1/1] (1.48ns)   --->   "%add_ln712_1581 = add i12 %sext_ln717_627, i12 %sext_ln717_650"   --->   Operation 5909 'add' 'add_ln712_1581' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5910 [1/1] (0.00ns)   --->   "%sext_ln712_460 = sext i12 %add_ln712_1581"   --->   Operation 5910 'sext' 'sext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5911 [1/1] (1.54ns)   --->   "%add_ln712_1582 = add i13 %sext_ln712_460, i13 %sext_ln717_577"   --->   Operation 5911 'add' 'add_ln712_1582' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5912 [1/1] (1.41ns)   --->   "%add_ln712_1584 = add i11 %sext_ln1171_462, i11 %sext_ln717_679"   --->   Operation 5912 'add' 'add_ln712_1584' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5913 [1/1] (1.48ns)   --->   "%add_ln712_1585 = add i12 %sext_ln717_756, i12 %sext_ln42_206"   --->   Operation 5913 'add' 'add_ln712_1585' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5914 [1/1] (1.48ns)   --->   "%add_ln712_1590 = add i12 %sext_ln717_1010, i12 %sext_ln42_314"   --->   Operation 5914 'add' 'add_ln712_1590' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5915 [1/1] (1.48ns)   --->   "%add_ln712_1594 = add i12 %zext_ln717_595, i12 %zext_ln717"   --->   Operation 5915 'add' 'add_ln712_1594' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5916 [1/1] (0.00ns)   --->   "%zext_ln712_413 = zext i8 %add_ln712_1599"   --->   Operation 5916 'zext' 'zext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5917 [1/1] (0.00ns)   --->   "%zext_ln712_414 = zext i11 %add_ln712_1600"   --->   Operation 5917 'zext' 'zext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1601 = add i12 %zext_ln712_414, i12 %zext_ln42_306"   --->   Operation 5918 'add' 'add_ln712_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5919 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1602 = add i12 %add_ln712_1601, i12 %zext_ln712_413"   --->   Operation 5919 'add' 'add_ln712_1602' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5920 [1/1] (1.52ns)   --->   "%add_ln712_1603 = add i15 %zext_ln42_421, i15 %zext_ln717_855"   --->   Operation 5920 'add' 'add_ln712_1603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1604 = add i15 %zext_ln42_459, i15 %zext_ln717_950"   --->   Operation 5921 'add' 'add_ln712_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5922 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1605 = add i15 %add_ln712_1604, i15 %zext_ln42_450"   --->   Operation 5922 'add' 'add_ln712_1605' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1609 = add i15 %zext_ln717_1009, i15 %zext_ln42_532"   --->   Operation 5923 'add' 'add_ln712_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5924 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1610 = add i15 %add_ln712_1609, i15 %zext_ln42_507"   --->   Operation 5924 'add' 'add_ln712_1610' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1612 = add i13 %zext_ln717_1058, i13 %zext_ln42_583"   --->   Operation 5925 'add' 'add_ln712_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5926 [1/1] (0.00ns)   --->   "%zext_ln712_420 = zext i10 %add_ln712_1614"   --->   Operation 5926 'zext' 'zext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5927 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1615 = add i13 %zext_ln712_420, i13 %add_ln712_1612"   --->   Operation 5927 'add' 'add_ln712_1615' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1619 = add i11 %sext_ln1171_371, i11 %sext_ln1171_502"   --->   Operation 5928 'add' 'add_ln712_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5929 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1620 = add i11 %add_ln712_1619, i11 %sext_ln42_177"   --->   Operation 5929 'add' 'add_ln712_1620' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5930 [1/1] (1.41ns)   --->   "%add_ln712_1621 = add i11 %sext_ln717_754, i11 %sext_ln42_261"   --->   Operation 5930 'add' 'add_ln712_1621' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5931 [1/1] (1.54ns)   --->   "%add_ln712_1622 = add i13 %sext_ln42_276, i13 %sext_ln42_297"   --->   Operation 5931 'add' 'add_ln712_1622' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5932 [1/1] (1.41ns)   --->   "%add_ln712_1632 = add i11 %sext_ln717_474, i11 %sext_ln1171_406"   --->   Operation 5932 'add' 'add_ln712_1632' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5933 [1/1] (1.53ns)   --->   "%add_ln712_1633 = add i14 %sext_ln717_630, i14 %sext_ln42_169"   --->   Operation 5933 'add' 'add_ln712_1633' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5934 [1/1] (1.54ns)   --->   "%add_ln712_1637 = add i13 %sext_ln717_732, i13 %sext_ln717_748"   --->   Operation 5934 'add' 'add_ln712_1637' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5935 [1/1] (1.54ns)   --->   "%add_ln712_1641 = add i13 %sext_ln717_782, i13 %sext_ln42_233"   --->   Operation 5935 'add' 'add_ln712_1641' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1642 = add i13 %sext_ln42_293, i13 %sext_ln717_987"   --->   Operation 5936 'add' 'add_ln712_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5937 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1643 = add i13 %add_ln712_1642, i13 %sext_ln717_846"   --->   Operation 5937 'add' 'add_ln712_1643' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5938 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i13 %add_ln712_1645"   --->   Operation 5938 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5939 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i13 %add_ln712_1646"   --->   Operation 5939 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1647 = add i14 %sext_ln712_487, i14 %sext_ln42_345"   --->   Operation 5940 'add' 'add_ln712_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5941 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1648 = add i14 %add_ln712_1647, i14 %sext_ln712_486"   --->   Operation 5941 'add' 'add_ln712_1648' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5942 [1/1] (0.00ns)   --->   "%zext_ln712_426 = zext i15 %add_ln712_1651"   --->   Operation 5942 'zext' 'zext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5943 [1/1] (0.00ns)   --->   "%zext_ln712_427 = zext i15 %add_ln712_1652"   --->   Operation 5943 'zext' 'zext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1653 = add i16 %zext_ln712_427, i16 %zext_ln717_646"   --->   Operation 5944 'add' 'add_ln712_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5945 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1654 = add i16 %add_ln712_1653, i16 %zext_ln712_426"   --->   Operation 5945 'add' 'add_ln712_1654' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1656 = add i12 %zext_ln717_887, i12 %zext_ln717_899"   --->   Operation 5946 'add' 'add_ln712_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5947 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1657 = add i12 %add_ln712_1656, i12 %zext_ln42_437"   --->   Operation 5947 'add' 'add_ln712_1657' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5948 [1/1] (1.52ns)   --->   "%add_ln712_1660 = add i15 %zext_ln717_930, i15 %zext_ln42_487"   --->   Operation 5948 'add' 'add_ln712_1660' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1661 = add i15 %zext_ln717_1040, i15 %zext_ln42_550"   --->   Operation 5949 'add' 'add_ln712_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5950 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1662 = add i15 %add_ln712_1661, i15 %zext_ln42_495"   --->   Operation 5950 'add' 'add_ln712_1662' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5951 [1/1] (1.52ns)   --->   "%add_ln712_1664 = add i15 %zext_ln717_1124, i15 %zext_ln717_1143"   --->   Operation 5951 'add' 'add_ln712_1664' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5952 [1/1] (0.00ns)   --->   "%zext_ln712_433 = zext i15 %add_ln712_1664"   --->   Operation 5952 'zext' 'zext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5953 [1/1] (1.30ns)   --->   "%add_ln712_1665 = add i9 %zext_ln1171_897, i9 64"   --->   Operation 5953 'add' 'add_ln712_1665' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5954 [1/1] (0.00ns)   --->   "%zext_ln712_434 = zext i9 %add_ln712_1665"   --->   Operation 5954 'zext' 'zext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5955 [1/1] (1.52ns)   --->   "%add_ln712_1666 = add i15 %zext_ln712_434, i15 %zext_ln717_1172"   --->   Operation 5955 'add' 'add_ln712_1666' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5956 [1/1] (0.00ns)   --->   "%zext_ln712_435 = zext i15 %add_ln712_1666"   --->   Operation 5956 'zext' 'zext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5957 [1/1] (1.53ns)   --->   "%add_ln712_1667 = add i16 %zext_ln712_435, i16 %zext_ln712_433"   --->   Operation 5957 'add' 'add_ln712_1667' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5958 [1/1] (1.48ns)   --->   "%add_ln712_1676 = add i12 %sext_ln717_668, i12 %sext_ln717_686"   --->   Operation 5958 'add' 'add_ln712_1676' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5959 [1/1] (1.41ns)   --->   "%add_ln712_1678 = add i11 %sext_ln717_730, i11 %sext_ln1171_522"   --->   Operation 5959 'add' 'add_ln712_1678' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln712_494 = sext i11 %add_ln712_1678"   --->   Operation 5960 'sext' 'sext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5961 [1/1] (1.54ns)   --->   "%add_ln712_1679 = add i13 %sext_ln712_494, i13 %sext_ln717_709"   --->   Operation 5961 'add' 'add_ln712_1679' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1682 = add i10 %sext_ln717_849, i10 %sext_ln42_242"   --->   Operation 5962 'add' 'add_ln712_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5963 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1683 = add i10 %add_ln712_1682, i10 %sext_ln42_229"   --->   Operation 5963 'add' 'add_ln712_1683' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5964 [1/1] (1.54ns)   --->   "%add_ln712_1684 = add i13 %sext_ln1171_599, i13 %sext_ln1171_603"   --->   Operation 5964 'add' 'add_ln712_1684' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1687 = add i12 %sext_ln1171_638, i12 %sext_ln1171_658"   --->   Operation 5965 'add' 'add_ln712_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5966 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1688 = add i12 %add_ln712_1687, i12 %sext_ln42_294"   --->   Operation 5966 'add' 'add_ln712_1688' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5967 [1/1] (1.52ns)   --->   "%add_ln712_1690 = add i15 %zext_ln717_582, i15 %zext_ln42_290"   --->   Operation 5967 'add' 'add_ln712_1690' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1696 = add i15 %add_ln712_1695, i15 %zext_ln42_307"   --->   Operation 5968 'add' 'add_ln712_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5969 [1/1] (0.00ns)   --->   "%zext_ln712_438 = zext i12 %add_ln712_1698"   --->   Operation 5969 'zext' 'zext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5970 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1699 = add i15 %zext_ln712_438, i15 %add_ln712_1696"   --->   Operation 5970 'add' 'add_ln712_1699' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5971 [1/1] (1.48ns)   --->   "%add_ln712_1700 = add i11 %zext_ln42_420, i11 %mult_V_1603"   --->   Operation 5971 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5972 [1/1] (0.00ns)   --->   "%zext_ln712_440 = zext i11 %add_ln712_1700"   --->   Operation 5972 'zext' 'zext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5973 [1/1] (1.48ns)   --->   "%add_ln712_1701 = add i12 %zext_ln712_440, i12 %zext_ln717_806"   --->   Operation 5973 'add' 'add_ln712_1701' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5974 [1/1] (0.00ns)   --->   "%zext_ln712_444 = zext i12 %add_ln712_1706"   --->   Operation 5974 'zext' 'zext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5975 [1/1] (1.52ns)   --->   "%add_ln712_1707 = add i15 %zext_ln712_444, i15 %zext_ln717_942"   --->   Operation 5975 'add' 'add_ln712_1707' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5976 [1/1] (1.54ns)   --->   "%add_ln712_1708 = add i12 %mult_V_2895, i12 %zext_ln717_1112"   --->   Operation 5976 'add' 'add_ln712_1708' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5977 [1/1] (0.00ns)   --->   "%zext_ln712_445 = zext i12 %add_ln712_1708"   --->   Operation 5977 'zext' 'zext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5978 [1/1] (1.54ns)   --->   "%add_ln712_1709 = add i13 %zext_ln712_445, i13 %zext_ln42_543"   --->   Operation 5978 'add' 'add_ln712_1709' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5979 [1/1] (0.00ns)   --->   "%zext_ln712_447 = zext i12 %add_ln712_1711"   --->   Operation 5979 'zext' 'zext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1712 = add i13 %zext_ln712_447, i13 %zext_ln42_598"   --->   Operation 5980 'add' 'add_ln712_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5981 [1/1] (0.00ns)   --->   "%zext_ln712_450 = zext i10 %add_ln712_1715"   --->   Operation 5981 'zext' 'zext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5982 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1716 = add i13 %zext_ln712_450, i13 %add_ln712_1712"   --->   Operation 5982 'add' 'add_ln712_1716' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5983 [1/1] (1.41ns)   --->   "%add_ln712_1721 = add i11 %sext_ln717_537, i11 %sext_ln42_129"   --->   Operation 5983 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5984 [1/1] (1.36ns)   --->   "%add_ln712_1723 = add i10 %sext_ln1171_405, i10 %sext_ln1171_453"   --->   Operation 5984 'add' 'add_ln712_1723' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1724 = add i13 %sext_ln1171_514, i13 %sext_ln717_760"   --->   Operation 5985 'add' 'add_ln712_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5986 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1725 = add i13 %add_ln712_1724, i13 %sext_ln1171_476"   --->   Operation 5986 'add' 'add_ln712_1725' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1728 = add i13 %sext_ln717_774, i13 %sext_ln1171_532"   --->   Operation 5987 'add' 'add_ln712_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5988 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i10 %add_ln712_1729"   --->   Operation 5988 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5989 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1730 = add i13 %sext_ln712_507, i13 %add_ln712_1728"   --->   Operation 5989 'add' 'add_ln712_1730' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5990 [1/1] (1.54ns)   --->   "%add_ln712_1731 = add i13 %sext_ln1171_639, i13 %sext_ln717_1083"   --->   Operation 5990 'add' 'add_ln712_1731' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5991 [1/1] (1.52ns)   --->   "%add_ln712_1732 = add i15 %zext_ln717_598, i15 %zext_ln42_273"   --->   Operation 5991 'add' 'add_ln712_1732' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5992 [1/1] (0.00ns)   --->   "%zext_ln712_453 = zext i15 %add_ln712_1732"   --->   Operation 5992 'zext' 'zext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5993 [1/1] (1.53ns)   --->   "%add_ln712_1733 = add i16 %zext_ln712_453, i16 %sext_ln717_1097"   --->   Operation 5993 'add' 'add_ln712_1733' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5994 [1/1] (0.00ns)   --->   "%zext_ln712_454 = zext i11 %add_ln712_1737"   --->   Operation 5994 'zext' 'zext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 5995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1738 = add i15 %zext_ln717_702, i15 %zext_ln42_348"   --->   Operation 5995 'add' 'add_ln712_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5996 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1739 = add i15 %add_ln712_1738, i15 %zext_ln712_454"   --->   Operation 5996 'add' 'add_ln712_1739' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 5997 [1/1] (1.52ns)   --->   "%add_ln712_1740 = add i15 %zext_ln42_366, i15 %zext_ln717_807"   --->   Operation 5997 'add' 'add_ln712_1740' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5998 [1/1] (1.54ns)   --->   "%add_ln712_1741 = add i12 %trunc_ln42_75, i12 %zext_ln717_943"   --->   Operation 5998 'add' 'add_ln712_1741' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 5999 [1/1] (1.48ns)   --->   "%add_ln712_1745 = add i12 %zext_ln1171_771, i12 %zext_ln717_971"   --->   Operation 5999 'add' 'add_ln712_1745' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1746 = add i15 %zext_ln717_1063, i15 %zext_ln42_567"   --->   Operation 6000 'add' 'add_ln712_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6001 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1747 = add i15 %add_ln712_1746, i15 %zext_ln42_501"   --->   Operation 6001 'add' 'add_ln712_1747' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6002 [1/1] (0.00ns)   --->   "%zext_ln712_460 = zext i11 %add_ln712_1749"   --->   Operation 6002 'zext' 'zext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6003 [1/1] (0.00ns)   --->   "%zext_ln712_461 = zext i11 %add_ln712_1750"   --->   Operation 6003 'zext' 'zext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1751 = add i12 %zext_ln712_461, i12 %zext_ln717_1133"   --->   Operation 6004 'add' 'add_ln712_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6005 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1752 = add i12 %add_ln712_1751, i12 %zext_ln712_460"   --->   Operation 6005 'add' 'add_ln712_1752' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6006 [1/1] (1.48ns)   --->   "%add_ln712_1757 = add i12 %sext_ln717_564, i12 %sext_ln42_142"   --->   Operation 6006 'add' 'add_ln712_1757' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6007 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i12 %add_ln712_1757"   --->   Operation 6007 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6008 [1/1] (1.54ns)   --->   "%add_ln712_1758 = add i13 %sext_ln712_511, i13 %sext_ln42_123"   --->   Operation 6008 'add' 'add_ln712_1758' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1760 = add i10 %sext_ln42_173, i10 %sext_ln717_699"   --->   Operation 6009 'add' 'add_ln712_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6010 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1761 = add i10 %add_ln712_1760, i10 %sext_ln1171_425"   --->   Operation 6010 'add' 'add_ln712_1761' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6011 [1/1] (1.54ns)   --->   "%add_ln712_1762 = add i13 %sext_ln42_191, i13 %sext_ln717_857"   --->   Operation 6011 'add' 'add_ln712_1762' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6012 [1/1] (1.54ns)   --->   "%add_ln712_1766 = add i13 %sext_ln42_246, i13 %sext_ln1171_590"   --->   Operation 6012 'add' 'add_ln712_1766' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1767 = add i13 %sext_ln717_955, i13 %sext_ln1171_639"   --->   Operation 6013 'add' 'add_ln712_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6014 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1768 = add i13 %add_ln712_1767, i13 %sext_ln1171_618"   --->   Operation 6014 'add' 'add_ln712_1768' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6015 [1/1] (1.41ns)   --->   "%add_ln712_1770 = add i11 %sext_ln717_1049, i11 %sext_ln717_1058"   --->   Operation 6015 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i11 %add_ln712_1770"   --->   Operation 6016 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6017 [1/1] (1.48ns)   --->   "%add_ln712_1771 = add i12 %sext_ln712_521, i12 %sext_ln717_1017"   --->   Operation 6017 'add' 'add_ln712_1771' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1772 = add i15 %zext_ln717_623, i15 %zext_ln42_309"   --->   Operation 6018 'add' 'add_ln712_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6019 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1773 = add i15 %add_ln712_1772, i15 %zext_ln42_260"   --->   Operation 6019 'add' 'add_ln712_1773' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6020 [1/1] (1.52ns)   --->   "%add_ln712_1778 = add i15 %zext_ln42_368, i15 %zext_ln717_800"   --->   Operation 6020 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6021 [1/1] (1.52ns)   --->   "%add_ln712_1781 = add i15 %zext_ln42_424, i15 %zext_ln717_849"   --->   Operation 6021 'add' 'add_ln712_1781' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6022 [1/1] (1.41ns)   --->   "%add_ln712_1783 = add i11 %zext_ln717_907, i11 %zext_ln717_916"   --->   Operation 6022 'add' 'add_ln712_1783' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6023 [1/1] (0.00ns)   --->   "%zext_ln712_468 = zext i11 %add_ln712_1783"   --->   Operation 6023 'zext' 'zext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6024 [1/1] (1.52ns)   --->   "%add_ln712_1784 = add i15 %zext_ln712_468, i15 %zext_ln717_855"   --->   Operation 6024 'add' 'add_ln712_1784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6025 [1/1] (1.52ns)   --->   "%add_ln712_1787 = add i15 %zext_ln717_925, i15 %zext_ln42_515"   --->   Operation 6025 'add' 'add_ln712_1787' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln712_471 = zext i15 %add_ln712_1788"   --->   Operation 6026 'zext' 'zext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6027 [1/1] (1.53ns)   --->   "%add_ln712_1789 = add i16 %zext_ln712_471, i16 %zext_ln717_1028"   --->   Operation 6027 'add' 'add_ln712_1789' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1792 = add i15 %add_ln712_1791, i15 %zext_ln42_607"   --->   Operation 6028 'add' 'add_ln712_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6029 [1/1] (0.00ns)   --->   "%zext_ln712_473 = zext i11 %add_ln712_1793"   --->   Operation 6029 'zext' 'zext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6030 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1794 = add i15 %zext_ln712_473, i15 %add_ln712_1792"   --->   Operation 6030 'add' 'add_ln712_1794' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6031 [1/1] (1.54ns)   --->   "%add_ln712_1798 = add i13 %sext_ln717_491, i13 %sext_ln717_520"   --->   Operation 6031 'add' 'add_ln712_1798' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6032 [1/1] (1.54ns)   --->   "%add_ln712_1799 = add i13 %sext_ln42_148, i13 %sext_ln717_603"   --->   Operation 6032 'add' 'add_ln712_1799' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6033 [1/1] (1.41ns)   --->   "%add_ln712_1809 = add i11 %sext_ln717_916, i11 %sext_ln717_947"   --->   Operation 6033 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6034 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i11 %add_ln712_1809"   --->   Operation 6034 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6035 [1/1] (1.48ns)   --->   "%add_ln712_1810 = add i12 %sext_ln712_532, i12 %sext_ln717_888"   --->   Operation 6035 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6036 [1/1] (1.41ns)   --->   "%add_ln712_1812 = add i11 %sext_ln717_1043, i11 %sext_ln42_336"   --->   Operation 6036 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6037 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i11 %add_ln712_1812"   --->   Operation 6037 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6038 [1/1] (1.48ns)   --->   "%add_ln712_1813 = add i12 %sext_ln712_535, i12 %sext_ln717_971"   --->   Operation 6038 'add' 'add_ln712_1813' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6039 [1/1] (1.48ns)   --->   "%add_ln712_1814 = add i12 %zext_ln717_595, i12 %zext_ln717_656"   --->   Operation 6039 'add' 'add_ln712_1814' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1819 = add i15 %zext_ln42_330, i15 %zext_ln717_778"   --->   Operation 6040 'add' 'add_ln712_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6041 [1/1] (0.00ns)   --->   "%zext_ln712_477 = zext i12 %add_ln712_1821"   --->   Operation 6041 'zext' 'zext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6042 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1822 = add i15 %zext_ln712_477, i15 %add_ln712_1819"   --->   Operation 6042 'add' 'add_ln712_1822' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6043 [1/1] (1.48ns)   --->   "%add_ln712_1823 = add i12 %zext_ln717_866, i12 %zext_ln717_899"   --->   Operation 6043 'add' 'add_ln712_1823' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6044 [1/1] (0.00ns)   --->   "%zext_ln712_479 = zext i12 %add_ln712_1823"   --->   Operation 6044 'zext' 'zext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6045 [1/1] (1.54ns)   --->   "%add_ln712_1824 = add i13 %zext_ln712_479, i13 %zext_ln42_425"   --->   Operation 6045 'add' 'add_ln712_1824' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6046 [1/1] (1.52ns)   --->   "%add_ln712_1825 = add i15 %zext_ln42_488, i15 %zext_ln717_973"   --->   Operation 6046 'add' 'add_ln712_1825' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1829 = add i13 %zext_ln42_520, i13 %zext_ln717_1041"   --->   Operation 6047 'add' 'add_ln712_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6048 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1830 = add i13 %add_ln712_1829, i13 %zext_ln42_511"   --->   Operation 6048 'add' 'add_ln712_1830' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6049 [1/1] (0.00ns)   --->   "%zext_ln712_483 = zext i15 %add_ln712_1831"   --->   Operation 6049 'zext' 'zext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6050 [1/1] (1.53ns)   --->   "%add_ln712_1832 = add i16 %zext_ln712_483, i16 %zext_ln717_1066"   --->   Operation 6050 'add' 'add_ln712_1832' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6051 [1/1] (0.00ns)   --->   "%zext_ln712_485 = zext i12 %add_ln712_1835"   --->   Operation 6051 'zext' 'zext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6052 [1/1] (0.00ns)   --->   "%zext_ln712_487 = zext i10 %add_ln712_1837"   --->   Operation 6052 'zext' 'zext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6053 [1/1] (1.54ns)   --->   "%add_ln712_1838 = add i13 %zext_ln712_487, i13 %zext_ln712_485"   --->   Operation 6053 'add' 'add_ln712_1838' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6054 [1/1] (1.54ns)   --->   "%add_ln712_1842 = add i13 %sext_ln717_506, i13 %sext_ln42_140"   --->   Operation 6054 'add' 'add_ln712_1842' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln712_539 = sext i13 %add_ln712_1842"   --->   Operation 6055 'sext' 'sext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6056 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i12 %add_ln712_1843"   --->   Operation 6056 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6057 [1/1] (1.54ns)   --->   "%add_ln712_1844 = add i13 %sext_ln712_540, i13 %sext_ln1171_414"   --->   Operation 6057 'add' 'add_ln712_1844' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6058 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i13 %add_ln712_1844"   --->   Operation 6058 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6059 [1/1] (1.53ns)   --->   "%add_ln712_1845 = add i14 %sext_ln712_541, i14 %sext_ln712_539"   --->   Operation 6059 'add' 'add_ln712_1845' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6060 [1/1] (1.54ns)   --->   "%add_ln712_1846 = add i13 %sext_ln42_165, i13 %sext_ln717_658"   --->   Operation 6060 'add' 'add_ln712_1846' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i13 %add_ln712_1846"   --->   Operation 6061 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6062 [1/1] (1.53ns)   --->   "%add_ln712_1847 = add i14 %sext_ln712_543, i14 %sext_ln717_638"   --->   Operation 6062 'add' 'add_ln712_1847' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6063 [1/1] (1.54ns)   --->   "%add_ln712_1848 = add i13 %sext_ln1171_486, i13 %sext_ln717_718"   --->   Operation 6063 'add' 'add_ln712_1848' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6064 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i13 %add_ln712_1848"   --->   Operation 6064 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6065 [1/1] (1.53ns)   --->   "%add_ln712_1849 = add i14 %sext_ln712_545, i14 %sext_ln1171_465"   --->   Operation 6065 'add' 'add_ln712_1849' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6066 [1/1] (1.48ns)   --->   "%add_ln712_1852 = add i12 %sext_ln42_200, i12 %sext_ln1171_536"   --->   Operation 6066 'add' 'add_ln712_1852' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6067 [1/1] (1.48ns)   --->   "%add_ln712_1853 = add i12 %sext_ln42_226, i12 %sext_ln717_886"   --->   Operation 6067 'add' 'add_ln712_1853' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6068 [1/1] (0.00ns)   --->   "%sext_ln712_549 = sext i12 %add_ln712_1853"   --->   Operation 6068 'sext' 'sext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6069 [1/1] (1.54ns)   --->   "%add_ln712_1854 = add i13 %sext_ln712_549, i13 %sext_ln1171_541"   --->   Operation 6069 'add' 'add_ln712_1854' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6070 [1/1] (1.48ns)   --->   "%add_ln712_1856 = add i12 %sext_ln717_914, i12 %sext_ln717_954"   --->   Operation 6070 'add' 'add_ln712_1856' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6071 [1/1] (0.00ns)   --->   "%sext_ln712_552 = sext i12 %add_ln712_1856"   --->   Operation 6071 'sext' 'sext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6072 [1/1] (1.54ns)   --->   "%add_ln712_1857 = add i13 %sext_ln712_552, i13 %sext_ln717_893"   --->   Operation 6072 'add' 'add_ln712_1857' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6073 [1/1] (1.48ns)   --->   "%add_ln712_1858 = add i12 %sext_ln717_1017, i12 %sext_ln42_349"   --->   Operation 6073 'add' 'add_ln712_1858' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln712_554 = sext i12 %add_ln712_1858"   --->   Operation 6074 'sext' 'sext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6075 [1/1] (1.54ns)   --->   "%add_ln712_1859 = add i13 %sext_ln712_554, i13 %sext_ln717_981"   --->   Operation 6075 'add' 'add_ln712_1859' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1864 = add i15 %zext_ln42_301, i15 %zext_ln717_669"   --->   Operation 6076 'add' 'add_ln712_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6077 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1865 = add i15 %add_ln712_1864, i15 %zext_ln42_294"   --->   Operation 6077 'add' 'add_ln712_1865' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1867 = add i15 %zext_ln717_789, i15 %zext_ln42_409"   --->   Operation 6078 'add' 'add_ln712_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6079 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1868 = add i15 %add_ln712_1867, i15 %zext_ln42_383"   --->   Operation 6079 'add' 'add_ln712_1868' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1869 = add i15 %zext_ln717_867, i15 %zext_ln42_440"   --->   Operation 6080 'add' 'add_ln712_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6081 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1870 = add i15 %add_ln712_1869, i15 %zext_ln42_417"   --->   Operation 6081 'add' 'add_ln712_1870' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6082 [1/1] (0.00ns)   --->   "%zext_ln712_493 = zext i11 %add_ln712_1873"   --->   Operation 6082 'zext' 'zext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6083 [1/1] (0.00ns)   --->   "%zext_ln712_494 = zext i12 %add_ln712_1874"   --->   Operation 6083 'zext' 'zext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1875 = add i15 %zext_ln712_494, i15 %zext_ln717_973"   --->   Operation 6084 'add' 'add_ln712_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6085 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1876 = add i15 %add_ln712_1875, i15 %zext_ln712_493"   --->   Operation 6085 'add' 'add_ln712_1876' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6086 [1/1] (1.52ns)   --->   "%add_ln712_1877 = add i15 %zext_ln717_1157, i15 %zext_ln717_1172"   --->   Operation 6086 'add' 'add_ln712_1877' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6087 [1/1] (0.00ns)   --->   "%zext_ln712_496 = zext i15 %add_ln712_1877"   --->   Operation 6087 'zext' 'zext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6088 [1/1] (1.53ns)   --->   "%add_ln712_1878 = add i16 %zext_ln712_496, i16 %zext_ln717_1127"   --->   Operation 6088 'add' 'add_ln712_1878' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i10 %add_ln712_1879"   --->   Operation 6089 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6090 [1/1] (1.52ns)   --->   "%add_ln712_1880 = add i16 %sext_ln712, i16 %zext_ln717_1185"   --->   Operation 6090 'add' 'add_ln712_1880' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1886 = add i11 %sext_ln42_129, i11 %sext_ln1171_402"   --->   Operation 6091 'add' 'add_ln712_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6092 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1887 = add i11 %add_ln712_1886, i11 %sext_ln1171_377"   --->   Operation 6092 'add' 'add_ln712_1887' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6093 [1/1] (1.48ns)   --->   "%add_ln712_1890 = add i12 %sext_ln1171_475, i12 %sext_ln42_180"   --->   Operation 6093 'add' 'add_ln712_1890' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6094 [1/1] (1.54ns)   --->   "%add_ln712_1894 = add i13 %sext_ln42_189, i13 %sext_ln1171_516"   --->   Operation 6094 'add' 'add_ln712_1894' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6095 [1/1] (1.54ns)   --->   "%add_ln712_1895 = add i13 %sext_ln42_219, i13 %sext_ln717_872"   --->   Operation 6095 'add' 'add_ln712_1895' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6096 [1/1] (1.48ns)   --->   "%add_ln712_1898 = add i12 %sext_ln717_986, i12 %sext_ln717_1002"   --->   Operation 6096 'add' 'add_ln712_1898' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6097 [1/1] (0.00ns)   --->   "%sext_ln712_568 = sext i12 %add_ln712_1898"   --->   Operation 6097 'sext' 'sext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6098 [1/1] (1.54ns)   --->   "%add_ln712_1899 = add i13 %sext_ln712_568, i13 %sext_ln717_893"   --->   Operation 6098 'add' 'add_ln712_1899' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1900 = add i13 %sext_ln717_1029, i13 %sext_ln1171_656"   --->   Operation 6099 'add' 'add_ln712_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6100 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1901 = add i13 %add_ln712_1900, i13 %sext_ln42_315"   --->   Operation 6100 'add' 'add_ln712_1901' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6101 [1/1] (1.52ns)   --->   "%add_ln712_1905 = add i15 %zext_ln717_602, i15 %zext_ln717_720"   --->   Operation 6101 'add' 'add_ln712_1905' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1906 = add i15 %zext_ln42_360, i15 %zext_ln717_754"   --->   Operation 6102 'add' 'add_ln712_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6103 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1907 = add i15 %add_ln712_1906, i15 %zext_ln42_352"   --->   Operation 6103 'add' 'add_ln712_1907' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6104 [1/1] (1.52ns)   --->   "%add_ln712_1909 = add i15 %zext_ln717_839, i15 %zext_ln717_855"   --->   Operation 6104 'add' 'add_ln712_1909' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6105 [1/1] (1.48ns)   --->   "%add_ln712_1911 = add i11 %mult_V_1924, i11 %zext_ln42_475"   --->   Operation 6105 'add' 'add_ln712_1911' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6106 [1/1] (0.00ns)   --->   "%zext_ln712_500 = zext i11 %add_ln712_1911"   --->   Operation 6106 'zext' 'zext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6107 [1/1] (1.48ns)   --->   "%add_ln712_1912 = add i12 %zext_ln712_500, i12 %zext_ln42_448"   --->   Operation 6107 'add' 'add_ln712_1912' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1915 = add i15 %zext_ln717_955, i15 %zext_ln42_488"   --->   Operation 6108 'add' 'add_ln712_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6109 [1/1] (0.00ns)   --->   "%zext_ln712_502 = zext i12 %add_ln712_1917"   --->   Operation 6109 'zext' 'zext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6110 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1918 = add i15 %zext_ln712_502, i15 %add_ln712_1915"   --->   Operation 6110 'add' 'add_ln712_1918' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6111 [1/1] (0.00ns)   --->   "%zext_ln712_504 = zext i11 %add_ln712_1919"   --->   Operation 6111 'zext' 'zext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6112 [1/1] (1.52ns)   --->   "%add_ln712_1920 = add i15 %zext_ln712_504, i15 %zext_ln717_1093"   --->   Operation 6112 'add' 'add_ln712_1920' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1927 = add i13 %sext_ln42_133, i13 %sext_ln717_626"   --->   Operation 6113 'add' 'add_ln712_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6114 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1928 = add i13 %add_ln712_1927, i13 %sext_ln1171_383"   --->   Operation 6114 'add' 'add_ln712_1928' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6115 [1/1] (1.52ns)   --->   "%add_ln712_1935 = add i16 %sext_ln717_1078, i16 %zext_ln717_641"   --->   Operation 6115 'add' 'add_ln712_1935' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6116 [1/1] (0.00ns)   --->   "%zext_ln712_506 = zext i11 %add_ln712_1939"   --->   Operation 6116 'zext' 'zext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6117 [1/1] (1.54ns)   --->   "%add_ln712_1940 = add i12 %zext_ln712_506, i12 %trunc_ln42_54"   --->   Operation 6117 'add' 'add_ln712_1940' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6118 [1/1] (1.52ns)   --->   "%add_ln712_1941 = add i15 %zext_ln42_474, i15 %zext_ln717_1012"   --->   Operation 6118 'add' 'add_ln712_1941' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6119 [1/1] (0.00ns)   --->   "%zext_ln712_508 = zext i15 %add_ln712_1941"   --->   Operation 6119 'zext' 'zext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6120 [1/1] (1.53ns)   --->   "%add_ln712_1942 = add i16 %zext_ln712_508, i16 %zext_ln717_850"   --->   Operation 6120 'add' 'add_ln712_1942' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6121 [1/1] (0.00ns)   --->   "%zext_ln712_509 = zext i15 %add_ln712_1944"   --->   Operation 6121 'zext' 'zext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1945 = add i16 %zext_ln712_509, i16 %zext_ln717_1044"   --->   Operation 6122 'add' 'add_ln712_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6123 [1/1] (0.00ns)   --->   "%zext_ln712_512 = zext i12 %add_ln712_1948"   --->   Operation 6123 'zext' 'zext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6124 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1949 = add i16 %zext_ln712_512, i16 %add_ln712_1945"   --->   Operation 6124 'add' 'add_ln712_1949' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6125 [1/1] (1.54ns)   --->   "%add_ln712_1952 = add i13 %sext_ln42_96, i13 %sext_ln717_502"   --->   Operation 6125 'add' 'add_ln712_1952' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1953 = add i12 %sext_ln1171_410, i12 %sext_ln1171_437"   --->   Operation 6126 'add' 'add_ln712_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6127 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1954 = add i12 %add_ln712_1953, i12 %sext_ln42_113"   --->   Operation 6127 'add' 'add_ln712_1954' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6128 [1/1] (1.54ns)   --->   "%add_ln712_1956 = add i13 %sext_ln717_647, i13 %sext_ln717_657"   --->   Operation 6128 'add' 'add_ln712_1956' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln712_582 = sext i13 %add_ln712_1956"   --->   Operation 6129 'sext' 'sext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6130 [1/1] (1.53ns)   --->   "%add_ln712_1957 = add i14 %sext_ln712_582, i14 %sext_ln1171_444"   --->   Operation 6130 'add' 'add_ln712_1957' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6131 [1/1] (1.54ns)   --->   "%add_ln712_1958 = add i13 %sext_ln1171_524, i13 %sext_ln717_800"   --->   Operation 6131 'add' 'add_ln712_1958' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6132 [1/1] (1.54ns)   --->   "%add_ln712_1963 = add i13 %sext_ln717_922, i13 %sext_ln42_283"   --->   Operation 6132 'add' 'add_ln712_1963' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6133 [1/1] (0.00ns)   --->   "%sext_ln712_588 = sext i13 %add_ln712_1963"   --->   Operation 6133 'sext' 'sext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6134 [1/1] (1.53ns)   --->   "%add_ln712_1964 = add i14 %sext_ln712_588, i14 %sext_ln42_264"   --->   Operation 6134 'add' 'add_ln712_1964' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6135 [1/1] (0.00ns)   --->   "%sext_ln712_590 = sext i12 %add_ln712_1966"   --->   Operation 6135 'sext' 'sext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6136 [1/1] (1.54ns)   --->   "%add_ln712_1967 = add i13 %sext_ln712_590, i13 %sext_ln42_286"   --->   Operation 6136 'add' 'add_ln712_1967' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln712_591 = sext i13 %add_ln712_1967"   --->   Operation 6137 'sext' 'sext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6138 [1/1] (0.00ns)   --->   "%zext_ln712_513 = zext i11 %add_ln712_1968"   --->   Operation 6138 'zext' 'zext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6139 [1/1] (1.48ns)   --->   "%add_ln712_1969 = add i13 %zext_ln712_513, i13 %sext_ln42_348"   --->   Operation 6139 'add' 'add_ln712_1969' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6140 [1/1] (0.00ns)   --->   "%sext_ln712_592 = sext i13 %add_ln712_1969"   --->   Operation 6140 'sext' 'sext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6141 [1/1] (1.53ns)   --->   "%add_ln712_1970 = add i14 %sext_ln712_592, i14 %sext_ln712_591"   --->   Operation 6141 'add' 'add_ln712_1970' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1974 = add i15 %zext_ln42_375, i15 %zext_ln717_775"   --->   Operation 6142 'add' 'add_ln712_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6143 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1975 = add i15 %add_ln712_1974, i15 %zext_ln42_341"   --->   Operation 6143 'add' 'add_ln712_1975' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6144 [1/1] (1.52ns)   --->   "%add_ln712_1977 = add i15 %zext_ln717_832, i15 %zext_ln42_432"   --->   Operation 6144 'add' 'add_ln712_1977' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6145 [1/1] (1.41ns)   --->   "%add_ln712_1979 = add i11 %zext_ln42_475, i11 %zext_ln717_962"   --->   Operation 6145 'add' 'add_ln712_1979' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6146 [1/1] (0.00ns)   --->   "%zext_ln712_516 = zext i11 %add_ln712_1979"   --->   Operation 6146 'zext' 'zext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6147 [1/1] (1.54ns)   --->   "%add_ln712_1980 = add i12 %zext_ln712_516, i12 %trunc_ln42_73"   --->   Operation 6147 'add' 'add_ln712_1980' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1985 = add i12 %zext_ln42_595, i12 %zext_ln717_1170"   --->   Operation 6148 'add' 'add_ln712_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6149 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1986 = add i12 %add_ln712_1985, i12 %zext_ln42_574"   --->   Operation 6149 'add' 'add_ln712_1986' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i10 %add_ln712_1879"   --->   Operation 6150 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6151 [1/1] (1.48ns)   --->   "%add_ln712_1988 = add i12 %sext_ln712_2, i12 %zext_ln717_1186"   --->   Operation 6151 'add' 'add_ln712_1988' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6152 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i12 %add_ln712_1988"   --->   Operation 6152 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6153 [1/1] (1.30ns)   --->   "%add_ln712_1989 = add i9 %zext_ln1171_725, i9 %zext_ln1171_897"   --->   Operation 6153 'add' 'add_ln712_1989' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6154 [1/1] (0.00ns)   --->   "%zext_ln712_523 = zext i9 %add_ln712_1989"   --->   Operation 6154 'zext' 'zext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6155 [1/1] (1.36ns)   --->   "%add_ln712_1990 = add i10 %zext_ln712_523, i10 %zext_ln1171_534"   --->   Operation 6155 'add' 'add_ln712_1990' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6156 [1/1] (0.00ns)   --->   "%zext_ln712_524 = zext i10 %add_ln712_1990"   --->   Operation 6156 'zext' 'zext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6157 [1/1] (1.54ns)   --->   "%add_ln712_1991 = add i13 %zext_ln712_524, i13 %sext_ln712_3"   --->   Operation 6157 'add' 'add_ln712_1991' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6158 [1/1] (1.48ns)   --->   "%add_ln712_1998 = add i12 %sext_ln42_164, i12 %sext_ln717_668"   --->   Operation 6158 'add' 'add_ln712_1998' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1999 = add i13 %sext_ln1171_501, i13 %sext_ln717_766"   --->   Operation 6159 'add' 'add_ln712_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6160 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2000 = add i13 %add_ln712_1999, i13 %sext_ln1171_486"   --->   Operation 6160 'add' 'add_ln712_2000' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6161 [1/1] (1.48ns)   --->   "%add_ln712_2003 = add i12 %sext_ln717_807, i12 %sext_ln1171_585"   --->   Operation 6161 'add' 'add_ln712_2003' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6162 [1/1] (0.00ns)   --->   "%sext_ln712_601 = sext i12 %add_ln712_2003"   --->   Operation 6162 'sext' 'sext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6163 [1/1] (1.48ns)   --->   "%add_ln712_2004 = add i12 %sext_ln1171_593, i12 %sext_ln1171_607"   --->   Operation 6163 'add' 'add_ln712_2004' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln712_602 = sext i12 %add_ln712_2004"   --->   Operation 6164 'sext' 'sext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6165 [1/1] (1.54ns)   --->   "%add_ln712_2005 = add i13 %sext_ln712_602, i13 %sext_ln712_601"   --->   Operation 6165 'add' 'add_ln712_2005' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6166 [1/1] (1.54ns)   --->   "%add_ln712_2006 = add i13 %sext_ln717_974, i13 %sext_ln717_990"   --->   Operation 6166 'add' 'add_ln712_2006' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6167 [1/1] (1.48ns)   --->   "%add_ln712_2007 = add i12 %sext_ln42_351, i12 %zext_ln717_629"   --->   Operation 6167 'add' 'add_ln712_2007' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6168 [1/1] (0.00ns)   --->   "%sext_ln712_605 = sext i12 %add_ln712_2007"   --->   Operation 6168 'sext' 'sext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6169 [1/1] (1.54ns)   --->   "%add_ln712_2008 = add i13 %sext_ln712_605, i13 %sext_ln42_323"   --->   Operation 6169 'add' 'add_ln712_2008' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6170 [1/1] (0.00ns)   --->   "%zext_ln712_526 = zext i12 %add_ln712_2014"   --->   Operation 6170 'zext' 'zext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6171 [1/1] (0.00ns)   --->   "%zext_ln712_527 = zext i12 %add_ln712_2015"   --->   Operation 6171 'zext' 'zext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2018 = add i15 %add_ln712_2017, i15 %zext_ln712_527"   --->   Operation 6172 'add' 'add_ln712_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6173 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2019 = add i15 %add_ln712_2018, i15 %zext_ln712_526"   --->   Operation 6173 'add' 'add_ln712_2019' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6174 [1/1] (1.52ns)   --->   "%add_ln712_2020 = add i15 %zext_ln717_964, i15 %zext_ln717_1014"   --->   Operation 6174 'add' 'add_ln712_2020' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6175 [1/1] (0.00ns)   --->   "%zext_ln712_530 = zext i15 %add_ln712_2020"   --->   Operation 6175 'zext' 'zext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6176 [1/1] (0.00ns)   --->   "%zext_ln712_531 = zext i12 %add_ln712_2022"   --->   Operation 6176 'zext' 'zext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6177 [1/1] (1.53ns)   --->   "%add_ln712_2023 = add i16 %zext_ln712_531, i16 %zext_ln712_530"   --->   Operation 6177 'add' 'add_ln712_2023' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6178 [1/1] (1.52ns)   --->   "%add_ln712_2024 = add i15 %zext_ln42_586, i15 %zext_ln717_1124"   --->   Operation 6178 'add' 'add_ln712_2024' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6179 [1/1] (0.00ns)   --->   "%zext_ln712_532 = zext i15 %add_ln712_2024"   --->   Operation 6179 'zext' 'zext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6180 [1/1] (1.36ns)   --->   "%add_ln712_2025 = add i10 %zext_ln1171_915, i10 896"   --->   Operation 6180 'add' 'add_ln712_2025' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6181 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i10 %add_ln712_2025"   --->   Operation 6181 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6182 [1/1] (1.41ns)   --->   "%add_ln712_2026 = add i12 %sext_ln712_6, i12 %zext_ln42_610"   --->   Operation 6182 'add' 'add_ln712_2026' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6183 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i12 %add_ln712_2026"   --->   Operation 6183 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6184 [1/1] (1.53ns)   --->   "%add_ln712_2027 = add i16 %sext_ln712_7, i16 %zext_ln712_532"   --->   Operation 6184 'add' 'add_ln712_2027' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6185 [1/1] (1.48ns)   --->   "%add_ln712_2035 = add i12 %sext_ln717_605, i12 %sext_ln717_650"   --->   Operation 6185 'add' 'add_ln712_2035' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2036 = add i13 %sext_ln1171_506, i13 %sext_ln717_797"   --->   Operation 6186 'add' 'add_ln712_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6187 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2037 = add i13 %add_ln712_2036, i13 %sext_ln1171_489"   --->   Operation 6187 'add' 'add_ln712_2037' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6188 [1/1] (0.00ns)   --->   "%sext_ln712_616 = sext i10 %add_ln712_2040"   --->   Operation 6188 'sext' 'sext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6189 [1/1] (0.00ns)   --->   "%sext_ln712_617 = sext i13 %add_ln712_2041"   --->   Operation 6189 'sext' 'sext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2042 = add i14 %sext_ln712_617, i14 %sext_ln1171_595"   --->   Operation 6190 'add' 'add_ln712_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6191 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2043 = add i14 %add_ln712_2042, i14 %sext_ln712_616"   --->   Operation 6191 'add' 'add_ln712_2043' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6192 [1/1] (1.48ns)   --->   "%add_ln712_2044 = add i13 %sext_ln1171_645, i13 %zext_ln42_652"   --->   Operation 6192 'add' 'add_ln712_2044' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6193 [1/1] (1.52ns)   --->   "%add_ln712_2045 = add i15 %zext_ln42_346, i15 %zext_ln717_766"   --->   Operation 6193 'add' 'add_ln712_2045' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6194 [1/1] (0.00ns)   --->   "%zext_ln712_533 = zext i15 %add_ln712_2045"   --->   Operation 6194 'zext' 'zext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6195 [1/1] (1.53ns)   --->   "%add_ln712_2046 = add i16 %zext_ln712_533, i16 %zext_ln717_683"   --->   Operation 6195 'add' 'add_ln712_2046' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6196 [1/1] (1.52ns)   --->   "%add_ln712_2050 = add i15 %zext_ln717_776, i15 %zext_ln717_787"   --->   Operation 6196 'add' 'add_ln712_2050' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2051 = add i15 %zext_ln42_409, i15 %zext_ln717_839"   --->   Operation 6197 'add' 'add_ln712_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6198 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2052 = add i15 %add_ln712_2051, i15 %zext_ln42_396"   --->   Operation 6198 'add' 'add_ln712_2052' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2055 = add i15 %zext_ln42_525, i15 %zext_ln717_1039"   --->   Operation 6199 'add' 'add_ln712_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6200 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2056 = add i15 %add_ln712_2055, i15 %zext_ln42_479"   --->   Operation 6200 'add' 'add_ln712_2056' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6201 [1/1] (0.00ns)   --->   "%zext_ln712_538 = zext i11 %add_ln712_2059"   --->   Operation 6201 'zext' 'zext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6202 [1/1] (0.00ns)   --->   "%zext_ln712_539 = zext i11 %add_ln712_2060"   --->   Operation 6202 'zext' 'zext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2061 = add i12 %zext_ln712_539, i12 %zext_ln42_585"   --->   Operation 6203 'add' 'add_ln712_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6204 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2062 = add i12 %add_ln712_2061, i12 %zext_ln712_538"   --->   Operation 6204 'add' 'add_ln712_2062' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6205 [1/1] (1.30ns)   --->   "%add_ln712_2065 = add i9 %zext_ln1171_787, i9 %zext_ln1171_855"   --->   Operation 6205 'add' 'add_ln712_2065' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6206 [1/1] (0.00ns)   --->   "%zext_ln712_542 = zext i9 %add_ln712_2065"   --->   Operation 6206 'zext' 'zext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6207 [1/1] (1.36ns)   --->   "%add_ln712_2066 = add i10 %zext_ln712_542, i10 %zext_ln1171_749"   --->   Operation 6207 'add' 'add_ln712_2066' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6208 [1/1] (1.48ns)   --->   "%add_ln712_2071 = add i12 %sext_ln42_100, i12 %sext_ln1171_379"   --->   Operation 6208 'add' 'add_ln712_2071' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2072 = add i12 %sext_ln717_530, i12 %sext_ln1171_399"   --->   Operation 6209 'add' 'add_ln712_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6210 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2073 = add i12 %add_ln712_2072, i12 %sext_ln42_109"   --->   Operation 6210 'add' 'add_ln712_2073' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2075 = add i13 %sext_ln717_618, i13 %sext_ln42_165"   --->   Operation 6211 'add' 'add_ln712_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6212 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2076 = add i13 %add_ln712_2075, i13 %sext_ln42_144"   --->   Operation 6212 'add' 'add_ln712_2076' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2077 = add i13 %sext_ln717_680, i13 %sext_ln717_725"   --->   Operation 6213 'add' 'add_ln712_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6214 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2078 = add i13 %add_ln712_2077, i13 %sext_ln717_674"   --->   Operation 6214 'add' 'add_ln712_2078' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6215 [1/1] (1.54ns)   --->   "%add_ln712_2081 = add i13 %sext_ln42_216, i13 %sext_ln1171_544"   --->   Operation 6215 'add' 'add_ln712_2081' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6216 [1/1] (0.00ns)   --->   "%sext_ln712_627 = sext i13 %add_ln712_2081"   --->   Operation 6216 'sext' 'sext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6217 [1/1] (1.53ns)   --->   "%add_ln712_2082 = add i14 %sext_ln712_627, i14 %sext_ln42_194"   --->   Operation 6217 'add' 'add_ln712_2082' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2083 = add i13 %sext_ln42_253, i13 %sext_ln717_902"   --->   Operation 6218 'add' 'add_ln712_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6219 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2084 = add i13 %add_ln712_2083, i13 %sext_ln42_236"   --->   Operation 6219 'add' 'add_ln712_2084' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6220 [1/1] (1.48ns)   --->   "%add_ln712_2086 = add i12 %sext_ln1171_610, i12 %sext_ln717_954"   --->   Operation 6220 'add' 'add_ln712_2086' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln712_631 = sext i12 %add_ln712_2086"   --->   Operation 6221 'sext' 'sext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6222 [1/1] (1.54ns)   --->   "%add_ln712_2087 = add i13 %sext_ln712_631, i13 %sext_ln717_905"   --->   Operation 6222 'add' 'add_ln712_2087' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6223 [1/1] (0.00ns)   --->   "%zext_ln712_545 = zext i15 %add_ln712_2093"   --->   Operation 6223 'zext' 'zext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6224 [1/1] (0.00ns)   --->   "%zext_ln712_546 = zext i15 %add_ln712_2094"   --->   Operation 6224 'zext' 'zext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2095 = add i16 %zext_ln712_546, i16 %zext_ln717_710"   --->   Operation 6225 'add' 'add_ln712_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6226 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2096 = add i16 %add_ln712_2095, i16 %zext_ln712_545"   --->   Operation 6226 'add' 'add_ln712_2096' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6227 [1/1] (0.00ns)   --->   "%zext_ln712_547 = zext i12 %add_ln712_2097"   --->   Operation 6227 'zext' 'zext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2098 = add i15 %zext_ln712_547, i15 %zext_ln717_838"   --->   Operation 6228 'add' 'add_ln712_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6229 [1/1] (0.00ns)   --->   "%zext_ln712_549 = zext i13 %add_ln712_2100"   --->   Operation 6229 'zext' 'zext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6230 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2101 = add i15 %zext_ln712_549, i15 %add_ln712_2098"   --->   Operation 6230 'add' 'add_ln712_2101' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6231 [1/1] (1.52ns)   --->   "%add_ln712_2103 = add i15 %zext_ln717_1043, i15 %zext_ln42_578"   --->   Operation 6231 'add' 'add_ln712_2103' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6232 [1/1] (0.00ns)   --->   "%zext_ln712_551 = zext i15 %add_ln712_2103"   --->   Operation 6232 'zext' 'zext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6233 [1/1] (1.53ns)   --->   "%add_ln712_2104 = add i16 %zext_ln712_551, i16 %zext_ln717_978"   --->   Operation 6233 'add' 'add_ln712_2104' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2105 = add i11 %zext_ln42_592, i11 %zext_ln717_1151"   --->   Operation 6234 'add' 'add_ln712_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6235 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2106 = add i11 %add_ln712_2105, i11 %zext_ln717_1113"   --->   Operation 6235 'add' 'add_ln712_2106' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6236 [1/1] (0.00ns)   --->   "%zext_ln712_553 = zext i12 %add_ln712_2108"   --->   Operation 6236 'zext' 'zext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2109 = add i13 %zext_ln712_553, i13 %zext_ln42_626"   --->   Operation 6237 'add' 'add_ln712_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6238 [1/1] (0.00ns)   --->   "%zext_ln712_555 = zext i11 %add_ln712_2111"   --->   Operation 6238 'zext' 'zext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6239 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2112 = add i13 %zext_ln712_555, i13 %add_ln712_2109"   --->   Operation 6239 'add' 'add_ln712_2112' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2116 = add i12 %sext_ln717_494, i12 %sext_ln42_113"   --->   Operation 6240 'add' 'add_ln712_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6241 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2117 = add i12 %add_ln712_2116, i12 %sext_ln717_473"   --->   Operation 6241 'add' 'add_ln712_2117' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6242 [1/1] (1.53ns)   --->   "%add_ln712_2118 = add i14 %sext_ln717_536, i14 %sext_ln42_131"   --->   Operation 6242 'add' 'add_ln712_2118' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6243 [1/1] (1.41ns)   --->   "%add_ln712_2119 = add i11 %sext_ln717_604, i11 %sext_ln1171_474"   --->   Operation 6243 'add' 'add_ln712_2119' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6244 [1/1] (1.54ns)   --->   "%add_ln712_2122 = add i13 %sext_ln1171_501, i13 %sext_ln1171_528"   --->   Operation 6244 'add' 'add_ln712_2122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6245 [1/1] (1.54ns)   --->   "%add_ln712_2123 = add i13 %sext_ln1171_551, i13 %sext_ln1171_589"   --->   Operation 6245 'add' 'add_ln712_2123' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2125 = add i14 %sext_ln42_258, i14 %sext_ln42_265"   --->   Operation 6246 'add' 'add_ln712_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6247 [1/1] (0.00ns)   --->   "%sext_ln712_639 = sext i13 %add_ln712_2126"   --->   Operation 6247 'sext' 'sext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6248 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2127 = add i14 %sext_ln712_639, i14 %add_ln712_2125"   --->   Operation 6248 'add' 'add_ln712_2127' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6249 [1/1] (1.52ns)   --->   "%add_ln712_2130 = add i15 %zext_ln717_741, i15 %zext_ln42_366"   --->   Operation 6249 'add' 'add_ln712_2130' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6250 [1/1] (0.00ns)   --->   "%zext_ln712_557 = zext i15 %add_ln712_2130"   --->   Operation 6250 'zext' 'zext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6251 [1/1] (1.53ns)   --->   "%add_ln712_2131 = add i16 %zext_ln712_557, i16 %zext_ln717_686"   --->   Operation 6251 'add' 'add_ln712_2131' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6252 [1/1] (1.52ns)   --->   "%add_ln712_2132 = add i15 %zext_ln42_400, i15 %zext_ln717_942"   --->   Operation 6252 'add' 'add_ln712_2132' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6253 [1/1] (0.00ns)   --->   "%zext_ln712_558 = zext i15 %add_ln712_2132"   --->   Operation 6253 'zext' 'zext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6254 [1/1] (1.52ns)   --->   "%add_ln712_2133 = add i15 %zext_ln42_483, i15 %zext_ln717_980"   --->   Operation 6254 'add' 'add_ln712_2133' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6255 [1/1] (0.00ns)   --->   "%zext_ln712_559 = zext i15 %add_ln712_2133"   --->   Operation 6255 'zext' 'zext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6256 [1/1] (1.53ns)   --->   "%add_ln712_2134 = add i16 %zext_ln712_559, i16 %zext_ln712_558"   --->   Operation 6256 'add' 'add_ln712_2134' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6257 [1/1] (0.00ns)   --->   "%zext_ln712_560 = zext i15 %add_ln712_2136"   --->   Operation 6257 'zext' 'zext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6258 [1/1] (0.00ns)   --->   "%zext_ln712_561 = zext i15 %add_ln712_2137"   --->   Operation 6258 'zext' 'zext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2138 = add i16 %zext_ln712_561, i16 %zext_ln712_560"   --->   Operation 6259 'add' 'add_ln712_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6260 [1/1] (0.00ns)   --->   "%zext_ln712_563 = zext i11 %add_ln712_2141"   --->   Operation 6260 'zext' 'zext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6261 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2142 = add i16 %zext_ln712_563, i16 %add_ln712_2138"   --->   Operation 6261 'add' 'add_ln712_2142' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6262 [1/1] (1.54ns)   --->   "%add_ln712_2145 = add i13 %sext_ln717_529, i13 %sext_ln42_154"   --->   Operation 6262 'add' 'add_ln712_2145' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6263 [1/1] (1.54ns)   --->   "%add_ln712_2146 = add i13 %sext_ln717_637, i13 %sext_ln42_178"   --->   Operation 6263 'add' 'add_ln712_2146' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6264 [1/1] (1.41ns)   --->   "%add_ln712_2149 = add i11 %sext_ln1171_510, i11 %sext_ln717_743"   --->   Operation 6264 'add' 'add_ln712_2149' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6265 [1/1] (0.00ns)   --->   "%sext_ln712_645 = sext i11 %add_ln712_2149"   --->   Operation 6265 'sext' 'sext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6266 [1/1] (1.54ns)   --->   "%add_ln712_2150 = add i13 %sext_ln712_645, i13 %sext_ln717_736"   --->   Operation 6266 'add' 'add_ln712_2150' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6267 [1/1] (1.54ns)   --->   "%add_ln712_2151 = add i13 %sext_ln42_230, i13 %sext_ln1171_572"   --->   Operation 6267 'add' 'add_ln712_2151' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2155 = add i13 %sext_ln717_912, i13 %sext_ln42_269"   --->   Operation 6268 'add' 'add_ln712_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6269 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2156 = add i13 %add_ln712_2155, i13 %sext_ln1171_592"   --->   Operation 6269 'add' 'add_ln712_2156' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6270 [1/1] (1.54ns)   --->   "%add_ln712_2157 = add i13 %sext_ln1171_621, i13 %sext_ln42_293"   --->   Operation 6270 'add' 'add_ln712_2157' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6271 [1/1] (1.30ns)   --->   "%add_ln712_2160 = add i9 %sext_ln42_334, i9 %sext_ln1171_662"   --->   Operation 6271 'add' 'add_ln712_2160' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2162 = add i15 %zext_ln42_277, i15 %zext_ln717_653"   --->   Operation 6272 'add' 'add_ln712_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6273 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2163 = add i15 %add_ln712_2162, i15 %zext_ln42_264"   --->   Operation 6273 'add' 'add_ln712_2163' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6274 [1/1] (1.52ns)   --->   "%add_ln712_2167 = add i15 %zext_ln717_669, i15 %zext_ln42_327"   --->   Operation 6274 'add' 'add_ln712_2167' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6275 [1/1] (1.48ns)   --->   "%add_ln712_2168 = add i12 %zext_ln717_706, i12 %zext_ln717_744"   --->   Operation 6275 'add' 'add_ln712_2168' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6276 [1/1] (0.00ns)   --->   "%zext_ln712_566 = zext i12 %add_ln712_2168"   --->   Operation 6276 'zext' 'zext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6277 [1/1] (1.52ns)   --->   "%add_ln712_2169 = add i15 %zext_ln712_566, i15 %zext_ln717_697"   --->   Operation 6277 'add' 'add_ln712_2169' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2171 = add i15 %zext_ln42_392, i15 %zext_ln717_804"   --->   Operation 6278 'add' 'add_ln712_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6279 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2172 = add i15 %add_ln712_2171, i15 %zext_ln42_371"   --->   Operation 6279 'add' 'add_ln712_2172' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6280 [1/1] (1.48ns)   --->   "%add_ln712_2173 = add i12 %zext_ln717_904, i12 %zext_ln717_910"   --->   Operation 6280 'add' 'add_ln712_2173' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6281 [1/1] (0.00ns)   --->   "%zext_ln712_569 = zext i12 %add_ln712_2173"   --->   Operation 6281 'zext' 'zext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6282 [1/1] (1.52ns)   --->   "%add_ln712_2174 = add i15 %zext_ln712_569, i15 %zext_ln717_852"   --->   Operation 6282 'add' 'add_ln712_2174' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6283 [1/1] (1.52ns)   --->   "%add_ln712_2177 = add i15 %zext_ln717_980, i15 %zext_ln42_538"   --->   Operation 6283 'add' 'add_ln712_2177' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6284 [1/1] (0.00ns)   --->   "%zext_ln712_571 = zext i15 %add_ln712_2177"   --->   Operation 6284 'zext' 'zext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6285 [1/1] (1.53ns)   --->   "%add_ln712_2178 = add i16 %zext_ln712_571, i16 %zext_ln717_951"   --->   Operation 6285 'add' 'add_ln712_2178' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6286 [1/1] (0.00ns)   --->   "%zext_ln712_572 = zext i12 %add_ln712_2179"   --->   Operation 6286 'zext' 'zext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6287 [1/1] (1.54ns)   --->   "%add_ln712_2180 = add i13 %zext_ln712_572, i13 %zext_ln42_559"   --->   Operation 6287 'add' 'add_ln712_2180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2183 = add i15 %add_ln712_2182, i15 %zext_ln42_612"   --->   Operation 6288 'add' 'add_ln712_2183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6289 [1/1] (0.00ns)   --->   "%zext_ln712_575 = zext i10 %add_ln712_2185"   --->   Operation 6289 'zext' 'zext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6290 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2186 = add i15 %zext_ln712_575, i15 %add_ln712_2183"   --->   Operation 6290 'add' 'add_ln712_2186' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6291 [1/1] (1.48ns)   --->   "%add_ln712_2190 = add i12 %sext_ln1171_367, i12 %sext_ln1171_379"   --->   Operation 6291 'add' 'add_ln712_2190' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2191 = add i13 %sext_ln1171_409, i13 %sext_ln717_612"   --->   Operation 6292 'add' 'add_ln712_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6293 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2192 = add i13 %add_ln712_2191, i13 %sext_ln717_513"   --->   Operation 6293 'add' 'add_ln712_2192' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6294 [1/1] (1.54ns)   --->   "%add_ln712_2194 = add i13 %sext_ln717_657, i13 %sext_ln42_182"   --->   Operation 6294 'add' 'add_ln712_2194' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6295 [1/1] (0.00ns)   --->   "%sext_ln712_658 = sext i13 %add_ln712_2194"   --->   Operation 6295 'sext' 'sext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln712_659 = sext i12 %add_ln712_2195"   --->   Operation 6296 'sext' 'sext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6297 [1/1] (1.54ns)   --->   "%add_ln712_2196 = add i13 %sext_ln712_659, i13 %sext_ln1171_521"   --->   Operation 6297 'add' 'add_ln712_2196' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6298 [1/1] (0.00ns)   --->   "%sext_ln712_660 = sext i13 %add_ln712_2196"   --->   Operation 6298 'sext' 'sext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6299 [1/1] (1.53ns)   --->   "%add_ln712_2197 = add i14 %sext_ln712_660, i14 %sext_ln712_658"   --->   Operation 6299 'add' 'add_ln712_2197' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6300 [1/1] (1.36ns)   --->   "%add_ln712_2200 = add i10 %sext_ln42_275, i10 %sext_ln717_946"   --->   Operation 6300 'add' 'add_ln712_2200' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6301 [1/1] (0.00ns)   --->   "%sext_ln712_663 = sext i10 %add_ln712_2200"   --->   Operation 6301 'sext' 'sext_ln712_663' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6302 [1/1] (1.48ns)   --->   "%add_ln712_2201 = add i12 %sext_ln712_663, i12 %sext_ln717_925"   --->   Operation 6302 'add' 'add_ln712_2201' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6303 [1/1] (1.41ns)   --->   "%add_ln712_2203 = add i11 %sext_ln1171_635, i11 %sext_ln1171_672"   --->   Operation 6303 'add' 'add_ln712_2203' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6304 [1/1] (0.00ns)   --->   "%sext_ln712_666 = sext i11 %add_ln712_2203"   --->   Operation 6304 'sext' 'sext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6305 [1/1] (1.48ns)   --->   "%add_ln712_2204 = add i12 %sext_ln712_666, i12 %sext_ln1171_624"   --->   Operation 6305 'add' 'add_ln712_2204' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2205 = add i12 %trunc_ln42_51, i12 %zext_ln717_679"   --->   Operation 6306 'add' 'add_ln712_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6307 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2206 = add i12 %add_ln712_2205, i12 %zext_ln717_657"   --->   Operation 6307 'add' 'add_ln712_2206' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6308 [1/1] (0.00ns)   --->   "%zext_ln712_578 = zext i12 %add_ln712_2210"   --->   Operation 6308 'zext' 'zext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2212 = add i15 %add_ln712_2211, i15 %zext_ln42_357"   --->   Operation 6309 'add' 'add_ln712_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6310 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2213 = add i15 %add_ln712_2212, i15 %zext_ln712_578"   --->   Operation 6310 'add' 'add_ln712_2213' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6311 [1/1] (0.00ns)   --->   "%zext_ln712_580 = zext i15 %add_ln712_2214"   --->   Operation 6311 'zext' 'zext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6312 [1/1] (0.00ns)   --->   "%zext_ln712_581 = zext i15 %add_ln712_2215"   --->   Operation 6312 'zext' 'zext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2216 = add i16 %zext_ln712_581, i16 %zext_ln717_966"   --->   Operation 6313 'add' 'add_ln712_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6314 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2217 = add i16 %add_ln712_2216, i16 %zext_ln712_580"   --->   Operation 6314 'add' 'add_ln712_2217' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6315 [1/1] (1.52ns)   --->   "%add_ln712_2220 = add i15 %zext_ln717_1137, i15 %zext_ln717_1143"   --->   Operation 6315 'add' 'add_ln712_2220' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6316 [1/1] (0.00ns)   --->   "%zext_ln712_583 = zext i15 %add_ln712_2220"   --->   Operation 6316 'zext' 'zext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6317 [1/1] (1.53ns)   --->   "%add_ln712_2221 = add i16 %zext_ln712_583, i16 %zext_ln717_1114"   --->   Operation 6317 'add' 'add_ln712_2221' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6318 [1/1] (0.00ns)   --->   "%zext_ln712_584 = zext i11 %add_ln712_2223"   --->   Operation 6318 'zext' 'zext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2224 = add i12 %zext_ln712_584, i12 %zext_ln42_611"   --->   Operation 6319 'add' 'add_ln712_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6320 [1/1] (0.00ns)   --->   "%zext_ln712_586 = zext i10 %add_ln712_2226"   --->   Operation 6320 'zext' 'zext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6321 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2227 = add i12 %zext_ln712_586, i12 %add_ln712_2224"   --->   Operation 6321 'add' 'add_ln712_2227' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6322 [1/1] (1.41ns)   --->   "%add_ln712_2231 = add i11 %sext_ln717_499, i11 %sext_ln1171_395"   --->   Operation 6322 'add' 'add_ln712_2231' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2232 = add i13 %sext_ln1171_441, i13 %sext_ln717_643"   --->   Operation 6323 'add' 'add_ln712_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6324 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2233 = add i13 %add_ln712_2232, i13 %sext_ln1171_414"   --->   Operation 6324 'add' 'add_ln712_2233' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2236 = add i13 %sext_ln717_803, i13 %sext_ln1171_544"   --->   Operation 6325 'add' 'add_ln712_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6326 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2237 = add i13 %add_ln712_2236, i13 %sext_ln1171_512"   --->   Operation 6326 'add' 'add_ln712_2237' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6327 [1/1] (1.54ns)   --->   "%add_ln712_2240 = add i13 %sext_ln1171_559, i13 %sext_ln1171_609"   --->   Operation 6327 'add' 'add_ln712_2240' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6328 [1/1] (0.00ns)   --->   "%sext_ln712_676 = sext i13 %add_ln712_2240"   --->   Operation 6328 'sext' 'sext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6329 [1/1] (0.00ns)   --->   "%sext_ln712_677 = sext i11 %add_ln712_2241"   --->   Operation 6329 'sext' 'sext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6330 [1/1] (1.48ns)   --->   "%add_ln712_2242 = add i12 %sext_ln712_677, i12 %sext_ln1171_622"   --->   Operation 6330 'add' 'add_ln712_2242' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6331 [1/1] (0.00ns)   --->   "%sext_ln712_678 = sext i12 %add_ln712_2242"   --->   Operation 6331 'sext' 'sext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6332 [1/1] (1.53ns)   --->   "%add_ln712_2243 = add i14 %sext_ln712_678, i14 %sext_ln712_676"   --->   Operation 6332 'add' 'add_ln712_2243' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2244 = add i16 %sext_ln717_1077, i16 %zext_ln717_606"   --->   Operation 6333 'add' 'add_ln712_2244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6334 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2245 = add i16 %add_ln712_2244, i16 %sext_ln717_1066"   --->   Operation 6334 'add' 'add_ln712_2245' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6335 [1/1] (1.52ns)   --->   "%add_ln712_2246 = add i15 %zext_ln717_653, i15 %zext_ln717_681"   --->   Operation 6335 'add' 'add_ln712_2246' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6336 [1/1] (0.00ns)   --->   "%zext_ln712_588 = zext i15 %add_ln712_2246"   --->   Operation 6336 'zext' 'zext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6337 [1/1] (1.53ns)   --->   "%add_ln712_2247 = add i16 %zext_ln712_588, i16 %zext_ln717_631"   --->   Operation 6337 'add' 'add_ln712_2247' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6338 [1/1] (1.52ns)   --->   "%add_ln712_2252 = add i15 %zext_ln717_784, i15 %zext_ln42_405"   --->   Operation 6338 'add' 'add_ln712_2252' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6339 [1/1] (1.48ns)   --->   "%add_ln712_2255 = add i11 %mult_V_1472, i11 %zext_ln42_439"   --->   Operation 6339 'add' 'add_ln712_2255' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6340 [1/1] (1.52ns)   --->   "%add_ln712_2256 = add i15 %zext_ln717_961, i15 %zext_ln717_970"   --->   Operation 6340 'add' 'add_ln712_2256' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6341 [1/1] (1.52ns)   --->   "%add_ln712_2260 = add i15 %zext_ln717_984, i15 %zext_ln717_1034"   --->   Operation 6341 'add' 'add_ln712_2260' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2261 = add i12 %zext_ln717_1129, i12 %zext_ln42_610"   --->   Operation 6342 'add' 'add_ln712_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6343 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2262 = add i12 %add_ln712_2261, i12 %zext_ln42_588"   --->   Operation 6343 'add' 'add_ln712_2262' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6344 [1/1] (0.00ns)   --->   "%zext_ln712_595 = zext i15 %add_ln712_2265"   --->   Operation 6344 'zext' 'zext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6345 [1/1] (0.00ns)   --->   "%zext_ln712_596 = zext i9 %add_ln712_2266"   --->   Operation 6345 'zext' 'zext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6346 [1/1] (1.36ns)   --->   "%add_ln712_2267 = add i10 %zext_ln712_596, i10 960"   --->   Operation 6346 'add' 'add_ln712_2267' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6347 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i10 %add_ln712_2267"   --->   Operation 6347 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6348 [1/1] (1.53ns)   --->   "%add_ln712_2268 = add i16 %sext_ln712_8, i16 %zext_ln712_595"   --->   Operation 6348 'add' 'add_ln712_2268' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2273 = add i10 %sext_ln717_597, i10 %sext_ln1171_479"   --->   Operation 6349 'add' 'add_ln712_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6350 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_2274 = add i10 %add_ln712_2273, i10 %sext_ln1171_389"   --->   Operation 6350 'add' 'add_ln712_2274' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2276 = add i13 %sext_ln1171_562, i13 %sext_ln42_256"   --->   Operation 6351 'add' 'add_ln712_2276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6352 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2277 = add i13 %add_ln712_2276, i13 %sext_ln717_806"   --->   Operation 6352 'add' 'add_ln712_2277' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6353 [1/1] (1.48ns)   --->   "%add_ln712_2278 = add i12 %sext_ln717_931, i12 %sext_ln717_954"   --->   Operation 6353 'add' 'add_ln712_2278' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6354 [1/1] (0.00ns)   --->   "%sext_ln712_683 = sext i12 %add_ln712_2278"   --->   Operation 6354 'sext' 'sext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6355 [1/1] (1.54ns)   --->   "%add_ln712_2279 = add i13 %sext_ln712_683, i13 %sext_ln717_904"   --->   Operation 6355 'add' 'add_ln712_2279' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6356 [1/1] (1.41ns)   --->   "%add_ln712_2282 = add i12 %sext_ln717_1042, i12 %zext_ln42_646"   --->   Operation 6356 'add' 'add_ln712_2282' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6357 [1/1] (1.48ns)   --->   "%add_ln712_2283 = add i12 %zext_ln717_619, i12 %zext_ln717_644"   --->   Operation 6357 'add' 'add_ln712_2283' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6358 [1/1] (0.00ns)   --->   "%zext_ln712_597 = zext i12 %add_ln712_2283"   --->   Operation 6358 'zext' 'zext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6359 [1/1] (1.52ns)   --->   "%add_ln712_2284 = add i15 %zext_ln712_597, i15 %zext_ln717_610"   --->   Operation 6359 'add' 'add_ln712_2284' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6360 [1/1] (0.00ns)   --->   "%zext_ln712_599 = zext i15 %add_ln712_2286"   --->   Operation 6360 'zext' 'zext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2287 = add i16 %zext_ln712_599, i16 %zext_ln717_673"   --->   Operation 6361 'add' 'add_ln712_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6362 [1/1] (0.00ns)   --->   "%zext_ln712_601 = zext i15 %add_ln712_2289"   --->   Operation 6362 'zext' 'zext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6363 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2290 = add i16 %zext_ln712_601, i16 %add_ln712_2287"   --->   Operation 6363 'add' 'add_ln712_2290' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6364 [1/1] (1.52ns)   --->   "%add_ln712_2293 = add i15 %zext_ln717_773, i15 %zext_ln717_787"   --->   Operation 6364 'add' 'add_ln712_2293' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2294 = add i12 %zext_ln42_407, i12 %zext_ln717_826"   --->   Operation 6365 'add' 'add_ln712_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6366 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2295 = add i12 %add_ln712_2294, i12 %zext_ln1171_658"   --->   Operation 6366 'add' 'add_ln712_2295' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6367 [1/1] (1.52ns)   --->   "%add_ln712_2297 = add i15 %zext_ln42_427, i15 %zext_ln717_858"   --->   Operation 6367 'add' 'add_ln712_2297' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6368 [1/1] (0.00ns)   --->   "%zext_ln712_608 = zext i12 %add_ln712_2304"   --->   Operation 6368 'zext' 'zext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6369 [1/1] (0.00ns)   --->   "%zext_ln712_609 = zext i11 %add_ln712_2305"   --->   Operation 6369 'zext' 'zext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2306 = add i15 %zext_ln712_609, i15 %zext_ln717_1074"   --->   Operation 6370 'add' 'add_ln712_2306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6371 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2307 = add i15 %add_ln712_2306, i15 %zext_ln712_608"   --->   Operation 6371 'add' 'add_ln712_2307' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2309 = add i15 %add_ln712_2308, i15 %zext_ln42_604"   --->   Operation 6372 'add' 'add_ln712_2309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6373 [1/1] (0.00ns)   --->   "%zext_ln712_612 = zext i10 %add_ln712_2311"   --->   Operation 6373 'zext' 'zext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6374 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2312 = add i15 %zext_ln712_612, i15 %add_ln712_2309"   --->   Operation 6374 'add' 'add_ln712_2312' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6375 [1/1] (1.54ns)   --->   "%add_ln712_2316 = add i13 %sext_ln42_108, i13 %sext_ln1171_420"   --->   Operation 6375 'add' 'add_ln712_2316' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6376 [1/1] (1.48ns)   --->   "%add_ln712_2317 = add i12 %sext_ln1171_464, i12 %sext_ln717_698"   --->   Operation 6376 'add' 'add_ln712_2317' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6377 [1/1] (0.00ns)   --->   "%sext_ln712_689 = sext i12 %add_ln712_2317"   --->   Operation 6377 'sext' 'sext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6378 [1/1] (1.54ns)   --->   "%add_ln712_2318 = add i13 %sext_ln712_689, i13 %sext_ln1171_443"   --->   Operation 6378 'add' 'add_ln712_2318' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6379 [1/1] (1.41ns)   --->   "%add_ln712_2321 = add i11 %sext_ln717_743, i11 %sext_ln717_805"   --->   Operation 6379 'add' 'add_ln712_2321' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6380 [1/1] (0.00ns)   --->   "%sext_ln712_692 = sext i11 %add_ln712_2321"   --->   Operation 6380 'sext' 'sext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6381 [1/1] (1.48ns)   --->   "%add_ln712_2322 = add i12 %sext_ln712_692, i12 %sext_ln717_729"   --->   Operation 6381 'add' 'add_ln712_2322' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2329 = add i12 %zext_ln42_272, i12 %zext_ln717_645"   --->   Operation 6382 'add' 'add_ln712_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6383 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2330 = add i12 %add_ln712_2329, i12 %zext_ln717_594"   --->   Operation 6383 'add' 'add_ln712_2330' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2337 = add i12 %zext_ln717_769, i12 %zext_ln42_414"   --->   Operation 6384 'add' 'add_ln712_2337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6385 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2338 = add i12 %add_ln712_2337, i12 %zext_ln42_361"   --->   Operation 6385 'add' 'add_ln712_2338' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2342 = add i15 %zext_ln717_939, i15 %zext_ln42_540"   --->   Operation 6386 'add' 'add_ln712_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6387 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2343 = add i15 %add_ln712_2342, i15 %zext_ln42_461"   --->   Operation 6387 'add' 'add_ln712_2343' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2346 = add i15 %zext_ln42_547, i15 %zext_ln717_1074"   --->   Operation 6388 'add' 'add_ln712_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6389 [1/1] (0.00ns)   --->   "%zext_ln712_623 = zext i11 %add_ln712_2348"   --->   Operation 6389 'zext' 'zext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6390 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2349 = add i15 %zext_ln712_623, i15 %add_ln712_2346"   --->   Operation 6390 'add' 'add_ln712_2349' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6391 [1/1] (1.48ns)   --->   "%add_ln712_2350 = add i11 %zext_ln717_1152, i11 %mult_V_3396"   --->   Operation 6391 'add' 'add_ln712_2350' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6392 [1/1] (0.00ns)   --->   "%zext_ln712_625 = zext i11 %add_ln712_2350"   --->   Operation 6392 'zext' 'zext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6393 [1/1] (1.48ns)   --->   "%add_ln712_2351 = add i12 %zext_ln712_625, i12 %zext_ln42_606"   --->   Operation 6393 'add' 'add_ln712_2351' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6394 [1/1] (1.36ns)   --->   "%add_ln712_2352 = add i9 %zext_ln1171_904, i9 320"   --->   Operation 6394 'add' 'add_ln712_2352' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i9 %add_ln712_2352"   --->   Operation 6395 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6396 [1/1] (1.52ns)   --->   "%add_ln712_2353 = add i16 %sext_ln712_9, i16 %zext_ln717_1223"   --->   Operation 6396 'add' 'add_ln712_2353' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6397 [1/1] (1.53ns)   --->   "%add_ln712_2358 = add i14 %sext_ln42_99, i14 %sext_ln717_460"   --->   Operation 6397 'add' 'add_ln712_2358' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6398 [1/1] (0.00ns)   --->   "%sext_ln712_700 = sext i13 %add_ln712_2359"   --->   Operation 6398 'sext' 'sext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6399 [1/1] (1.53ns)   --->   "%add_ln712_2360 = add i14 %sext_ln712_700, i14 %sext_ln1171_376"   --->   Operation 6399 'add' 'add_ln712_2360' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6400 [1/1] (1.48ns)   --->   "%add_ln712_2362 = add i12 %sext_ln42_127, i12 %sext_ln717_590"   --->   Operation 6400 'add' 'add_ln712_2362' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln712_702 = sext i12 %add_ln712_2362"   --->   Operation 6401 'sext' 'sext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6402 [1/1] (0.00ns)   --->   "%sext_ln712_704 = sext i12 %add_ln712_2364"   --->   Operation 6402 'sext' 'sext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6403 [1/1] (1.54ns)   --->   "%add_ln712_2365 = add i13 %sext_ln712_704, i13 %sext_ln712_702"   --->   Operation 6403 'add' 'add_ln712_2365' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6404 [1/1] (1.48ns)   --->   "%add_ln712_2368 = add i12 %sext_ln1171_531, i12 %sext_ln717_802"   --->   Operation 6404 'add' 'add_ln712_2368' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6405 [1/1] (0.00ns)   --->   "%sext_ln712_708 = sext i12 %add_ln712_2368"   --->   Operation 6405 'sext' 'sext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6406 [1/1] (1.54ns)   --->   "%add_ln712_2369 = add i13 %sext_ln712_708, i13 %sext_ln1171_516"   --->   Operation 6406 'add' 'add_ln712_2369' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6407 [1/1] (1.54ns)   --->   "%add_ln712_2371 = add i13 %sext_ln717_985, i13 %sext_ln717_1029"   --->   Operation 6407 'add' 'add_ln712_2371' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln712_711 = sext i13 %add_ln712_2371"   --->   Operation 6408 'sext' 'sext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6409 [1/1] (1.53ns)   --->   "%add_ln712_2372 = add i14 %sext_ln712_711, i14 %sext_ln1171_546"   --->   Operation 6409 'add' 'add_ln712_2372' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2373 = add i13 %sext_ln717_1080, i13 %sext_ln717_1092"   --->   Operation 6410 'add' 'add_ln712_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6411 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2374 = add i13 %add_ln712_2373, i13 %sext_ln717_1056"   --->   Operation 6411 'add' 'add_ln712_2374' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6412 [1/1] (1.52ns)   --->   "%add_ln712_2379 = add i15 %zext_ln717_751, i15 %zext_ln717_775"   --->   Operation 6412 'add' 'add_ln712_2379' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6413 [1/1] (0.00ns)   --->   "%zext_ln712_627 = zext i15 %add_ln712_2379"   --->   Operation 6413 'zext' 'zext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6414 [1/1] (1.53ns)   --->   "%add_ln712_2380 = add i16 %zext_ln712_627, i16 %zext_ln717_676"   --->   Operation 6414 'add' 'add_ln712_2380' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6415 [1/1] (1.52ns)   --->   "%add_ln712_2382 = add i15 %zext_ln42_384, i15 %zext_ln717_804"   --->   Operation 6415 'add' 'add_ln712_2382' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6416 [1/1] (1.52ns)   --->   "%add_ln712_2383 = add i15 %zext_ln42_446, i15 %zext_ln717_925"   --->   Operation 6416 'add' 'add_ln712_2383' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6417 [1/1] (0.00ns)   --->   "%zext_ln712_630 = zext i12 %add_ln712_2387"   --->   Operation 6417 'zext' 'zext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6418 [1/1] (0.00ns)   --->   "%zext_ln712_631 = zext i11 %add_ln712_2388"   --->   Operation 6418 'zext' 'zext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2389 = add i15 %zext_ln712_631, i15 %zext_ln717_989"   --->   Operation 6419 'add' 'add_ln712_2389' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6420 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2390 = add i15 %add_ln712_2389, i15 %zext_ln712_630"   --->   Operation 6420 'add' 'add_ln712_2390' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2391 = add i15 %zext_ln42_558, i15 %zext_ln717_1120"   --->   Operation 6421 'add' 'add_ln712_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6422 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2392 = add i15 %add_ln712_2391, i15 %zext_ln42_550"   --->   Operation 6422 'add' 'add_ln712_2392' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6423 [1/1] (0.00ns)   --->   "%zext_ln712_634 = zext i12 %add_ln712_2393"   --->   Operation 6423 'zext' 'zext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6424 [1/1] (1.52ns)   --->   "%add_ln712_2394 = add i15 %zext_ln712_634, i15 %zext_ln717_1155"   --->   Operation 6424 'add' 'add_ln712_2394' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6425 [1/1] (1.54ns)   --->   "%add_ln712_2402 = add i13 %sext_ln717_757, i13 %sext_ln42_203"   --->   Operation 6425 'add' 'add_ln712_2402' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6426 [1/1] (1.48ns)   --->   "%add_ln712_2403 = add i12 %zext_ln42, i12 %zext_ln717_608"   --->   Operation 6426 'add' 'add_ln712_2403' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6427 [1/1] (0.00ns)   --->   "%zext_ln712_637 = zext i11 %add_ln712_2407"   --->   Operation 6427 'zext' 'zext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6428 [1/1] (0.00ns)   --->   "%zext_ln712_638 = zext i12 %add_ln712_2408"   --->   Operation 6428 'zext' 'zext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2409 = add i15 %zext_ln712_638, i15 %zext_ln717_705"   --->   Operation 6429 'add' 'add_ln712_2409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6430 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2410 = add i15 %add_ln712_2409, i15 %zext_ln712_637"   --->   Operation 6430 'add' 'add_ln712_2410' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2411 = add i15 %zext_ln42_362, i15 %zext_ln717_761"   --->   Operation 6431 'add' 'add_ln712_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6432 [1/1] (0.00ns)   --->   "%zext_ln712_640 = zext i12 %add_ln712_2413"   --->   Operation 6432 'zext' 'zext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6433 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2414 = add i15 %zext_ln712_640, i15 %add_ln712_2411"   --->   Operation 6433 'add' 'add_ln712_2414' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6434 [1/1] (1.52ns)   --->   "%add_ln712_2417 = add i15 %zext_ln717_929, i15 %zext_ln42_468"   --->   Operation 6434 'add' 'add_ln712_2417' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6435 [1/1] (1.41ns)   --->   "%add_ln712_2420 = add i10 %mult_V_2502, i10 %zext_ln42_549"   --->   Operation 6435 'add' 'add_ln712_2420' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6436 [1/1] (1.48ns)   --->   "%add_ln712_2421 = add i11 %zext_ln717_1099, i11 %mult_V_2950"   --->   Operation 6436 'add' 'add_ln712_2421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6437 [1/1] (1.52ns)   --->   "%add_ln712_2425 = add i15 %zext_ln42_596, i15 %zext_ln717_1157"   --->   Operation 6437 'add' 'add_ln712_2425' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2426 = add i15 %zext_ln42_630, i15 %zext_ln717_1227"   --->   Operation 6438 'add' 'add_ln712_2426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6439 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2427 = add i15 %add_ln712_2426, i15 %zext_ln42_624"   --->   Operation 6439 'add' 'add_ln712_2427' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2436 = add i13 %sext_ln1171_378, i13 %sext_ln717_510"   --->   Operation 6440 'add' 'add_ln712_2436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6441 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2437 = add i13 %add_ln712_2436, i13 %sext_ln1171_361"   --->   Operation 6441 'add' 'add_ln712_2437' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6442 [1/1] (1.36ns)   --->   "%add_ln712_2438 = add i10 %sext_ln1171_405, i10 %sext_ln1171_419"   --->   Operation 6442 'add' 'add_ln712_2438' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6443 [1/1] (0.00ns)   --->   "%sext_ln712_723 = sext i10 %add_ln712_2438"   --->   Operation 6443 'sext' 'sext_ln712_723' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6444 [1/1] (1.54ns)   --->   "%add_ln712_2439 = add i13 %sext_ln712_723, i13 %sext_ln1171_391"   --->   Operation 6444 'add' 'add_ln712_2439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6445 [1/1] (1.48ns)   --->   "%add_ln712_2441 = add i12 %sext_ln1171_484, i12 %sext_ln1171_488"   --->   Operation 6445 'add' 'add_ln712_2441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6446 [1/1] (0.00ns)   --->   "%sext_ln712_726 = sext i12 %add_ln712_2441"   --->   Operation 6446 'sext' 'sext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6447 [1/1] (1.54ns)   --->   "%add_ln712_2442 = add i13 %sext_ln712_726, i13 %sext_ln1171_446"   --->   Operation 6447 'add' 'add_ln712_2442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2443 = add i13 %sext_ln1171_506, i13 %sext_ln1171_534"   --->   Operation 6448 'add' 'add_ln712_2443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6449 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2444 = add i13 %add_ln712_2443, i13 %sext_ln717_731"   --->   Operation 6449 'add' 'add_ln712_2444' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2447 = add i14 %sext_ln1171_547, i14 %sext_ln717_890"   --->   Operation 6450 'add' 'add_ln712_2447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6451 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2448 = add i14 %add_ln712_2447, i14 %sext_ln42_217"   --->   Operation 6451 'add' 'add_ln712_2448' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2449 = add i13 %sext_ln1171_619, i13 %sext_ln1171_623"   --->   Operation 6452 'add' 'add_ln712_2449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6453 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2450 = add i13 %add_ln712_2449, i13 %sext_ln717_905"   --->   Operation 6453 'add' 'add_ln712_2450' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6454 [1/1] (0.00ns)   --->   "%zext_ln712_653 = zext i10 %add_ln712_2454"   --->   Operation 6454 'zext' 'zext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6455 [1/1] (1.52ns)   --->   "%add_ln712_2455 = add i15 %zext_ln712_653, i15 %zext_ln717_653"   --->   Operation 6455 'add' 'add_ln712_2455' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6456 [1/1] (1.52ns)   --->   "%add_ln712_2461 = add i15 %zext_ln717_832, i15 %zext_ln42_428"   --->   Operation 6456 'add' 'add_ln712_2461' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6457 [1/1] (0.00ns)   --->   "%zext_ln712_657 = zext i11 %add_ln712_2464"   --->   Operation 6457 'zext' 'zext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2465 = add i15 %zext_ln712_657, i15 %zext_ln717_873"   --->   Operation 6458 'add' 'add_ln712_2465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6459 [1/1] (0.00ns)   --->   "%zext_ln712_658 = zext i11 %add_ln712_2467"   --->   Operation 6459 'zext' 'zext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6460 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2468 = add i15 %zext_ln712_658, i15 %add_ln712_2465"   --->   Operation 6460 'add' 'add_ln712_2468' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6461 [1/1] (1.52ns)   --->   "%add_ln712_2470 = add i15 %zext_ln717_1039, i15 %zext_ln717_1049"   --->   Operation 6461 'add' 'add_ln712_2470' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6462 [1/1] (0.00ns)   --->   "%zext_ln712_660 = zext i15 %add_ln712_2470"   --->   Operation 6462 'zext' 'zext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6463 [1/1] (1.53ns)   --->   "%add_ln712_2471 = add i16 %zext_ln712_660, i16 %zext_ln717_1021"   --->   Operation 6463 'add' 'add_ln712_2471' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2472 = add i15 %zext_ln42_575, i15 %zext_ln717_1110"   --->   Operation 6464 'add' 'add_ln712_2472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6465 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2473 = add i15 %add_ln712_2472, i15 %zext_ln42_560"   --->   Operation 6465 'add' 'add_ln712_2473' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6466 [1/1] (0.00ns)   --->   "%zext_ln712_662 = zext i15 %add_ln712_2475"   --->   Operation 6466 'zext' 'zext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2476 = add i16 %zext_ln712_662, i16 %zext_ln717_1123"   --->   Operation 6467 'add' 'add_ln712_2476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6468 [1/1] (0.00ns)   --->   "%zext_ln712_665 = zext i11 %add_ln712_2479"   --->   Operation 6468 'zext' 'zext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6469 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2480 = add i16 %zext_ln712_665, i16 %add_ln712_2476"   --->   Operation 6469 'add' 'add_ln712_2480' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6470 [1/1] (1.48ns)   --->   "%add_ln712_2485 = add i12 %sext_ln717_547, i12 %sext_ln717_581"   --->   Operation 6470 'add' 'add_ln712_2485' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6471 [1/1] (0.00ns)   --->   "%sext_ln712_736 = sext i12 %add_ln712_2485"   --->   Operation 6471 'sext' 'sext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6472 [1/1] (1.54ns)   --->   "%add_ln712_2486 = add i13 %sext_ln712_736, i13 %sext_ln717_502"   --->   Operation 6472 'add' 'add_ln712_2486' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6473 [1/1] (1.54ns)   --->   "%add_ln712_2488 = add i13 %sext_ln42_162, i13 %sext_ln717_709"   --->   Operation 6473 'add' 'add_ln712_2488' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6474 [1/1] (1.41ns)   --->   "%add_ln712_2489 = add i11 %sext_ln717_796, i11 %sext_ln717_813"   --->   Operation 6474 'add' 'add_ln712_2489' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6475 [1/1] (1.54ns)   --->   "%add_ln712_2493 = add i13 %sext_ln1171_554, i13 %sext_ln717_893"   --->   Operation 6475 'add' 'add_ln712_2493' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2494 = add i12 %sext_ln1171_624, i12 %sext_ln717_1010"   --->   Operation 6476 'add' 'add_ln712_2494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6477 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2495 = add i12 %add_ln712_2494, i12 %sext_ln42_280"   --->   Operation 6477 'add' 'add_ln712_2495' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2498 = add i10 %mult_V_520, i10 %zext_ln42_355"   --->   Operation 6478 'add' 'add_ln712_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6479 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_2499 = add i10 %add_ln712_2498, i10 %zext_ln42_296"   --->   Operation 6479 'add' 'add_ln712_2499' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6480 [1/1] (1.52ns)   --->   "%add_ln712_2503 = add i15 %zext_ln717_776, i15 %zext_ln717_788"   --->   Operation 6480 'add' 'add_ln712_2503' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6481 [1/1] (1.52ns)   --->   "%add_ln712_2504 = add i15 %zext_ln717_835, i15 %zext_ln717_846"   --->   Operation 6481 'add' 'add_ln712_2504' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6482 [1/1] (1.48ns)   --->   "%add_ln712_2507 = add i12 %zext_ln42_436, i12 %zext_ln1171_713"   --->   Operation 6482 'add' 'add_ln712_2507' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6483 [1/1] (0.00ns)   --->   "%zext_ln712_669 = zext i12 %add_ln712_2507"   --->   Operation 6483 'zext' 'zext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6484 [1/1] (0.00ns)   --->   "%zext_ln712_671 = zext i11 %add_ln712_2509"   --->   Operation 6484 'zext' 'zext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6485 [1/1] (1.54ns)   --->   "%add_ln712_2510 = add i13 %zext_ln712_671, i13 %zext_ln712_669"   --->   Operation 6485 'add' 'add_ln712_2510' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6486 [1/1] (1.52ns)   --->   "%add_ln712_2512 = add i15 %zext_ln42_503, i15 %zext_ln717_1011"   --->   Operation 6486 'add' 'add_ln712_2512' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6487 [1/1] (1.48ns)   --->   "%add_ln712_2513 = add i12 %zext_ln717_1050, i12 %zext_ln717_1159"   --->   Operation 6487 'add' 'add_ln712_2513' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6488 [1/1] (0.00ns)   --->   "%zext_ln712_674 = zext i12 %add_ln712_2513"   --->   Operation 6488 'zext' 'zext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6489 [1/1] (1.52ns)   --->   "%add_ln712_2514 = add i15 %zext_ln712_674, i15 %zext_ln717_1040"   --->   Operation 6489 'add' 'add_ln712_2514' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6490 [1/1] (0.00ns)   --->   "%zext_ln712_676 = zext i15 %add_ln712_2517"   --->   Operation 6490 'zext' 'zext_ln712_676' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6491 [1/1] (0.00ns)   --->   "%or_ln712_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_249"   --->   Operation 6491 'bitconcatenate' 'or_ln712_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6492 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i9 %or_ln712_4"   --->   Operation 6492 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6493 [1/1] (1.48ns)   --->   "%add_ln712_2518 = add i12 %sext_ln712_10, i12 %zext_ln717_1229"   --->   Operation 6493 'add' 'add_ln712_2518' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6494 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i12 %add_ln712_2518"   --->   Operation 6494 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6495 [1/1] (1.53ns)   --->   "%add_ln712_2519 = add i16 %sext_ln712_11, i16 %zext_ln712_676"   --->   Operation 6495 'add' 'add_ln712_2519' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6496 [1/1] (1.41ns)   --->   "%add_ln712_2523 = add i11 %sext_ln717_486, i11 %sext_ln717_512"   --->   Operation 6496 'add' 'add_ln712_2523' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6497 [1/1] (1.53ns)   --->   "%add_ln712_2524 = add i14 %sext_ln717_533, i14 %sext_ln42_136"   --->   Operation 6497 'add' 'add_ln712_2524' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2528 = add i12 %sext_ln1171_513, i12 %sext_ln717_824"   --->   Operation 6498 'add' 'add_ln712_2528' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6499 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2529 = add i12 %add_ln712_2528, i12 %sext_ln717_729"   --->   Operation 6499 'add' 'add_ln712_2529' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6500 [1/1] (1.48ns)   --->   "%add_ln712_2533 = add i12 %sext_ln1171_643, i12 %sext_ln42_325"   --->   Operation 6500 'add' 'add_ln712_2533' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6501 [1/1] (0.00ns)   --->   "%sext_ln712_756 = sext i12 %add_ln712_2533"   --->   Operation 6501 'sext' 'sext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6502 [1/1] (1.54ns)   --->   "%add_ln712_2534 = add i13 %sext_ln712_756, i13 %sext_ln42_270"   --->   Operation 6502 'add' 'add_ln712_2534' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6503 [1/1] (1.48ns)   --->   "%add_ln712_2536 = add i12 %sext_ln1171_671, i12 %sext_ln1171_678"   --->   Operation 6503 'add' 'add_ln712_2536' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln712_759 = sext i12 %add_ln712_2536"   --->   Operation 6504 'sext' 'sext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6505 [1/1] (1.54ns)   --->   "%add_ln712_2537 = add i13 %sext_ln712_759, i13 %sext_ln1171_664"   --->   Operation 6505 'add' 'add_ln712_2537' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2538 = add i15 %zext_ln717_623, i15 %zext_ln42_329"   --->   Operation 6506 'add' 'add_ln712_2538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6507 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2539 = add i15 %add_ln712_2538, i15 %zext_ln42_259"   --->   Operation 6507 'add' 'add_ln712_2539' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6508 [1/1] (0.00ns)   --->   "%zext_ln712_678 = zext i12 %add_ln712_2543"   --->   Operation 6508 'zext' 'zext_ln712_678' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2545 = add i15 %add_ln712_2544, i15 %zext_ln42_380"   --->   Operation 6509 'add' 'add_ln712_2545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6510 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2546 = add i15 %add_ln712_2545, i15 %zext_ln712_678"   --->   Operation 6510 'add' 'add_ln712_2546' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6511 [1/1] (1.52ns)   --->   "%add_ln712_2547 = add i15 %zext_ln42_447, i15 %zext_ln717_896"   --->   Operation 6511 'add' 'add_ln712_2547' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2552 = add i15 %zext_ln717_1023, i15 %zext_ln42_547"   --->   Operation 6512 'add' 'add_ln712_2552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6513 [1/1] (0.00ns)   --->   "%zext_ln712_683 = zext i13 %add_ln712_2554"   --->   Operation 6513 'zext' 'zext_ln712_683' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6514 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2555 = add i15 %zext_ln712_683, i15 %add_ln712_2552"   --->   Operation 6514 'add' 'add_ln712_2555' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6515 [1/1] (0.00ns)   --->   "%zext_ln712_685 = zext i11 %add_ln712_2556"   --->   Operation 6515 'zext' 'zext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2557 = add i15 %zext_ln712_685, i15 %zext_ln717_1171"   --->   Operation 6516 'add' 'add_ln712_2557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6517 [1/1] (0.00ns)   --->   "%zext_ln712_687 = zext i10 %add_ln712_2559"   --->   Operation 6517 'zext' 'zext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6518 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2560 = add i15 %zext_ln712_687, i15 %add_ln712_2557"   --->   Operation 6518 'add' 'add_ln712_2560' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6519 [1/1] (1.48ns)   --->   "%add_ln712_2564 = add i12 %zext_ln712_387, i12 %sext_ln717_523"   --->   Operation 6519 'add' 'add_ln712_2564' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6520 [1/1] (1.48ns)   --->   "%add_ln712_2565 = add i12 %sext_ln42_141, i12 %sext_ln42_153"   --->   Operation 6520 'add' 'add_ln712_2565' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6521 [1/1] (0.00ns)   --->   "%sext_ln712_762 = sext i12 %add_ln712_2565"   --->   Operation 6521 'sext' 'sext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6522 [1/1] (1.54ns)   --->   "%add_ln712_2566 = add i13 %sext_ln712_762, i13 %sext_ln717_549"   --->   Operation 6522 'add' 'add_ln712_2566' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2568 = add i13 %sext_ln717_739, i13 %sext_ln42_201"   --->   Operation 6523 'add' 'add_ln712_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6524 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2569 = add i13 %add_ln712_2568, i13 %sext_ln1171_471"   --->   Operation 6524 'add' 'add_ln712_2569' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6525 [1/1] (1.54ns)   --->   "%add_ln712_2570 = add i13 %sext_ln717_857, i13 %sext_ln1171_578"   --->   Operation 6525 'add' 'add_ln712_2570' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6526 [1/1] (1.30ns)   --->   "%add_ln712_2574 = add i9 %sext_ln717_885, i9 %sext_ln42_272"   --->   Operation 6526 'add' 'add_ln712_2574' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6527 [1/1] (1.54ns)   --->   "%add_ln712_2575 = add i13 %sext_ln1171_633, i13 %sext_ln717_1033"   --->   Operation 6527 'add' 'add_ln712_2575' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6528 [1/1] (1.48ns)   --->   "%add_ln712_2578 = add i12 %sext_ln717_1096, i12 %sext_ln717_1110"   --->   Operation 6528 'add' 'add_ln712_2578' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6529 [1/1] (0.00ns)   --->   "%sext_ln712_771 = sext i12 %add_ln712_2578"   --->   Operation 6529 'sext' 'sext_ln712_771' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6530 [1/1] (1.54ns)   --->   "%add_ln712_2579 = add i13 %sext_ln712_771, i13 %sext_ln42_324"   --->   Operation 6530 'add' 'add_ln712_2579' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2580 = add i15 %zext_ln42_317, i15 %zext_ln717_707"   --->   Operation 6531 'add' 'add_ln712_2580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6532 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2581 = add i15 %add_ln712_2580, i15 %zext_ln42_275"   --->   Operation 6532 'add' 'add_ln712_2581' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6533 [1/1] (1.52ns)   --->   "%add_ln712_2585 = add i15 %zext_ln42_346, i15 %zext_ln717_735"   --->   Operation 6533 'add' 'add_ln712_2585' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2586 = add i15 %zext_ln42_374, i15 %zext_ln717_796"   --->   Operation 6534 'add' 'add_ln712_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6535 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2587 = add i15 %add_ln712_2586, i15 %zext_ln42_363"   --->   Operation 6535 'add' 'add_ln712_2587' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6536 [1/1] (1.48ns)   --->   "%add_ln712_2589 = add i12 %zext_ln717_822, i12 %zext_ln717_837"   --->   Operation 6536 'add' 'add_ln712_2589' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6537 [1/1] (0.00ns)   --->   "%zext_ln712_692 = zext i12 %add_ln712_2589"   --->   Operation 6537 'zext' 'zext_ln712_692' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6538 [1/1] (1.54ns)   --->   "%add_ln712_2590 = add i13 %zext_ln712_692, i13 %zext_ln717_805"   --->   Operation 6538 'add' 'add_ln712_2590' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6539 [1/1] (1.52ns)   --->   "%add_ln712_2591 = add i15 %zext_ln717_903, i15 %zext_ln717_913"   --->   Operation 6539 'add' 'add_ln712_2591' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6540 [1/1] (1.52ns)   --->   "%add_ln712_2595 = add i15 %zext_ln717_952, i15 %zext_ln717_994"   --->   Operation 6540 'add' 'add_ln712_2595' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6541 [1/1] (0.00ns)   --->   "%zext_ln712_697 = zext i10 %add_ln712_2599"   --->   Operation 6541 'zext' 'zext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2600 = add i15 %zext_ln712_697, i15 %zext_ln717_1175"   --->   Operation 6542 'add' 'add_ln712_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6543 [1/1] (0.00ns)   --->   "%zext_ln712_699 = zext i10 %add_ln712_2602"   --->   Operation 6543 'zext' 'zext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6544 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2603 = add i15 %zext_ln712_699, i15 %add_ln712_2600"   --->   Operation 6544 'add' 'add_ln712_2603' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6545 [1/1] (1.48ns)   --->   "%add_ln712_2608 = add i12 %sext_ln1171_434, i12 %sext_ln1171_442"   --->   Operation 6545 'add' 'add_ln712_2608' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6546 [1/1] (0.00ns)   --->   "%sext_ln712_774 = sext i12 %add_ln712_2608"   --->   Operation 6546 'sext' 'sext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6547 [1/1] (1.54ns)   --->   "%add_ln712_2609 = add i13 %sext_ln712_774, i13 %sext_ln717_593"   --->   Operation 6547 'add' 'add_ln712_2609' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6548 [1/1] (1.54ns)   --->   "%add_ln712_2611 = add i13 %sext_ln1171_557, i13 %sext_ln1171_565"   --->   Operation 6548 'add' 'add_ln712_2611' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2613 = add i12 %sext_ln717_896, i12 %sext_ln1171_598"   --->   Operation 6549 'add' 'add_ln712_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6550 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2614 = add i12 %add_ln712_2613, i12 %sext_ln717_868"   --->   Operation 6550 'add' 'add_ln712_2614' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2617 = add i13 %sext_ln42_305, i13 %sext_ln42_326"   --->   Operation 6551 'add' 'add_ln712_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6552 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2618 = add i13 %add_ln712_2617, i13 %sext_ln42_298"   --->   Operation 6552 'add' 'add_ln712_2618' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6553 [1/1] (1.54ns)   --->   "%add_ln712_2619 = add i13 %sext_ln1171_668, i13 %zext_ln1171_471"   --->   Operation 6553 'add' 'add_ln712_2619' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2622 = add i12 %zext_ln1171_491, i12 %trunc_ln42_48"   --->   Operation 6554 'add' 'add_ln712_2622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6555 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2623 = add i12 %add_ln712_2622, i12 %zext_ln717_604"   --->   Operation 6555 'add' 'add_ln712_2623' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6556 [1/1] (0.00ns)   --->   "%zext_ln712_702 = zext i12 %add_ln712_2624"   --->   Operation 6556 'zext' 'zext_ln712_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6557 [1/1] (1.54ns)   --->   "%add_ln712_2625 = add i13 %zext_ln712_702, i13 %zext_ln42_298"   --->   Operation 6557 'add' 'add_ln712_2625' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6558 [1/1] (1.36ns)   --->   "%add_ln712_2630 = add i10 %zext_ln42_391, i10 %zext_ln42_416"   --->   Operation 6558 'add' 'add_ln712_2630' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6559 [1/1] (1.52ns)   --->   "%add_ln712_2633 = add i15 %zext_ln717_889, i15 %zext_ln42_452"   --->   Operation 6559 'add' 'add_ln712_2633' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2635 = add i12 %zext_ln1171_752, i12 %zext_ln717_963"   --->   Operation 6560 'add' 'add_ln712_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6561 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2636 = add i12 %add_ln712_2635, i12 %zext_ln42_462"   --->   Operation 6561 'add' 'add_ln712_2636' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6562 [1/1] (1.52ns)   --->   "%add_ln712_2639 = add i15 %zext_ln717_1051, i15 %zext_ln717_1062"   --->   Operation 6562 'add' 'add_ln712_2639' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6563 [1/1] (0.00ns)   --->   "%zext_ln712_711 = zext i15 %add_ln712_2639"   --->   Operation 6563 'zext' 'zext_ln712_711' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6564 [1/1] (1.53ns)   --->   "%add_ln712_2640 = add i16 %zext_ln712_711, i16 %zext_ln717_1013"   --->   Operation 6564 'add' 'add_ln712_2640' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2641 = add i15 %zext_ln717_1131, i15 %zext_ln42_607"   --->   Operation 6565 'add' 'add_ln712_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6566 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2642 = add i15 %add_ln712_2641, i15 %zext_ln42_568"   --->   Operation 6566 'add' 'add_ln712_2642' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6567 [1/1] (0.00ns)   --->   "%zext_ln712_713 = zext i15 %add_ln712_2644"   --->   Operation 6567 'zext' 'zext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2645 = add i16 %zext_ln712_713, i16 %zext_ln717_1173"   --->   Operation 6568 'add' 'add_ln712_2645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6569 [1/1] (0.00ns)   --->   "%zext_ln712_715 = zext i10 %add_ln712_2647"   --->   Operation 6569 'zext' 'zext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6570 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2648 = add i16 %zext_ln712_715, i16 %add_ln712_2645"   --->   Operation 6570 'add' 'add_ln712_2648' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6571 [1/1] (1.36ns)   --->   "%add_ln712_2652 = add i10 %sext_ln1171_366, i10 %sext_ln42_98"   --->   Operation 6571 'add' 'add_ln712_2652' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln712_784 = sext i10 %add_ln712_2652"   --->   Operation 6572 'sext' 'sext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6573 [1/1] (1.48ns)   --->   "%add_ln712_2653 = add i12 %sext_ln42_111, i12 %sext_ln42_118"   --->   Operation 6573 'add' 'add_ln712_2653' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6574 [1/1] (0.00ns)   --->   "%sext_ln712_785 = sext i12 %add_ln712_2653"   --->   Operation 6574 'sext' 'sext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6575 [1/1] (1.54ns)   --->   "%add_ln712_2654 = add i13 %sext_ln712_785, i13 %sext_ln712_784"   --->   Operation 6575 'add' 'add_ln712_2654' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6576 [1/1] (1.41ns)   --->   "%add_ln712_2655 = add i11 %sext_ln717_562, i11 %sext_ln717_589"   --->   Operation 6576 'add' 'add_ln712_2655' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2656 = add i13 %sext_ln1171_450, i13 %sext_ln1171_461"   --->   Operation 6577 'add' 'add_ln712_2656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6578 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2657 = add i13 %add_ln712_2656, i13 %sext_ln1171_436"   --->   Operation 6578 'add' 'add_ln712_2657' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6579 [1/1] (1.54ns)   --->   "%add_ln712_2660 = add i13 %sext_ln1171_473, i13 %sext_ln1171_495"   --->   Operation 6579 'add' 'add_ln712_2660' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6580 [1/1] (1.54ns)   --->   "%add_ln712_2661 = add i13 %sext_ln42_212, i13 %sext_ln1171_545"   --->   Operation 6580 'add' 'add_ln712_2661' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln712_793 = sext i11 %add_ln712_2664"   --->   Operation 6581 'sext' 'sext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6582 [1/1] (0.00ns)   --->   "%sext_ln712_794 = sext i11 %add_ln712_2665"   --->   Operation 6582 'sext' 'sext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2666 = add i12 %sext_ln712_794, i12 %sext_ln1171_634"   --->   Operation 6583 'add' 'add_ln712_2666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6584 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2667 = add i12 %add_ln712_2666, i12 %sext_ln712_793"   --->   Operation 6584 'add' 'add_ln712_2667' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6585 [1/1] (1.48ns)   --->   "%add_ln712_2670 = add i11 %trunc_ln8, i11 %zext_ln42_274"   --->   Operation 6585 'add' 'add_ln712_2670' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6586 [1/1] (0.00ns)   --->   "%zext_ln712_716 = zext i11 %add_ln712_2670"   --->   Operation 6586 'zext' 'zext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6587 [1/1] (1.41ns)   --->   "%add_ln712_2671 = add i11 %zext_ln1171_559, i11 %zext_ln42_390"   --->   Operation 6587 'add' 'add_ln712_2671' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6588 [1/1] (0.00ns)   --->   "%zext_ln712_717 = zext i11 %add_ln712_2671"   --->   Operation 6588 'zext' 'zext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6589 [1/1] (1.48ns)   --->   "%add_ln712_2672 = add i12 %zext_ln712_717, i12 %zext_ln712_716"   --->   Operation 6589 'add' 'add_ln712_2672' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6590 [1/1] (1.52ns)   --->   "%add_ln712_2673 = add i15 %zext_ln42_400, i15 %zext_ln717_838"   --->   Operation 6590 'add' 'add_ln712_2673' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6591 [1/1] (1.52ns)   --->   "%add_ln712_2678 = add i15 %zext_ln42_470, i15 %zext_ln717_1012"   --->   Operation 6591 'add' 'add_ln712_2678' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6592 [1/1] (0.00ns)   --->   "%zext_ln712_722 = zext i15 %add_ln712_2679"   --->   Operation 6592 'zext' 'zext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6593 [1/1] (1.53ns)   --->   "%add_ln712_2680 = add i16 %zext_ln712_722, i16 %zext_ln717_1079"   --->   Operation 6593 'add' 'add_ln712_2680' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2682 = add i15 %zext_ln717_1182, i15 %zext_ln42_631"   --->   Operation 6594 'add' 'add_ln712_2682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6595 [1/1] (0.00ns)   --->   "%zext_ln712_724 = zext i11 %add_ln712_2684"   --->   Operation 6595 'zext' 'zext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6596 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2685 = add i15 %zext_ln712_724, i15 %add_ln712_2682"   --->   Operation 6596 'add' 'add_ln712_2685' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6597 [1/1] (0.00ns)   --->   "%sext_ln712_797 = sext i12 %add_ln712_2689"   --->   Operation 6597 'sext' 'sext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6598 [1/1] (1.41ns)   --->   "%add_ln712_2690 = add i11 %sext_ln42_158, i11 %sext_ln42_161"   --->   Operation 6598 'add' 'add_ln712_2690' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6599 [1/1] (0.00ns)   --->   "%sext_ln712_798 = sext i11 %add_ln712_2690"   --->   Operation 6599 'sext' 'sext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6600 [1/1] (1.54ns)   --->   "%add_ln712_2691 = add i13 %sext_ln712_798, i13 %sext_ln712_797"   --->   Operation 6600 'add' 'add_ln712_2691' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6601 [1/1] (1.41ns)   --->   "%add_ln712_2692 = add i11 %sext_ln1171_452, i11 %sext_ln1171_497"   --->   Operation 6601 'add' 'add_ln712_2692' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6602 [1/1] (1.48ns)   --->   "%add_ln712_2693 = add i12 %sext_ln42_206, i12 %sext_ln42_228"   --->   Operation 6602 'add' 'add_ln712_2693' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6603 [1/1] (1.54ns)   --->   "%add_ln712_2697 = add i13 %sext_ln1171_567, i13 %sext_ln42_240"   --->   Operation 6603 'add' 'add_ln712_2697' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6604 [1/1] (1.54ns)   --->   "%add_ln712_2700 = add i14 %sext_ln1171_666, i14 %zext_ln717_581"   --->   Operation 6604 'add' 'add_ln712_2700' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2701 = add i15 %zext_ln42_282, i15 %zext_ln717_654"   --->   Operation 6605 'add' 'add_ln712_2701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6606 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2702 = add i15 %add_ln712_2701, i15 %zext_ln42_275"   --->   Operation 6606 'add' 'add_ln712_2702' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6607 [1/1] (1.52ns)   --->   "%add_ln712_2706 = add i15 %zext_ln717_664, i15 %zext_ln717_677"   --->   Operation 6607 'add' 'add_ln712_2706' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6608 [1/1] (0.00ns)   --->   "%zext_ln712_727 = zext i15 %add_ln712_2706"   --->   Operation 6608 'zext' 'zext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6609 [1/1] (1.52ns)   --->   "%add_ln712_2707 = add i15 %zext_ln717_681, i15 %zext_ln717_716"   --->   Operation 6609 'add' 'add_ln712_2707' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6610 [1/1] (0.00ns)   --->   "%zext_ln712_728 = zext i15 %add_ln712_2707"   --->   Operation 6610 'zext' 'zext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6611 [1/1] (1.53ns)   --->   "%add_ln712_2708 = add i16 %zext_ln712_728, i16 %zext_ln712_727"   --->   Operation 6611 'add' 'add_ln712_2708' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6612 [1/1] (1.52ns)   --->   "%add_ln712_2709 = add i15 %zext_ln717_761, i15 %zext_ln717_775"   --->   Operation 6612 'add' 'add_ln712_2709' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2710 = add i15 %zext_ln42_412, i15 %zext_ln717_863"   --->   Operation 6613 'add' 'add_ln712_2710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6614 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2711 = add i15 %add_ln712_2710, i15 %zext_ln42_393"   --->   Operation 6614 'add' 'add_ln712_2711' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6615 [1/1] (1.52ns)   --->   "%add_ln712_2714 = add i15 %zext_ln717_997, i15 %zext_ln717_1014"   --->   Operation 6615 'add' 'add_ln712_2714' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2717 = add i13 %zext_ln717_1144, i13 %zext_ln717_1211"   --->   Operation 6616 'add' 'add_ln712_2717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6617 [1/1] (0.00ns)   --->   "%zext_ln712_734 = zext i10 %add_ln712_2718"   --->   Operation 6617 'zext' 'zext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6618 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2719 = add i13 %zext_ln712_734, i13 %add_ln712_2717"   --->   Operation 6618 'add' 'add_ln712_2719' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6619 [1/1] (1.54ns)   --->   "%add_ln712_2723 = add i13 %sext_ln717_498, i13 %sext_ln717_583"   --->   Operation 6619 'add' 'add_ln712_2723' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6620 [1/1] (1.41ns)   --->   "%add_ln712_2724 = add i11 %sext_ln1171_445, i11 %sext_ln717_723"   --->   Operation 6620 'add' 'add_ln712_2724' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6621 [1/1] (1.41ns)   --->   "%add_ln712_2727 = add i11 %sext_ln42_207, i11 %sext_ln1171_555"   --->   Operation 6621 'add' 'add_ln712_2727' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6622 [1/1] (0.00ns)   --->   "%sext_ln712_810 = sext i11 %add_ln712_2727"   --->   Operation 6622 'sext' 'sext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6623 [1/1] (1.48ns)   --->   "%add_ln712_2728 = add i12 %sext_ln712_810, i12 %sext_ln717_734"   --->   Operation 6623 'add' 'add_ln712_2728' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2729 = add i12 %sext_ln1171_571, i12 %sext_ln717_919"   --->   Operation 6624 'add' 'add_ln712_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6625 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2730 = add i12 %add_ln712_2729, i12 %sext_ln717_845"   --->   Operation 6625 'add' 'add_ln712_2730' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6626 [1/1] (0.00ns)   --->   "%sext_ln712_815 = sext i11 %add_ln712_2733"   --->   Operation 6626 'sext' 'sext_ln712_815' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6627 [1/1] (0.00ns)   --->   "%sext_ln712_816 = sext i13 %add_ln712_2734"   --->   Operation 6627 'sext' 'sext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2735 = add i14 %sext_ln712_816, i14 %sext_ln42_300"   --->   Operation 6628 'add' 'add_ln712_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6629 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2736 = add i14 %add_ln712_2735, i14 %sext_ln712_815"   --->   Operation 6629 'add' 'add_ln712_2736' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2737 = add i13 %sext_ln1171_653, i13 %sext_ln717_1064"   --->   Operation 6630 'add' 'add_ln712_2737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6631 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2738 = add i13 %add_ln712_2737, i13 %sext_ln1171_648"   --->   Operation 6631 'add' 'add_ln712_2738' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6632 [1/1] (1.52ns)   --->   "%add_ln712_2739 = add i15 %zext_ln42_292, i15 %zext_ln717_658"   --->   Operation 6632 'add' 'add_ln712_2739' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6633 [1/1] (0.00ns)   --->   "%zext_ln712_736 = zext i15 %add_ln712_2739"   --->   Operation 6633 'zext' 'zext_ln712_736' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6634 [1/1] (1.53ns)   --->   "%add_ln712_2740 = add i16 %zext_ln712_736, i16 %zext_ln717_600"   --->   Operation 6634 'add' 'add_ln712_2740' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6635 [1/1] (0.00ns)   --->   "%zext_ln712_737 = zext i12 %add_ln712_2744"   --->   Operation 6635 'zext' 'zext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6636 [1/1] (0.00ns)   --->   "%zext_ln712_738 = zext i12 %add_ln712_2745"   --->   Operation 6636 'zext' 'zext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2746 = add i13 %zext_ln712_738, i13 %zext_ln42_321"   --->   Operation 6637 'add' 'add_ln712_2746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6638 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2747 = add i13 %add_ln712_2746, i13 %zext_ln712_737"   --->   Operation 6638 'add' 'add_ln712_2747' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2748 = add i15 %zext_ln42_382, i15 %zext_ln717_828"   --->   Operation 6639 'add' 'add_ln712_2748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6640 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2749 = add i15 %add_ln712_2748, i15 %zext_ln42_376"   --->   Operation 6640 'add' 'add_ln712_2749' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6641 [1/1] (0.00ns)   --->   "%zext_ln712_741 = zext i12 %add_ln712_2750"   --->   Operation 6641 'zext' 'zext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6642 [1/1] (1.52ns)   --->   "%add_ln712_2751 = add i15 %zext_ln712_741, i15 %zext_ln717_835"   --->   Operation 6642 'add' 'add_ln712_2751' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6643 [1/1] (1.52ns)   --->   "%add_ln712_2754 = add i15 %zext_ln42_505, i15 %zext_ln717_1011"   --->   Operation 6643 'add' 'add_ln712_2754' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6644 [1/1] (0.00ns)   --->   "%zext_ln712_743 = zext i15 %add_ln712_2754"   --->   Operation 6644 'zext' 'zext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6645 [1/1] (1.53ns)   --->   "%add_ln712_2755 = add i16 %zext_ln712_743, i16 %zext_ln717_917"   --->   Operation 6645 'add' 'add_ln712_2755' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6646 [1/1] (1.48ns)   --->   "%add_ln712_2756 = add i11 %trunc_ln42_91, i11 %zext_ln717_1113"   --->   Operation 6646 'add' 'add_ln712_2756' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6647 [1/1] (0.00ns)   --->   "%zext_ln712_744 = zext i11 %add_ln712_2756"   --->   Operation 6647 'zext' 'zext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6648 [1/1] (1.54ns)   --->   "%add_ln712_2757 = add i13 %zext_ln712_744, i13 %zext_ln717_1052"   --->   Operation 6648 'add' 'add_ln712_2757' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6649 [1/1] (0.00ns)   --->   "%zext_ln712_746 = zext i15 %add_ln712_2759"   --->   Operation 6649 'zext' 'zext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2760 = add i16 %zext_ln712_746, i16 %zext_ln717_1183"   --->   Operation 6650 'add' 'add_ln712_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6651 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2763 = add i16 %add_ln712_2762, i16 %add_ln712_2760"   --->   Operation 6651 'add' 'add_ln712_2763' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2768 = add i12 %sext_ln1171_388, i12 %sext_ln717_547"   --->   Operation 6652 'add' 'add_ln712_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6653 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2769 = add i12 %add_ln712_2768, i12 %sext_ln1171_385"   --->   Operation 6653 'add' 'add_ln712_2769' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2772 = add i13 %sext_ln1171_441, i13 %sext_ln717_702"   --->   Operation 6654 'add' 'add_ln712_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6655 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2773 = add i13 %add_ln712_2772, i13 %sext_ln42_157"   --->   Operation 6655 'add' 'add_ln712_2773' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6656 [1/1] (1.48ns)   --->   "%add_ln712_2776 = add i12 %sext_ln1171_518, i12 %sext_ln42_218"   --->   Operation 6656 'add' 'add_ln712_2776' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2780 = add i11 %sext_ln1171_661, i11 %sext_ln42_346"   --->   Operation 6657 'add' 'add_ln712_2780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6658 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_2781 = add i11 %add_ln712_2780, i11 %sext_ln1171_650"   --->   Operation 6658 'add' 'add_ln712_2781' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6659 [1/1] (0.00ns)   --->   "%sext_ln712_827 = sext i10 %add_ln712_2782"   --->   Operation 6659 'sext' 'sext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6660 [1/1] (1.41ns)   --->   "%add_ln712_2783 = add i11 %sext_ln712_827, i11 %sext_ln1171_675"   --->   Operation 6660 'add' 'add_ln712_2783' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6661 [1/1] (0.00ns)   --->   "%zext_ln712_747 = zext i11 %add_ln712_2787"   --->   Operation 6661 'zext' 'zext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2789 = add i15 %add_ln712_2788, i15 %zext_ln42_368"   --->   Operation 6662 'add' 'add_ln712_2789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6663 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2790 = add i15 %add_ln712_2789, i15 %zext_ln712_747"   --->   Operation 6663 'add' 'add_ln712_2790' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2791 = add i15 %zext_ln42_424, i15 %zext_ln717_873"   --->   Operation 6664 'add' 'add_ln712_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6665 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2792 = add i15 %add_ln712_2791, i15 %zext_ln42_413"   --->   Operation 6665 'add' 'add_ln712_2792' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2793 = add i15 %zext_ln717_911, i15 %zext_ln42_479"   --->   Operation 6666 'add' 'add_ln712_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6667 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2794 = add i15 %add_ln712_2793, i15 %zext_ln42_449"   --->   Operation 6667 'add' 'add_ln712_2794' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2797 = add i15 %zext_ln42_491, i15 %zext_ln717_998"   --->   Operation 6668 'add' 'add_ln712_2797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6669 [1/1] (0.00ns)   --->   "%zext_ln712_751 = zext i13 %add_ln712_2799"   --->   Operation 6669 'zext' 'zext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6670 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2800 = add i15 %zext_ln712_751, i15 %add_ln712_2797"   --->   Operation 6670 'add' 'add_ln712_2800' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6671 [1/1] (1.52ns)   --->   "%add_ln712_2801 = add i15 %zext_ln717_1134, i15 %zext_ln42_618"   --->   Operation 6671 'add' 'add_ln712_2801' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6672 [1/1] (0.00ns)   --->   "%zext_ln712_753 = zext i15 %add_ln712_2801"   --->   Operation 6672 'zext' 'zext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6673 [1/1] (1.53ns)   --->   "%add_ln712_2802 = add i16 %zext_ln712_753, i16 %zext_ln717_1111"   --->   Operation 6673 'add' 'add_ln712_2802' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6674 [1/1] (1.30ns)   --->   "%add_ln712_2803 = add i9 %zext_ln1171_743, i9 %zext_ln1171_855"   --->   Operation 6674 'add' 'add_ln712_2803' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6675 [1/1] (0.00ns)   --->   "%zext_ln712_754 = zext i9 %add_ln712_2803"   --->   Operation 6675 'zext' 'zext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6676 [1/1] (1.41ns)   --->   "%add_ln712_2804 = add i10 %zext_ln712_754, i10 256"   --->   Operation 6676 'add' 'add_ln712_2804' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6677 [1/1] (1.48ns)   --->   "%add_ln712_2809 = add i12 %sext_ln42_109, i12 %sext_ln717_523"   --->   Operation 6677 'add' 'add_ln712_2809' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2810 = add i13 %sext_ln42_126, i13 %sext_ln1171_408"   --->   Operation 6678 'add' 'add_ln712_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6679 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2811 = add i13 %add_ln712_2810, i13 %sext_ln1171_390"   --->   Operation 6679 'add' 'add_ln712_2811' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6680 [1/1] (1.41ns)   --->   "%add_ln712_2813 = add i11 %sext_ln717_755, i11 %sext_ln1171_523"   --->   Operation 6680 'add' 'add_ln712_2813' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6681 [1/1] (0.00ns)   --->   "%sext_ln712_834 = sext i11 %add_ln712_2813"   --->   Operation 6681 'sext' 'sext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6682 [1/1] (1.48ns)   --->   "%add_ln712_2814 = add i12 %sext_ln712_834, i12 %sext_ln1171_413"   --->   Operation 6682 'add' 'add_ln712_2814' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6683 [1/1] (1.54ns)   --->   "%add_ln712_2819 = add i13 %sext_ln42_246, i13 %sext_ln42_248"   --->   Operation 6683 'add' 'add_ln712_2819' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6684 [1/1] (1.54ns)   --->   "%add_ln712_2820 = add i13 %sext_ln1171_615, i13 %sext_ln717_990"   --->   Operation 6684 'add' 'add_ln712_2820' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6685 [1/1] (0.00ns)   --->   "%sext_ln712_840 = sext i13 %add_ln712_2820"   --->   Operation 6685 'sext' 'sext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6686 [1/1] (1.53ns)   --->   "%add_ln712_2821 = add i14 %sext_ln712_840, i14 %sext_ln1171_605"   --->   Operation 6686 'add' 'add_ln712_2821' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2825 = add i13 %sext_ln717_1047, i13 %sext_ln1171_676"   --->   Operation 6687 'add' 'add_ln712_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6688 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2826 = add i13 %add_ln712_2825, i13 %sext_ln717_1036"   --->   Operation 6688 'add' 'add_ln712_2826' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6689 [1/1] (1.54ns)   --->   "%add_ln712_2830 = add i14 %sext_ln1171_681, i14 %zext_ln1171_473"   --->   Operation 6689 'add' 'add_ln712_2830' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6690 [1/1] (1.52ns)   --->   "%add_ln712_2831 = add i15 %zext_ln717_702, i15 %zext_ln717_718"   --->   Operation 6690 'add' 'add_ln712_2831' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6691 [1/1] (0.00ns)   --->   "%zext_ln712_757 = zext i12 %add_ln712_2834"   --->   Operation 6691 'zext' 'zext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6692 [1/1] (1.52ns)   --->   "%add_ln712_2835 = add i15 %zext_ln712_757, i15 %zext_ln717_745"   --->   Operation 6692 'add' 'add_ln712_2835' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2836 = add i15 %zext_ln717_823, i15 %zext_ln42_413"   --->   Operation 6693 'add' 'add_ln712_2836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6694 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2837 = add i15 %add_ln712_2836, i15 %zext_ln42_400"   --->   Operation 6694 'add' 'add_ln712_2837' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6695 [1/1] (1.53ns)   --->   "%add_ln712_2840 = add i13 %zext_ln42_423, i13 %trunc_ln42_74"   --->   Operation 6695 'add' 'add_ln712_2840' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6696 [1/1] (1.54ns)   --->   "%add_ln712_2841 = add i12 %trunc_ln42_85, i12 %zext_ln42_524"   --->   Operation 6696 'add' 'add_ln712_2841' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6697 [1/1] (0.00ns)   --->   "%zext_ln712_761 = zext i12 %add_ln712_2841"   --->   Operation 6697 'zext' 'zext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6698 [1/1] (1.54ns)   --->   "%add_ln712_2842 = add i13 %zext_ln712_761, i13 %zext_ln717_914"   --->   Operation 6698 'add' 'add_ln712_2842' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6699 [1/1] (0.00ns)   --->   "%zext_ln712_763 = zext i11 %add_ln712_2845"   --->   Operation 6699 'zext' 'zext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6700 [1/1] (0.00ns)   --->   "%zext_ln712_765 = zext i10 %add_ln712_2847"   --->   Operation 6700 'zext' 'zext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6701 [1/1] (1.48ns)   --->   "%add_ln712_2848 = add i12 %zext_ln712_765, i12 %zext_ln712_763"   --->   Operation 6701 'add' 'add_ln712_2848' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6702 [1/1] (1.54ns)   --->   "%add_ln712_2852 = add i13 %sext_ln1171_373, i13 %sext_ln717_524"   --->   Operation 6702 'add' 'add_ln712_2852' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2854 = add i13 %sext_ln1171_396, i13 %sext_ln1171_409"   --->   Operation 6703 'add' 'add_ln712_2854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6704 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2855 = add i13 %add_ln712_2854, i13 %sext_ln1171_387"   --->   Operation 6704 'add' 'add_ln712_2855' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6705 [1/1] (1.41ns)   --->   "%add_ln712_2857 = add i11 %sext_ln1171_433, i11 %sext_ln42_158"   --->   Operation 6705 'add' 'add_ln712_2857' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6706 [1/1] (0.00ns)   --->   "%sext_ln712_850 = sext i11 %add_ln712_2857"   --->   Operation 6706 'sext' 'sext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6707 [1/1] (1.54ns)   --->   "%add_ln712_2858 = add i13 %sext_ln712_850, i13 %sext_ln1171_432"   --->   Operation 6707 'add' 'add_ln712_2858' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2859 = add i13 %sext_ln717_669, i13 %sext_ln1171_473"   --->   Operation 6708 'add' 'add_ln712_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6709 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2860 = add i13 %add_ln712_2859, i13 %sext_ln1171_455"   --->   Operation 6709 'add' 'add_ln712_2860' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6710 [1/1] (1.54ns)   --->   "%add_ln712_2863 = add i13 %sext_ln1171_508, i13 %sext_ln1171_524"   --->   Operation 6710 'add' 'add_ln712_2863' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2865 = add i12 %sext_ln717_850, i12 %sext_ln717_914"   --->   Operation 6711 'add' 'add_ln712_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6712 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2866 = add i12 %add_ln712_2865, i12 %sext_ln717_785"   --->   Operation 6712 'add' 'add_ln712_2866' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6713 [1/1] (1.48ns)   --->   "%add_ln712_2868 = add i12 %sext_ln1171_617, i12 %sext_ln1171_624"   --->   Operation 6713 'add' 'add_ln712_2868' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6714 [1/1] (0.00ns)   --->   "%sext_ln712_858 = sext i12 %add_ln712_2868"   --->   Operation 6714 'sext' 'sext_ln712_858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6715 [1/1] (1.54ns)   --->   "%add_ln712_2869 = add i13 %sext_ln712_858, i13 %sext_ln1171_606"   --->   Operation 6715 'add' 'add_ln712_2869' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6716 [1/1] (1.52ns)   --->   "%add_ln712_2875 = add i15 %zext_ln717_625, i15 %zext_ln42_284"   --->   Operation 6716 'add' 'add_ln712_2875' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6717 [1/1] (0.00ns)   --->   "%zext_ln712_772 = zext i12 %add_ln712_2881"   --->   Operation 6717 'zext' 'zext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6718 [1/1] (0.00ns)   --->   "%zext_ln712_773 = zext i11 %add_ln712_2882"   --->   Operation 6718 'zext' 'zext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2883 = add i15 %zext_ln712_773, i15 %zext_ln717_839"   --->   Operation 6719 'add' 'add_ln712_2883' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6720 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2884 = add i15 %add_ln712_2883, i15 %zext_ln712_772"   --->   Operation 6720 'add' 'add_ln712_2884' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6721 [1/1] (0.00ns)   --->   "%zext_ln712_775 = zext i11 %add_ln712_2886"   --->   Operation 6721 'zext' 'zext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2887 = add i15 %zext_ln712_775, i15 %zext_ln717_944"   --->   Operation 6722 'add' 'add_ln712_2887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6723 [1/1] (0.00ns)   --->   "%zext_ln712_776 = zext i13 %add_ln712_2889"   --->   Operation 6723 'zext' 'zext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6724 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2890 = add i15 %zext_ln712_776, i15 %add_ln712_2887"   --->   Operation 6724 'add' 'add_ln712_2890' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6725 [1/1] (0.00ns)   --->   "%zext_ln712_778 = zext i15 %add_ln712_2891"   --->   Operation 6725 'zext' 'zext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6726 [1/1] (1.53ns)   --->   "%add_ln712_2892 = add i16 %zext_ln712_778, i16 %zext_ln717_1115"   --->   Operation 6726 'add' 'add_ln712_2892' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2893 = add i12 %zext_ln717_1177, i12 %zext_ln717_1195"   --->   Operation 6727 'add' 'add_ln712_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6728 [1/1] (0.00ns)   --->   "%zext_ln712_779 = zext i10 %add_ln712_2894"   --->   Operation 6728 'zext' 'zext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6729 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2895 = add i12 %zext_ln712_779, i12 %add_ln712_2893"   --->   Operation 6729 'add' 'add_ln712_2895' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2901 = add i14 %sext_ln42_102, i14 %sext_ln717_525"   --->   Operation 6730 'add' 'add_ln712_2901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6731 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2902 = add i14 %add_ln712_2901, i14 %sext_ln717_489"   --->   Operation 6731 'add' 'add_ln712_2902' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2904 = add i12 %sext_ln717_551, i12 %sext_ln1171_440"   --->   Operation 6732 'add' 'add_ln712_2904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6733 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2905 = add i12 %add_ln712_2904, i12 %sext_ln717_538"   --->   Operation 6733 'add' 'add_ln712_2905' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6734 [1/1] (1.54ns)   --->   "%add_ln712_2906 = add i13 %sext_ln717_741, i13 %sext_ln717_762"   --->   Operation 6734 'add' 'add_ln712_2906' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6735 [1/1] (0.00ns)   --->   "%sext_ln712_866 = sext i13 %add_ln712_2906"   --->   Operation 6735 'sext' 'sext_ln712_866' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6736 [1/1] (1.53ns)   --->   "%add_ln712_2907 = add i14 %sext_ln712_866, i14 %sext_ln717_655"   --->   Operation 6736 'add' 'add_ln712_2907' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6737 [1/1] (1.53ns)   --->   "%add_ln712_2910 = add i14 %sext_ln42_213, i14 %sext_ln1171_549"   --->   Operation 6737 'add' 'add_ln712_2910' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2912 = add i13 %sext_ln717_930, i13 %sext_ln717_944"   --->   Operation 6738 'add' 'add_ln712_2912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6739 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2913 = add i13 %add_ln712_2912, i13 %sext_ln42_250"   --->   Operation 6739 'add' 'add_ln712_2913' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2915 = add i13 %sext_ln717_978, i13 %sext_ln42_321"   --->   Operation 6740 'add' 'add_ln712_2915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6741 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2916 = add i13 %add_ln712_2915, i13 %sext_ln717_970"   --->   Operation 6741 'add' 'add_ln712_2916' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6742 [1/1] (1.54ns)   --->   "%add_ln712_2917 = add i12 %mult_V_264, i12 %zext_ln42_316"   --->   Operation 6742 'add' 'add_ln712_2917' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6743 [1/1] (0.00ns)   --->   "%zext_ln712_781 = zext i12 %add_ln712_2917"   --->   Operation 6743 'zext' 'zext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6744 [1/1] (1.54ns)   --->   "%add_ln712_2918 = add i14 %zext_ln712_781, i14 %sext_ln1171_677"   --->   Operation 6744 'add' 'add_ln712_2918' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6745 [1/1] (0.00ns)   --->   "%zext_ln712_782 = zext i15 %add_ln712_2922"   --->   Operation 6745 'zext' 'zext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2923 = add i16 %zext_ln712_782, i16 %zext_ln717_710"   --->   Operation 6746 'add' 'add_ln712_2923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6747 [1/1] (0.00ns)   --->   "%zext_ln712_784 = zext i15 %add_ln712_2925"   --->   Operation 6747 'zext' 'zext_ln712_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6748 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2926 = add i16 %zext_ln712_784, i16 %add_ln712_2923"   --->   Operation 6748 'add' 'add_ln712_2926' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6749 [1/1] (1.52ns)   --->   "%add_ln712_2927 = add i15 %zext_ln717_840, i15 %zext_ln717_876"   --->   Operation 6749 'add' 'add_ln712_2927' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6750 [1/1] (1.54ns)   --->   "%add_ln712_2929 = add i12 %zext_ln42_469, i12 %trunc_ln42_78"   --->   Operation 6750 'add' 'add_ln712_2929' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6751 [1/1] (0.00ns)   --->   "%zext_ln712_786 = zext i12 %add_ln712_2929"   --->   Operation 6751 'zext' 'zext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6752 [1/1] (1.52ns)   --->   "%add_ln712_2930 = add i15 %zext_ln712_786, i15 %zext_ln717_903"   --->   Operation 6752 'add' 'add_ln712_2930' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6753 [1/1] (0.00ns)   --->   "%zext_ln712_789 = zext i12 %add_ln712_2934"   --->   Operation 6753 'zext' 'zext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2936 = add i15 %add_ln712_2935, i15 %zext_ln42_554"   --->   Operation 6754 'add' 'add_ln712_2936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6755 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2937 = add i15 %add_ln712_2936, i15 %zext_ln712_789"   --->   Operation 6755 'add' 'add_ln712_2937' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2938 = add i15 %zext_ln717_1184, i15 %zext_ln42_635"   --->   Operation 6756 'add' 'add_ln712_2938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6757 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2939 = add i15 %add_ln712_2938, i15 %zext_ln42_614"   --->   Operation 6757 'add' 'add_ln712_2939' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6758 [1/1] (1.41ns)   --->   "%add_ln712_2940 = add i10 %zext_ln1171_887, i10 448"   --->   Operation 6758 'add' 'add_ln712_2940' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6759 [1/1] (0.00ns)   --->   "%zext_ln712_792 = zext i10 %add_ln712_2940"   --->   Operation 6759 'zext' 'zext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6760 [1/1] (1.52ns)   --->   "%add_ln712_2941 = add i15 %zext_ln712_792, i15 %zext_ln717_1212"   --->   Operation 6760 'add' 'add_ln712_2941' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6761 [1/1] (1.41ns)   --->   "%add_ln712_2946 = add i11 %sext_ln717_465, i11 %sext_ln717_512"   --->   Operation 6761 'add' 'add_ln712_2946' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6762 [1/1] (0.00ns)   --->   "%sext_ln712_875 = sext i11 %add_ln712_2946"   --->   Operation 6762 'sext' 'sext_ln712_875' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6763 [1/1] (1.36ns)   --->   "%add_ln712_2947 = add i10 %sext_ln1171_398, i10 %sext_ln717_571"   --->   Operation 6763 'add' 'add_ln712_2947' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6764 [1/1] (0.00ns)   --->   "%sext_ln712_876 = sext i10 %add_ln712_2947"   --->   Operation 6764 'sext' 'sext_ln712_876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6765 [1/1] (1.41ns)   --->   "%add_ln712_2948 = add i11 %sext_ln712_876, i11 %sext_ln717_550"   --->   Operation 6765 'add' 'add_ln712_2948' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6766 [1/1] (0.00ns)   --->   "%sext_ln712_877 = sext i11 %add_ln712_2948"   --->   Operation 6766 'sext' 'sext_ln712_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6767 [1/1] (1.48ns)   --->   "%add_ln712_2949 = add i12 %sext_ln712_877, i12 %sext_ln712_875"   --->   Operation 6767 'add' 'add_ln712_2949' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2950 = add i13 %sext_ln717_709, i13 %sext_ln717_724"   --->   Operation 6768 'add' 'add_ln712_2950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6769 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2951 = add i13 %add_ln712_2950, i13 %sext_ln42_157"   --->   Operation 6769 'add' 'add_ln712_2951' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2952 = add i13 %sext_ln1171_527, i13 %sext_ln1171_532"   --->   Operation 6770 'add' 'add_ln712_2952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6771 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2953 = add i13 %add_ln712_2952, i13 %sext_ln717_752"   --->   Operation 6771 'add' 'add_ln712_2953' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6772 [1/1] (1.48ns)   --->   "%add_ln712_2956 = add i12 %sext_ln717_850, i12 %sext_ln1171_574"   --->   Operation 6772 'add' 'add_ln712_2956' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2957 = add i13 %sext_ln42_262, i13 %sext_ln1171_603"   --->   Operation 6773 'add' 'add_ln712_2957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6774 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2958 = add i13 %add_ln712_2957, i13 %sext_ln1171_580"   --->   Operation 6774 'add' 'add_ln712_2958' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2960 = add i12 %sext_ln717_1002, i12 %sext_ln1171_632"   --->   Operation 6775 'add' 'add_ln712_2960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6776 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2961 = add i12 %add_ln712_2960, i12 %sext_ln1171_620"   --->   Operation 6776 'add' 'add_ln712_2961' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6777 [1/1] (1.54ns)   --->   "%add_ln712_2967 = add i13 %sext_ln1171_680, i13 %zext_ln42_648"   --->   Operation 6777 'add' 'add_ln712_2967' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2968 = add i15 %zext_ln717_647, i15 %zext_ln42_331"   --->   Operation 6778 'add' 'add_ln712_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6779 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2969 = add i15 %add_ln712_2968, i15 %zext_ln42_273"   --->   Operation 6779 'add' 'add_ln712_2969' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6780 [1/1] (1.48ns)   --->   "%add_ln712_2971 = add i11 %mult_V_971, i11 %zext_ln717_777"   --->   Operation 6780 'add' 'add_ln712_2971' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6781 [1/1] (0.00ns)   --->   "%zext_ln712_795 = zext i11 %add_ln712_2971"   --->   Operation 6781 'zext' 'zext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6782 [1/1] (1.54ns)   --->   "%add_ln712_2972 = add i13 %zext_ln712_795, i13 %zext_ln717_711"   --->   Operation 6782 'add' 'add_ln712_2972' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6783 [1/1] (1.48ns)   --->   "%add_ln712_2973 = add i12 %zext_ln717_829, i12 %zext_ln717_883"   --->   Operation 6783 'add' 'add_ln712_2973' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6784 [1/1] (1.52ns)   --->   "%add_ln712_2977 = add i15 %zext_ln717_989, i15 %zext_ln42_510"   --->   Operation 6784 'add' 'add_ln712_2977' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6785 [1/1] (0.00ns)   --->   "%zext_ln712_799 = zext i15 %add_ln712_2977"   --->   Operation 6785 'zext' 'zext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6786 [1/1] (1.53ns)   --->   "%add_ln712_2978 = add i16 %zext_ln712_799, i16 %zext_ln717_945"   --->   Operation 6786 'add' 'add_ln712_2978' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2979 = add i15 %zext_ln42_544, i15 %zext_ln717_1081"   --->   Operation 6787 'add' 'add_ln712_2979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6788 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2980 = add i15 %add_ln712_2979, i15 %zext_ln42_525"   --->   Operation 6788 'add' 'add_ln712_2980' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6789 [1/1] (0.00ns)   --->   "%zext_ln712_801 = zext i12 %add_ln712_2982"   --->   Operation 6789 'zext' 'zext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6790 [1/1] (1.52ns)   --->   "%add_ln712_2983 = add i15 %zext_ln712_801, i15 %zext_ln717_1090"   --->   Operation 6790 'add' 'add_ln712_2983' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6791 [1/1] (0.00ns)   --->   "%zext_ln712_802 = zext i15 %add_ln712_2983"   --->   Operation 6791 'zext' 'zext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6792 [1/1] (0.00ns)   --->   "%zext_ln712_803 = zext i15 %add_ln712_2985"   --->   Operation 6792 'zext' 'zext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6793 [1/1] (1.53ns)   --->   "%add_ln712_2986 = add i16 %zext_ln712_803, i16 %zext_ln712_802"   --->   Operation 6793 'add' 'add_ln712_2986' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6794 [1/1] (1.48ns)   --->   "%add_ln712_2990 = add i12 %sext_ln42_118, i12 %sext_ln717_540"   --->   Operation 6794 'add' 'add_ln712_2990' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6795 [1/1] (1.48ns)   --->   "%add_ln712_2992 = add i12 %sext_ln717_602, i12 %sext_ln717_615"   --->   Operation 6795 'add' 'add_ln712_2992' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6796 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3003 = add i12 %sext_ln42_282, i12 %sext_ln42_294"   --->   Operation 6796 'add' 'add_ln712_3003' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6797 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3004 = add i12 %add_ln712_3003, i12 %sext_ln1171_613"   --->   Operation 6797 'add' 'add_ln712_3004' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6798 [1/1] (0.00ns)   --->   "%zext_ln712_804 = zext i11 %add_ln712_3008"   --->   Operation 6798 'zext' 'zext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3009 = add i15 %zext_ln717_668, i15 %zext_ln42_315"   --->   Operation 6799 'add' 'add_ln712_3009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6800 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3010 = add i15 %add_ln712_3009, i15 %zext_ln712_804"   --->   Operation 6800 'add' 'add_ln712_3010' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3014 = add i12 %zext_ln717_737, i12 %zext_ln717_744"   --->   Operation 6801 'add' 'add_ln712_3014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6802 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3015 = add i12 %add_ln712_3014, i12 %zext_ln42_322"   --->   Operation 6802 'add' 'add_ln712_3015' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6803 [1/1] (0.00ns)   --->   "%zext_ln712_808 = zext i12 %add_ln712_3019"   --->   Operation 6803 'zext' 'zext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6804 [1/1] (1.54ns)   --->   "%add_ln712_3020 = add i13 %zext_ln712_808, i13 %zext_ln42_402"   --->   Operation 6804 'add' 'add_ln712_3020' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6805 [1/1] (1.52ns)   --->   "%add_ln712_3021 = add i15 %zext_ln42_463, i15 %zext_ln717_954"   --->   Operation 6805 'add' 'add_ln712_3021' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6806 [1/1] (0.00ns)   --->   "%zext_ln712_811 = zext i12 %add_ln712_3025"   --->   Operation 6806 'zext' 'zext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6807 [1/1] (1.52ns)   --->   "%add_ln712_3026 = add i15 %zext_ln712_811, i15 %zext_ln717_1014"   --->   Operation 6807 'add' 'add_ln712_3026' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6808 [1/1] (0.00ns)   --->   "%zext_ln712_814 = zext i12 %add_ln712_3031"   --->   Operation 6808 'zext' 'zext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6809 [1/1] (0.00ns)   --->   "%zext_ln712_816 = zext i12 %add_ln712_3034"   --->   Operation 6809 'zext' 'zext_ln712_816' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6810 [1/1] (1.54ns)   --->   "%add_ln712_3035 = add i13 %zext_ln712_816, i13 %zext_ln712_814"   --->   Operation 6810 'add' 'add_ln712_3035' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3040 = add i12 %sext_ln1171_424, i12 %sext_ln717_635"   --->   Operation 6811 'add' 'add_ln712_3040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6812 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3041 = add i12 %add_ln712_3040, i12 %sext_ln717_581"   --->   Operation 6812 'add' 'add_ln712_3041' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3049 = add i13 %sext_ln717_817, i13 %sext_ln717_833"   --->   Operation 6813 'add' 'add_ln712_3049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6814 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3050 = add i13 %add_ln712_3049, i13 %sext_ln717_806"   --->   Operation 6814 'add' 'add_ln712_3050' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6815 [1/1] (1.48ns)   --->   "%add_ln712_3051 = add i12 %sext_ln1171_583, i12 %sext_ln1171_588"   --->   Operation 6815 'add' 'add_ln712_3051' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6816 [1/1] (0.00ns)   --->   "%sext_ln712_908 = sext i12 %add_ln712_3051"   --->   Operation 6816 'sext' 'sext_ln712_908' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6817 [1/1] (1.54ns)   --->   "%add_ln712_3052 = add i13 %sext_ln712_908, i13 %sext_ln42_238"   --->   Operation 6817 'add' 'add_ln712_3052' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3054 = add i13 %sext_ln42_271, i13 %sext_ln717_990"   --->   Operation 6818 'add' 'add_ln712_3054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6819 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3055 = add i13 %add_ln712_3054, i13 %sext_ln717_899"   --->   Operation 6819 'add' 'add_ln712_3055' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6820 [1/1] (1.48ns)   --->   "%add_ln712_3056 = add i12 %sext_ln42_314, i12 %sext_ln1171_654"   --->   Operation 6820 'add' 'add_ln712_3056' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6821 [1/1] (0.00ns)   --->   "%sext_ln712_912 = sext i12 %add_ln712_3056"   --->   Operation 6821 'sext' 'sext_ln712_912' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6822 [1/1] (1.53ns)   --->   "%add_ln712_3057 = add i14 %sext_ln712_912, i14 %sext_ln1171_630"   --->   Operation 6822 'add' 'add_ln712_3057' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3062 = add i15 %zext_ln42_275, i15 %zext_ln717_639"   --->   Operation 6823 'add' 'add_ln712_3062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6824 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3063 = add i15 %add_ln712_3062, i15 %zext_ln42_268"   --->   Operation 6824 'add' 'add_ln712_3063' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6825 [1/1] (0.00ns)   --->   "%zext_ln712_820 = zext i11 %add_ln712_3065"   --->   Operation 6825 'zext' 'zext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6826 [1/1] (1.48ns)   --->   "%add_ln712_3066 = add i12 %zext_ln712_820, i12 %zext_ln717_644"   --->   Operation 6826 'add' 'add_ln712_3066' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6827 [1/1] (1.52ns)   --->   "%add_ln712_3067 = add i15 %zext_ln717_730, i15 %zext_ln717_778"   --->   Operation 6827 'add' 'add_ln712_3067' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3071 = add i15 %zext_ln42_445, i15 %zext_ln717_932"   --->   Operation 6828 'add' 'add_ln712_3071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6829 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3072 = add i15 %add_ln712_3071, i15 %zext_ln42_405"   --->   Operation 6829 'add' 'add_ln712_3072' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3073 = add i15 %zext_ln717_1020, i15 %zext_ln42_546"   --->   Operation 6830 'add' 'add_ln712_3073' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6831 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3074 = add i15 %add_ln712_3073, i15 %zext_ln42_519"   --->   Operation 6831 'add' 'add_ln712_3074' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6832 [1/1] (0.00ns)   --->   "%zext_ln712_825 = zext i13 %add_ln712_3077"   --->   Operation 6832 'zext' 'zext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6833 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %add_ln712_3079"   --->   Operation 6833 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6834 [1/1] (1.53ns)   --->   "%add_ln712_3080 = add i15 %sext_ln712_13, i15 %zext_ln712_825"   --->   Operation 6834 'add' 'add_ln712_3080' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6835 [1/1] (1.41ns)   --->   "%add_ln712_3085 = add i11 %sext_ln1171_423, i11 %sext_ln1171_429"   --->   Operation 6835 'add' 'add_ln712_3085' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6836 [1/1] (0.00ns)   --->   "%sext_ln712_917 = sext i11 %add_ln712_3085"   --->   Operation 6836 'sext' 'sext_ln712_917' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6837 [1/1] (1.48ns)   --->   "%add_ln712_3086 = add i12 %sext_ln712_917, i12 %sext_ln1171_412"   --->   Operation 6837 'add' 'add_ln712_3086' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6838 [1/1] (1.48ns)   --->   "%add_ln712_3094 = add i12 %sext_ln42_243, i12 %sext_ln42_247"   --->   Operation 6838 'add' 'add_ln712_3094' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3095 = add i10 %sext_ln42_275, i10 %sext_ln717_1003"   --->   Operation 6839 'add' 'add_ln712_3095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6840 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_3096 = add i10 %add_ln712_3095, i10 %sext_ln717_884"   --->   Operation 6840 'add' 'add_ln712_3096' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6841 [1/1] (1.41ns)   --->   "%add_ln712_3098 = add i11 %sext_ln717_1049, i11 %sext_ln42_353"   --->   Operation 6841 'add' 'add_ln712_3098' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6842 [1/1] (0.00ns)   --->   "%sext_ln712_926 = sext i11 %add_ln712_3098"   --->   Operation 6842 'sext' 'sext_ln712_926' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6843 [1/1] (1.48ns)   --->   "%add_ln712_3099 = add i12 %sext_ln712_926, i12 %sext_ln1171_644"   --->   Operation 6843 'add' 'add_ln712_3099' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6844 [1/1] (1.36ns)   --->   "%add_ln712_3100 = add i10 %zext_ln42_279, i10 %zext_ln1171_505"   --->   Operation 6844 'add' 'add_ln712_3100' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6845 [1/1] (1.52ns)   --->   "%add_ln712_3105 = add i15 %zext_ln717_675, i15 %zext_ln42_350"   --->   Operation 6845 'add' 'add_ln712_3105' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6846 [1/1] (0.00ns)   --->   "%zext_ln712_827 = zext i15 %add_ln712_3105"   --->   Operation 6846 'zext' 'zext_ln712_827' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6847 [1/1] (0.00ns)   --->   "%zext_ln712_829 = zext i15 %add_ln712_3107"   --->   Operation 6847 'zext' 'zext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6848 [1/1] (1.53ns)   --->   "%add_ln712_3108 = add i16 %zext_ln712_829, i16 %zext_ln712_827"   --->   Operation 6848 'add' 'add_ln712_3108' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3109 = add i12 %zext_ln717_829, i12 %zext_ln42_448"   --->   Operation 6849 'add' 'add_ln712_3109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6850 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3110 = add i12 %add_ln712_3109, i12 %zext_ln717_809"   --->   Operation 6850 'add' 'add_ln712_3110' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6851 [1/1] (1.48ns)   --->   "%add_ln712_3115 = add i12 %zext_ln42_481, i12 %zext_ln717_999"   --->   Operation 6851 'add' 'add_ln712_3115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6852 [1/1] (1.52ns)   --->   "%add_ln712_3116 = add i15 %zext_ln717_1027, i15 %zext_ln42_540"   --->   Operation 6852 'add' 'add_ln712_3116' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6853 [1/1] (0.00ns)   --->   "%zext_ln712_834 = zext i15 %add_ln712_3116"   --->   Operation 6853 'zext' 'zext_ln712_834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6854 [1/1] (1.53ns)   --->   "%add_ln712_3117 = add i16 %zext_ln712_834, i16 %zext_ln717_1015"   --->   Operation 6854 'add' 'add_ln712_3117' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6855 [1/1] (0.00ns)   --->   "%zext_ln712_835 = zext i11 %add_ln712_3119"   --->   Operation 6855 'zext' 'zext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6856 [1/1] (1.52ns)   --->   "%add_ln712_3120 = add i15 %zext_ln712_835, i15 %zext_ln717_1062"   --->   Operation 6856 'add' 'add_ln712_3120' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6857 [1/1] (0.00ns)   --->   "%zext_ln712_836 = zext i15 %add_ln712_3120"   --->   Operation 6857 'zext' 'zext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6858 [1/1] (0.00ns)   --->   "%zext_ln712_837 = zext i11 %add_ln712_3121"   --->   Operation 6858 'zext' 'zext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6859 [1/1] (1.52ns)   --->   "%add_ln712_3122 = add i15 %zext_ln712_837, i15 %zext_ln717_1178"   --->   Operation 6859 'add' 'add_ln712_3122' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6860 [1/1] (0.00ns)   --->   "%zext_ln712_838 = zext i15 %add_ln712_3122"   --->   Operation 6860 'zext' 'zext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6861 [1/1] (1.53ns)   --->   "%add_ln712_3123 = add i16 %zext_ln712_838, i16 %zext_ln712_836"   --->   Operation 6861 'add' 'add_ln712_3123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6862 [1/1] (1.48ns)   --->   "%add_ln712_3128 = add i12 %sext_ln42_138, i12 %sext_ln42_141"   --->   Operation 6862 'add' 'add_ln712_3128' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6863 [1/1] (0.00ns)   --->   "%sext_ln712_930 = sext i12 %add_ln712_3128"   --->   Operation 6863 'sext' 'sext_ln712_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6864 [1/1] (1.54ns)   --->   "%add_ln712_3129 = add i13 %sext_ln712_930, i13 %sext_ln1171_384"   --->   Operation 6864 'add' 'add_ln712_3129' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6865 [1/1] (1.48ns)   --->   "%add_ln712_3131 = add i12 %sext_ln717_615, i12 %sext_ln42_164"   --->   Operation 6865 'add' 'add_ln712_3131' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6866 [1/1] (1.54ns)   --->   "%add_ln712_3132 = add i13 %sext_ln717_664, i13 %sext_ln717_725"   --->   Operation 6866 'add' 'add_ln712_3132' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6867 [1/1] (1.48ns)   --->   "%add_ln712_3136 = add i12 %sext_ln1171_507, i12 %sext_ln1171_511"   --->   Operation 6867 'add' 'add_ln712_3136' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6868 [1/1] (1.48ns)   --->   "%add_ln712_3137 = add i12 %sext_ln717_810, i12 %sext_ln1171_548"   --->   Operation 6868 'add' 'add_ln712_3137' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6869 [1/1] (0.00ns)   --->   "%sext_ln712_940 = sext i11 %add_ln712_3140"   --->   Operation 6869 'sext' 'sext_ln712_940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln712_941 = sext i11 %add_ln712_3141"   --->   Operation 6870 'sext' 'sext_ln712_941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3142 = add i13 %sext_ln712_941, i13 %sext_ln717_960"   --->   Operation 6871 'add' 'add_ln712_3142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6872 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3143 = add i13 %add_ln712_3142, i13 %sext_ln712_940"   --->   Operation 6872 'add' 'add_ln712_3143' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3146 = add i15 %zext_ln717_664, i15 %zext_ln42_318"   --->   Operation 6873 'add' 'add_ln712_3146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6874 [1/1] (0.00ns)   --->   "%zext_ln712_839 = zext i12 %add_ln712_3148"   --->   Operation 6874 'zext' 'zext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6875 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3149 = add i15 %zext_ln712_839, i15 %add_ln712_3146"   --->   Operation 6875 'add' 'add_ln712_3149' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6876 [1/1] (1.52ns)   --->   "%add_ln712_3150 = add i15 %zext_ln42_443, i15 %zext_ln717_939"   --->   Operation 6876 'add' 'add_ln712_3150' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3151 = add i15 %zext_ln42_517, i15 %zext_ln717_1034"   --->   Operation 6877 'add' 'add_ln712_3151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6878 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3152 = add i15 %add_ln712_3151, i15 %zext_ln42_480"   --->   Operation 6878 'add' 'add_ln712_3152' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6879 [1/1] (1.52ns)   --->   "%add_ln712_3156 = add i15 %zext_ln717_1161, i15 %zext_ln717_1171"   --->   Operation 6879 'add' 'add_ln712_3156' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6880 [1/1] (0.00ns)   --->   "%zext_ln712_844 = zext i15 %add_ln712_3156"   --->   Operation 6880 'zext' 'zext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6881 [1/1] (1.53ns)   --->   "%add_ln712_3157 = add i16 %zext_ln712_844, i16 %zext_ln717_1138"   --->   Operation 6881 'add' 'add_ln712_3157' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3159 = add i12 %zext_ln717_1209, i12 %zext_ln42_645"   --->   Operation 6882 'add' 'add_ln712_3159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6883 [1/1] (0.00ns)   --->   "%zext_ln712_846 = zext i10 %add_ln712_3161"   --->   Operation 6883 'zext' 'zext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6884 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3162 = add i12 %zext_ln712_846, i12 %add_ln712_3159"   --->   Operation 6884 'add' 'add_ln712_3162' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6885 [1/1] (1.48ns)   --->   "%add_ln712_3166 = add i12 %sext_ln717_492, i12 %sext_ln1171_415"   --->   Operation 6885 'add' 'add_ln712_3166' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6886 [1/1] (1.54ns)   --->   "%add_ln712_3167 = add i13 %sext_ln42_159, i13 %sext_ln717_657"   --->   Operation 6886 'add' 'add_ln712_3167' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6887 [1/1] (1.48ns)   --->   "%add_ln712_3170 = add i12 %sext_ln1171_460, i12 %sext_ln1171_467"   --->   Operation 6887 'add' 'add_ln712_3170' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6888 [1/1] (1.54ns)   --->   "%add_ln712_3171 = add i13 %sext_ln42_209, i13 %sext_ln42_215"   --->   Operation 6888 'add' 'add_ln712_3171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6889 [1/1] (1.54ns)   --->   "%add_ln712_3175 = add i13 %sext_ln717_860, i13 %sext_ln42_250"   --->   Operation 6889 'add' 'add_ln712_3175' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3176 = add i13 %sext_ln42_286, i13 %sext_ln717_1004"   --->   Operation 6890 'add' 'add_ln712_3176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6891 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3177 = add i13 %add_ln712_3176, i13 %sext_ln717_945"   --->   Operation 6891 'add' 'add_ln712_3177' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6892 [1/1] (1.54ns)   --->   "%add_ln712_3179 = add i13 %sext_ln717_1014, i13 %sext_ln42_316"   --->   Operation 6892 'add' 'add_ln712_3179' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6893 [1/1] (1.48ns)   --->   "%add_ln712_3180 = add i12 %sext_ln42_342, i12 %sext_ln42_349"   --->   Operation 6893 'add' 'add_ln712_3180' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6894 [1/1] (0.00ns)   --->   "%sext_ln712_955 = sext i12 %add_ln712_3180"   --->   Operation 6894 'sext' 'sext_ln712_955' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6895 [1/1] (1.54ns)   --->   "%add_ln712_3181 = add i13 %sext_ln712_955, i13 %sext_ln42_328"   --->   Operation 6895 'add' 'add_ln712_3181' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6896 [1/1] (0.00ns)   --->   "%zext_ln712_848 = zext i11 %add_ln712_3185"   --->   Operation 6896 'zext' 'zext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6897 [1/1] (0.00ns)   --->   "%zext_ln712_849 = zext i12 %add_ln712_3186"   --->   Operation 6897 'zext' 'zext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3187 = add i13 %zext_ln712_849, i13 %zext_ln42_283"   --->   Operation 6898 'add' 'add_ln712_3187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6899 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3188 = add i13 %add_ln712_3187, i13 %zext_ln712_848"   --->   Operation 6899 'add' 'add_ln712_3188' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6900 [1/1] (1.52ns)   --->   "%add_ln712_3189 = add i15 %zext_ln717_801, i15 %zext_ln717_811"   --->   Operation 6900 'add' 'add_ln712_3189' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3195 = add i15 %zext_ln717_1014, i15 %zext_ln42_535"   --->   Operation 6901 'add' 'add_ln712_3195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6902 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3196 = add i15 %add_ln712_3195, i15 %zext_ln42_496"   --->   Operation 6902 'add' 'add_ln712_3196' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6903 [1/1] (0.00ns)   --->   "%zext_ln712_855 = zext i15 %add_ln712_3198"   --->   Operation 6903 'zext' 'zext_ln712_855' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6904 [1/1] (0.00ns)   --->   "%zext_ln712_856 = zext i15 %add_ln712_3199"   --->   Operation 6904 'zext' 'zext_ln712_856' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3200 = add i16 %zext_ln712_856, i16 %zext_ln717_1215"   --->   Operation 6905 'add' 'add_ln712_3200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6906 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3201 = add i16 %add_ln712_3200, i16 %zext_ln712_855"   --->   Operation 6906 'add' 'add_ln712_3201' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6907 [1/1] (1.41ns)   --->   "%add_ln712_3206 = add i11 %sext_ln1171_406, i11 %sext_ln717_604"   --->   Operation 6907 'add' 'add_ln712_3206' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6908 [1/1] (0.00ns)   --->   "%sext_ln712_959 = sext i11 %add_ln712_3206"   --->   Operation 6908 'sext' 'sext_ln712_959' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6909 [1/1] (1.48ns)   --->   "%add_ln712_3207 = add i12 %sext_ln712_959, i12 %sext_ln1171_399"   --->   Operation 6909 'add' 'add_ln712_3207' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6910 [1/1] (1.54ns)   --->   "%add_ln712_3209 = add i13 %sext_ln717_657, i13 %sext_ln1171_485"   --->   Operation 6910 'add' 'add_ln712_3209' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3211 = add i12 %sext_ln1171_507, i12 %sext_ln42_200"   --->   Operation 6911 'add' 'add_ln712_3211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6912 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3212 = add i12 %add_ln712_3211, i12 %sext_ln1171_496"   --->   Operation 6912 'add' 'add_ln712_3212' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6913 [1/1] (1.54ns)   --->   "%add_ln712_3215 = add i13 %sext_ln1171_563, i13 %sext_ln42_241"   --->   Operation 6913 'add' 'add_ln712_3215' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6914 [1/1] (0.00ns)   --->   "%sext_ln712_966 = sext i13 %add_ln712_3215"   --->   Operation 6914 'sext' 'sext_ln712_966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6915 [1/1] (1.53ns)   --->   "%add_ln712_3216 = add i14 %sext_ln712_966, i14 %sext_ln717_776"   --->   Operation 6915 'add' 'add_ln712_3216' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6916 [1/1] (1.54ns)   --->   "%add_ln712_3217 = add i13 %sext_ln42_274, i13 %sext_ln1171_619"   --->   Operation 6916 'add' 'add_ln712_3217' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6917 [1/1] (0.00ns)   --->   "%sext_ln712_968 = sext i13 %add_ln712_3217"   --->   Operation 6917 'sext' 'sext_ln712_968' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6918 [1/1] (1.53ns)   --->   "%add_ln712_3218 = add i14 %sext_ln712_968, i14 %sext_ln42_263"   --->   Operation 6918 'add' 'add_ln712_3218' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6919 [1/1] (1.48ns)   --->   "%add_ln712_3220 = add i12 %sext_ln717_1013, i12 %sext_ln717_1096"   --->   Operation 6919 'add' 'add_ln712_3220' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6920 [1/1] (0.00ns)   --->   "%sext_ln712_971 = sext i12 %add_ln712_3220"   --->   Operation 6920 'sext' 'sext_ln712_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6921 [1/1] (1.53ns)   --->   "%add_ln712_3221 = add i14 %sext_ln712_971, i14 %sext_ln42_295"   --->   Operation 6921 'add' 'add_ln712_3221' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6922 [1/1] (1.52ns)   --->   "%add_ln712_3227 = add i15 %zext_ln717_666, i15 %zext_ln42_332"   --->   Operation 6922 'add' 'add_ln712_3227' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6923 [1/1] (1.52ns)   --->   "%add_ln712_3228 = add i15 %zext_ln42_357, i15 %zext_ln717_749"   --->   Operation 6923 'add' 'add_ln712_3228' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6924 [1/1] (1.52ns)   --->   "%add_ln712_3231 = add i15 %zext_ln42_429, i15 %zext_ln717_875"   --->   Operation 6924 'add' 'add_ln712_3231' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6925 [1/1] (1.54ns)   --->   "%add_ln712_3233 = add i12 %trunc_ln42_77, i12 %zext_ln717_971"   --->   Operation 6925 'add' 'add_ln712_3233' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6926 [1/1] (0.00ns)   --->   "%zext_ln712_860 = zext i12 %add_ln712_3233"   --->   Operation 6926 'zext' 'zext_ln712_860' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6927 [1/1] (1.54ns)   --->   "%add_ln712_3234 = add i13 %zext_ln712_860, i13 %zext_ln42_454"   --->   Operation 6927 'add' 'add_ln712_3234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6928 [1/1] (1.52ns)   --->   "%add_ln712_3239 = add i15 %zext_ln717_1134, i15 %zext_ln717_1157"   --->   Operation 6928 'add' 'add_ln712_3239' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6929 [1/1] (0.00ns)   --->   "%zext_ln712_865 = zext i15 %add_ln712_3239"   --->   Operation 6929 'zext' 'zext_ln712_865' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6930 [1/1] (1.53ns)   --->   "%add_ln712_3240 = add i16 %zext_ln712_865, i16 %zext_ln717_1105"   --->   Operation 6930 'add' 'add_ln712_3240' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6931 [1/1] (0.00ns)   --->   "%zext_ln712_866 = zext i11 %add_ln712_3242"   --->   Operation 6931 'zext' 'zext_ln712_866' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3243 = add i12 %zext_ln712_866, i12 %zext_ln717_1181"   --->   Operation 6932 'add' 'add_ln712_3243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6933 [1/1] (0.00ns)   --->   "%zext_ln712_868 = zext i10 %add_ln712_3245"   --->   Operation 6933 'zext' 'zext_ln712_868' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6934 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3246 = add i12 %zext_ln712_868, i12 %add_ln712_3243"   --->   Operation 6934 'add' 'add_ln712_3246' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3250 = add i14 %sext_ln42_117, i14 %sext_ln717_541"   --->   Operation 6935 'add' 'add_ln712_3250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6936 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3251 = add i14 %add_ln712_3250, i14 %sext_ln42_92"   --->   Operation 6936 'add' 'add_ln712_3251' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6937 [1/1] (1.48ns)   --->   "%add_ln712_3252 = add i12 %sext_ln717_689, i12 %sext_ln1171_470"   --->   Operation 6937 'add' 'add_ln712_3252' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6938 [1/1] (0.00ns)   --->   "%sext_ln712_974 = sext i12 %add_ln712_3252"   --->   Operation 6938 'sext' 'sext_ln712_974' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6939 [1/1] (1.54ns)   --->   "%add_ln712_3253 = add i13 %sext_ln712_974, i13 %sext_ln717_596"   --->   Operation 6939 'add' 'add_ln712_3253' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6940 [1/1] (1.48ns)   --->   "%add_ln712_3255 = add i12 %sext_ln42_206, i12 %sext_ln1171_548"   --->   Operation 6940 'add' 'add_ln712_3255' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6941 [1/1] (0.00ns)   --->   "%sext_ln712_976 = sext i12 %add_ln712_3255"   --->   Operation 6941 'sext' 'sext_ln712_976' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6942 [1/1] (1.54ns)   --->   "%add_ln712_3256 = add i13 %sext_ln712_976, i13 %sext_ln1171_486"   --->   Operation 6942 'add' 'add_ln712_3256' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6943 [1/1] (1.54ns)   --->   "%add_ln712_3257 = add i13 %sext_ln717_867, i13 %sext_ln42_270"   --->   Operation 6943 'add' 'add_ln712_3257' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6944 [1/1] (0.00ns)   --->   "%sext_ln712_981 = sext i11 %add_ln712_3261"   --->   Operation 6944 'sext' 'sext_ln712_981' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6945 [1/1] (1.48ns)   --->   "%add_ln712_3262 = add i12 %sext_ln712_981, i12 %sext_ln1171_610"   --->   Operation 6945 'add' 'add_ln712_3262' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6946 [1/1] (1.48ns)   --->   "%add_ln712_3263 = add i12 %sext_ln1171_674, i12 %sext_ln1171_678"   --->   Operation 6946 'add' 'add_ln712_3263' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6947 [1/1] (0.00ns)   --->   "%sext_ln712_983 = sext i12 %add_ln712_3263"   --->   Operation 6947 'sext' 'sext_ln712_983' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6948 [1/1] (1.54ns)   --->   "%add_ln712_3264 = add i13 %sext_ln712_983, i13 %sext_ln717_1056"   --->   Operation 6948 'add' 'add_ln712_3264' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6949 [1/1] (0.00ns)   --->   "%zext_ln712_870 = zext i11 %add_ln712_3266"   --->   Operation 6949 'zext' 'zext_ln712_870' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6950 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3267 = add i15 %zext_ln712_870, i15 %zext_ln717_623"   --->   Operation 6950 'add' 'add_ln712_3267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6951 [1/1] (0.00ns)   --->   "%zext_ln712_873 = zext i13 %add_ln712_3270"   --->   Operation 6951 'zext' 'zext_ln712_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6952 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3271 = add i15 %zext_ln712_873, i15 %add_ln712_3267"   --->   Operation 6952 'add' 'add_ln712_3271' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3274 = add i15 %zext_ln717_766, i15 %zext_ln42_404"   --->   Operation 6953 'add' 'add_ln712_3274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6954 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3275 = add i15 %add_ln712_3274, i15 %zext_ln42_370"   --->   Operation 6954 'add' 'add_ln712_3275' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3276 = add i15 %zext_ln717_832, i15 %zext_ln42_431"   --->   Operation 6955 'add' 'add_ln712_3276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6956 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3277 = add i15 %add_ln712_3276, i15 %zext_ln42_409"   --->   Operation 6956 'add' 'add_ln712_3277' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6957 [1/1] (0.00ns)   --->   "%zext_ln712_877 = zext i12 %add_ln712_3280"   --->   Operation 6957 'zext' 'zext_ln712_877' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3282 = add i15 %add_ln712_3281, i15 %zext_ln42_483"   --->   Operation 6958 'add' 'add_ln712_3282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6959 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3283 = add i15 %add_ln712_3282, i15 %zext_ln712_877"   --->   Operation 6959 'add' 'add_ln712_3283' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3286 = add i15 %add_ln712_3285, i15 %zext_ln42_519"   --->   Operation 6960 'add' 'add_ln712_3286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6961 [1/1] (0.00ns)   --->   "%zext_ln712_879 = zext i13 %add_ln712_3288"   --->   Operation 6961 'zext' 'zext_ln712_879' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6962 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3289 = add i15 %zext_ln712_879, i15 %add_ln712_3286"   --->   Operation 6962 'add' 'add_ln712_3289' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6963 [1/1] (0.00ns)   --->   "%zext_ln712_881 = zext i12 %add_ln712_3290"   --->   Operation 6963 'zext' 'zext_ln712_881' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3291 = add i15 %zext_ln712_881, i15 %zext_ln717_1155"   --->   Operation 6964 'add' 'add_ln712_3291' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6965 [1/1] (0.00ns)   --->   "%zext_ln712_884 = zext i10 %add_ln712_3294"   --->   Operation 6965 'zext' 'zext_ln712_884' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6966 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3295 = add i15 %zext_ln712_884, i15 %add_ln712_3291"   --->   Operation 6966 'add' 'add_ln712_3295' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3299 = add i13 %sext_ln1171_386, i13 %sext_ln1171_403"   --->   Operation 6967 'add' 'add_ln712_3299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6968 [1/1] (0.00ns)   --->   "%sext_ln712_986 = sext i11 %add_ln712_3300"   --->   Operation 6968 'sext' 'sext_ln712_986' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6969 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3301 = add i13 %sext_ln712_986, i13 %add_ln712_3299"   --->   Operation 6969 'add' 'add_ln712_3301' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6970 [1/1] (1.48ns)   --->   "%add_ln712_3302 = add i12 %sext_ln1171_464, i12 %sext_ln42_174"   --->   Operation 6970 'add' 'add_ln712_3302' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3303 = add i11 %sext_ln717_723, i11 %sext_ln42_207"   --->   Operation 6971 'add' 'add_ln712_3303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6972 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3304 = add i11 %add_ln712_3303, i11 %sext_ln1171_474"   --->   Operation 6972 'add' 'add_ln712_3304' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3308 = add i13 %sext_ln717_985, i13 %sext_ln42_317"   --->   Operation 6973 'add' 'add_ln712_3308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6974 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3309 = add i13 %add_ln712_3308, i13 %sext_ln42_287"   --->   Operation 6974 'add' 'add_ln712_3309' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6975 [1/1] (1.48ns)   --->   "%add_ln712_3312 = add i11 %trunc_ln8, i11 %zext_ln42_263"   --->   Operation 6975 'add' 'add_ln712_3312' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6976 [1/1] (1.52ns)   --->   "%add_ln712_3317 = add i15 %zext_ln42_268, i15 %zext_ln717_626"   --->   Operation 6976 'add' 'add_ln712_3317' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3318 = add i15 %zext_ln717_666, i15 %zext_ln42_324"   --->   Operation 6977 'add' 'add_ln712_3318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6978 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3319 = add i15 %add_ln712_3318, i15 %zext_ln42_285"   --->   Operation 6978 'add' 'add_ln712_3319' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6979 [1/1] (1.52ns)   --->   "%add_ln712_3321 = add i15 %zext_ln42_411, i15 %zext_ln717_903"   --->   Operation 6979 'add' 'add_ln712_3321' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3322 = add i15 %zext_ln42_497, i15 %zext_ln717_1000"   --->   Operation 6980 'add' 'add_ln712_3322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6981 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3323 = add i15 %add_ln712_3322, i15 %zext_ln42_466"   --->   Operation 6981 'add' 'add_ln712_3323' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3326 = add i15 %zext_ln42_527, i15 %zext_ln717_1042"   --->   Operation 6982 'add' 'add_ln712_3326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6983 [1/1] (0.00ns)   --->   "%zext_ln712_891 = zext i11 %add_ln712_3328"   --->   Operation 6983 'zext' 'zext_ln712_891' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6984 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3329 = add i15 %zext_ln712_891, i15 %add_ln712_3326"   --->   Operation 6984 'add' 'add_ln712_3329' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3330 = add i15 %zext_ln717_1222, i15 192"   --->   Operation 6985 'add' 'add_ln712_3330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6986 [1/1] (0.00ns)   --->   "%zext_ln712_894 = zext i10 %add_ln712_3332"   --->   Operation 6986 'zext' 'zext_ln712_894' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6987 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3333 = add i15 %zext_ln712_894, i15 %add_ln712_3330"   --->   Operation 6987 'add' 'add_ln712_3333' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3338 = add i11 %sext_ln717_621, i11 %sext_ln717_628"   --->   Operation 6988 'add' 'add_ln712_3338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6989 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3339 = add i11 %add_ln712_3338, i11 %sext_ln42_149"   --->   Operation 6989 'add' 'add_ln712_3339' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6990 [1/1] (1.54ns)   --->   "%add_ln712_3341 = add i13 %sext_ln717_643, i13 %sext_ln717_660"   --->   Operation 6990 'add' 'add_ln712_3341' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6991 [1/1] (1.48ns)   --->   "%add_ln712_3342 = add i12 %sext_ln1171_488, i12 %sext_ln1171_518"   --->   Operation 6991 'add' 'add_ln712_3342' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6992 [1/1] (0.00ns)   --->   "%sext_ln712_1001 = sext i12 %add_ln712_3342"   --->   Operation 6992 'sext' 'sext_ln712_1001' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6993 [1/1] (1.54ns)   --->   "%add_ln712_3343 = add i13 %sext_ln712_1001, i13 %sext_ln1171_483"   --->   Operation 6993 'add' 'add_ln712_3343' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6994 [1/1] (1.41ns)   --->   "%add_ln712_3346 = add i11 %sext_ln717_796, i11 %sext_ln717_823"   --->   Operation 6994 'add' 'add_ln712_3346' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3347 = add i13 %sext_ln1171_594, i13 %sext_ln42_279"   --->   Operation 6995 'add' 'add_ln712_3347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6996 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3348 = add i13 %add_ln712_3347, i13 %sext_ln1171_584"   --->   Operation 6996 'add' 'add_ln712_3348' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6997 [1/1] (1.48ns)   --->   "%add_ln712_3350 = add i12 %sext_ln1171_638, i12 %sext_ln1171_674"   --->   Operation 6997 'add' 'add_ln712_3350' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6998 [1/1] (0.00ns)   --->   "%sext_ln712_1008 = sext i12 %add_ln712_3350"   --->   Operation 6998 'sext' 'sext_ln712_1008' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6999 [1/1] (1.54ns)   --->   "%add_ln712_3351 = add i13 %sext_ln712_1008, i13 %sext_ln717_1005"   --->   Operation 6999 'add' 'add_ln712_3351' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3352 = add i15 %zext_ln42_269, i15 %zext_ln717_649"   --->   Operation 7000 'add' 'add_ln712_3352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7001 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3353 = add i15 %add_ln712_3352, i15 %zext_ln42_259"   --->   Operation 7001 'add' 'add_ln712_3353' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7002 [1/1] (0.00ns)   --->   "%zext_ln712_897 = zext i11 %add_ln712_3357"   --->   Operation 7002 'zext' 'zext_ln712_897' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7003 [1/1] (0.00ns)   --->   "%zext_ln712_898 = zext i11 %add_ln712_3358"   --->   Operation 7003 'zext' 'zext_ln712_898' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3359 = add i12 %zext_ln712_898, i12 %zext_ln717_678"   --->   Operation 7004 'add' 'add_ln712_3359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7005 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3360 = add i12 %add_ln712_3359, i12 %zext_ln712_897"   --->   Operation 7005 'add' 'add_ln712_3360' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3361 = add i12 %zext_ln42_438, i12 %mult_V_1754"   --->   Operation 7006 'add' 'add_ln712_3361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7007 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3362 = add i12 %add_ln712_3361, i12 %zext_ln42_408"   --->   Operation 7007 'add' 'add_ln712_3362' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7008 [1/1] (1.48ns)   --->   "%add_ln712_3363 = add i12 %zext_ln1171_769, i12 %zext_ln42_522"   --->   Operation 7008 'add' 'add_ln712_3363' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7009 [1/1] (0.00ns)   --->   "%zext_ln712_901 = zext i12 %add_ln712_3363"   --->   Operation 7009 'zext' 'zext_ln712_901' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7010 [1/1] (1.52ns)   --->   "%add_ln712_3364 = add i15 %zext_ln712_901, i15 %zext_ln717_950"   --->   Operation 7010 'add' 'add_ln712_3364' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3367 = add i15 %zext_ln717_1043, i15 %zext_ln42_542"   --->   Operation 7011 'add' 'add_ln712_3367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7012 [1/1] (0.00ns)   --->   "%zext_ln712_903 = zext i12 %add_ln712_3369"   --->   Operation 7012 'zext' 'zext_ln712_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7013 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3370 = add i15 %zext_ln712_903, i15 %add_ln712_3367"   --->   Operation 7013 'add' 'add_ln712_3370' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3371 = add i12 %zext_ln42_628, i12 %mult_V_3544"   --->   Operation 7014 'add' 'add_ln712_3371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7015 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3372 = add i12 %add_ln712_3371, i12 %zext_ln717_1177"   --->   Operation 7015 'add' 'add_ln712_3372' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3380 = add i13 %sext_ln717_518, i13 %sext_ln1171_384"   --->   Operation 7016 'add' 'add_ln712_3380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7017 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3381 = add i13 %add_ln712_3380, i13 %sext_ln42_97"   --->   Operation 7017 'add' 'add_ln712_3381' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3383 = add i12 %sext_ln42_134, i12 %sext_ln42_142"   --->   Operation 7018 'add' 'add_ln712_3383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7019 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3384 = add i12 %add_ln712_3383, i12 %sext_ln1171_392"   --->   Operation 7019 'add' 'add_ln712_3384' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7020 [1/1] (1.48ns)   --->   "%add_ln712_3385 = add i12 %sext_ln717_641, i12 %sext_ln1171_475"   --->   Operation 7020 'add' 'add_ln712_3385' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7021 [1/1] (1.36ns)   --->   "%add_ln712_3389 = add i10 %sext_ln717_789, i10 %sext_ln42_229"   --->   Operation 7021 'add' 'add_ln712_3389' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7022 [1/1] (0.00ns)   --->   "%sext_ln712_1014 = sext i10 %add_ln712_3389"   --->   Operation 7022 'sext' 'sext_ln712_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7023 [1/1] (1.48ns)   --->   "%add_ln712_3390 = add i12 %sext_ln712_1014, i12 %sext_ln42_184"   --->   Operation 7023 'add' 'add_ln712_3390' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3391 = add i12 %sext_ln1171_576, i12 %sext_ln717_873"   --->   Operation 7024 'add' 'add_ln712_3391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7025 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3392 = add i12 %add_ln712_3391, i12 %sext_ln717_841"   --->   Operation 7025 'add' 'add_ln712_3392' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7026 [1/1] (1.48ns)   --->   "%add_ln712_3394 = add i12 %sext_ln1171_596, i12 %sext_ln42_308"   --->   Operation 7026 'add' 'add_ln712_3394' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3401 = add i12 %sext_ln717_1086, i12 %sext_ln1171_678"   --->   Operation 7027 'add' 'add_ln712_3401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7028 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3402 = add i12 %add_ln712_3401, i12 %sext_ln1171_665"   --->   Operation 7028 'add' 'add_ln712_3402' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3403 = add i15 %zext_ln42_326, i15 %zext_ln717_731"   --->   Operation 7029 'add' 'add_ln712_3403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7030 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3404 = add i15 %add_ln712_3403, i15 %zext_ln42_275"   --->   Operation 7030 'add' 'add_ln712_3404' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7031 [1/1] (1.52ns)   --->   "%add_ln712_3406 = add i15 %zext_ln42_373, i15 %zext_ln717_779"   --->   Operation 7031 'add' 'add_ln712_3406' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3408 = add i12 %zext_ln717_806, i12 %zext_ln717_836"   --->   Operation 7032 'add' 'add_ln712_3408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7033 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3409 = add i12 %add_ln712_3408, i12 %zext_ln42_395"   --->   Operation 7033 'add' 'add_ln712_3409' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7034 [1/1] (1.54ns)   --->   "%add_ln712_3414 = add i12 %trunc_ln42_86, i12 %zext_ln42_545"   --->   Operation 7034 'add' 'add_ln712_3414' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7035 [1/1] (0.00ns)   --->   "%zext_ln712_912 = zext i12 %add_ln712_3414"   --->   Operation 7035 'zext' 'zext_ln712_912' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7036 [1/1] (1.52ns)   --->   "%add_ln712_3415 = add i15 %zext_ln712_912, i15 %zext_ln717_946"   --->   Operation 7036 'add' 'add_ln712_3415' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3418 = add i15 %add_ln712_3417, i15 %zext_ln42_555"   --->   Operation 7037 'add' 'add_ln712_3418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7038 [1/1] (0.00ns)   --->   "%zext_ln712_914 = zext i11 %add_ln712_3420"   --->   Operation 7038 'zext' 'zext_ln712_914' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7039 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3421 = add i15 %zext_ln712_914, i15 %add_ln712_3418"   --->   Operation 7039 'add' 'add_ln712_3421' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7040 [1/1] (1.54ns)   --->   "%add_ln712_3425 = add i13 %sext_ln717_510, i13 %sext_ln42_119"   --->   Operation 7040 'add' 'add_ln712_3425' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3426 = add i13 %sext_ln42_128, i13 %sext_ln717_566"   --->   Operation 7041 'add' 'add_ln712_3426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7042 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3427 = add i13 %add_ln712_3426, i13 %sext_ln717_535"   --->   Operation 7042 'add' 'add_ln712_3427' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3429 = add i13 %sext_ln717_577, i13 %sext_ln42_154"   --->   Operation 7043 'add' 'add_ln712_3429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7044 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3430 = add i13 %add_ln712_3429, i13 %sext_ln1171_411"   --->   Operation 7044 'add' 'add_ln712_3430' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3431 = add i13 %sext_ln717_667, i13 %sext_ln1171_468"   --->   Operation 7045 'add' 'add_ln712_3431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7046 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3432 = add i13 %add_ln712_3431, i13 %sext_ln717_634"   --->   Operation 7046 'add' 'add_ln712_3432' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7047 [1/1] (1.53ns)   --->   "%add_ln712_3435 = add i14 %sext_ln1171_500, i14 %sext_ln717_790"   --->   Operation 7047 'add' 'add_ln712_3435' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7048 [1/1] (1.41ns)   --->   "%add_ln712_3437 = add i11 %sext_ln42_221, i11 %sext_ln717_813"   --->   Operation 7048 'add' 'add_ln712_3437' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7049 [1/1] (0.00ns)   --->   "%sext_ln712_1030 = sext i11 %add_ln712_3437"   --->   Operation 7049 'sext' 'sext_ln712_1030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7050 [1/1] (1.54ns)   --->   "%add_ln712_3438 = add i13 %sext_ln712_1030, i13 %sext_ln42_212"   --->   Operation 7050 'add' 'add_ln712_3438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7051 [1/1] (1.48ns)   --->   "%add_ln712_3447 = add i12 %sext_ln42_331, i12 %sext_ln717_1055"   --->   Operation 7051 'add' 'add_ln712_3447' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7052 [1/1] (1.52ns)   --->   "%add_ln712_3448 = add i15 %zext_ln717_584, i15 %zext_ln717_756"   --->   Operation 7052 'add' 'add_ln712_3448' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7053 [1/1] (1.52ns)   --->   "%add_ln712_3451 = add i15 %zext_ln717_807, i15 %zext_ln42_433"   --->   Operation 7053 'add' 'add_ln712_3451' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3453 = add i12 %zext_ln717_935, i12 %zext_ln717_974"   --->   Operation 7054 'add' 'add_ln712_3453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7055 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3454 = add i12 %add_ln712_3453, i12 %zext_ln717_866"   --->   Operation 7055 'add' 'add_ln712_3454' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3458 = add i15 %add_ln712_3457, i15 %zext_ln42_521"   --->   Operation 7056 'add' 'add_ln712_3458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7057 [1/1] (0.00ns)   --->   "%zext_ln712_920 = zext i13 %add_ln712_3460"   --->   Operation 7057 'zext' 'zext_ln712_920' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7058 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3461 = add i15 %zext_ln712_920, i15 %add_ln712_3458"   --->   Operation 7058 'add' 'add_ln712_3461' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7059 [1/1] (0.00ns)   --->   "%zext_ln712_922 = zext i11 %add_ln712_3462"   --->   Operation 7059 'zext' 'zext_ln712_922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3463 = add i15 %zext_ln712_922, i15 %zext_ln717_1196"   --->   Operation 7060 'add' 'add_ln712_3463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7061 [1/1] (0.00ns)   --->   "%zext_ln712_924 = zext i10 %add_ln712_3465"   --->   Operation 7061 'zext' 'zext_ln712_924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7062 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3466 = add i15 %zext_ln712_924, i15 %add_ln712_3463"   --->   Operation 7062 'add' 'add_ln712_3466' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7063 [1/1] (0.00ns)   --->   "%sext_ln712_1038 = sext i13 %add_ln712_3470"   --->   Operation 7063 'sext' 'sext_ln712_1038' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7064 [1/1] (1.53ns)   --->   "%add_ln712_3471 = add i14 %sext_ln712_1038, i14 %sext_ln1171_364"   --->   Operation 7064 'add' 'add_ln712_3471' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7065 [1/1] (1.48ns)   --->   "%add_ln712_3472 = add i12 %sext_ln42_139, i12 %sext_ln42_176"   --->   Operation 7065 'add' 'add_ln712_3472' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7066 [1/1] (0.00ns)   --->   "%sext_ln712_1040 = sext i12 %add_ln712_3472"   --->   Operation 7066 'sext' 'sext_ln712_1040' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7067 [1/1] (1.53ns)   --->   "%add_ln712_3473 = add i14 %sext_ln712_1040, i14 %sext_ln42_130"   --->   Operation 7067 'add' 'add_ln712_3473' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3475 = add i13 %sext_ln1171_478, i13 %sext_ln1171_490"   --->   Operation 7068 'add' 'add_ln712_3475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7069 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3476 = add i13 %add_ln712_3475, i13 %sext_ln717_697"   --->   Operation 7069 'add' 'add_ln712_3476' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3477 = add i13 %sext_ln717_778, i13 %sext_ln717_797"   --->   Operation 7070 'add' 'add_ln712_3477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7071 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3478 = add i13 %add_ln712_3477, i13 %sext_ln42_183"   --->   Operation 7071 'add' 'add_ln712_3478' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7072 [1/1] (1.54ns)   --->   "%add_ln712_3483 = add i13 %sext_ln42_257, i13 %sext_ln717_911"   --->   Operation 7072 'add' 'add_ln712_3483' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7073 [1/1] (1.54ns)   --->   "%add_ln712_3486 = add i13 %sext_ln42_278, i13 %sext_ln717_981"   --->   Operation 7073 'add' 'add_ln712_3486' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7074 [1/1] (0.00ns)   --->   "%sext_ln712_1050 = sext i13 %add_ln712_3486"   --->   Operation 7074 'sext' 'sext_ln712_1050' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7075 [1/1] (1.53ns)   --->   "%add_ln712_3487 = add i14 %sext_ln712_1050, i14 %sext_ln717_937"   --->   Operation 7075 'add' 'add_ln712_3487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7076 [1/1] (1.54ns)   --->   "%add_ln712_3493 = add i13 %sext_ln42_356, i13 %zext_ln1171_465"   --->   Operation 7076 'add' 'add_ln712_3493' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3495 = add i12 %trunc_ln42_52, i12 %zext_ln717_706"   --->   Operation 7077 'add' 'add_ln712_3495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7078 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3496 = add i12 %add_ln712_3495, i12 %zext_ln1171_491"   --->   Operation 7078 'add' 'add_ln712_3496' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7079 [1/1] (0.00ns)   --->   "%zext_ln712_927 = zext i12 %add_ln712_3498"   --->   Operation 7079 'zext' 'zext_ln712_927' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7080 [1/1] (1.52ns)   --->   "%add_ln712_3499 = add i15 %zext_ln712_927, i15 %zext_ln717_720"   --->   Operation 7080 'add' 'add_ln712_3499' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7081 [1/1] (1.52ns)   --->   "%add_ln712_3500 = add i15 %zext_ln717_835, i15 %zext_ln42_452"   --->   Operation 7081 'add' 'add_ln712_3500' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7082 [1/1] (1.52ns)   --->   "%add_ln712_3504 = add i15 %zext_ln717_956, i15 %zext_ln717_1029"   --->   Operation 7082 'add' 'add_ln712_3504' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7083 [1/1] (0.00ns)   --->   "%zext_ln712_930 = zext i15 %add_ln712_3504"   --->   Operation 7083 'zext' 'zext_ln712_930' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7084 [1/1] (1.53ns)   --->   "%add_ln712_3505 = add i16 %zext_ln712_930, i16 %zext_ln717_947"   --->   Operation 7084 'add' 'add_ln712_3505' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7085 [1/1] (1.52ns)   --->   "%add_ln712_3506 = add i15 %zext_ln42_565, i15 %zext_ln717_1131"   --->   Operation 7085 'add' 'add_ln712_3506' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7086 [1/1] (0.00ns)   --->   "%zext_ln712_931 = zext i15 %add_ln712_3506"   --->   Operation 7086 'zext' 'zext_ln712_931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7087 [1/1] (1.53ns)   --->   "%add_ln712_3507 = add i16 %zext_ln712_931, i16 %zext_ln717_1069"   --->   Operation 7087 'add' 'add_ln712_3507' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3510 = add i13 %add_ln712_3509, i13 %zext_ln42_623"   --->   Operation 7088 'add' 'add_ln712_3510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7089 [1/1] (0.00ns)   --->   "%zext_ln712_933 = zext i11 %add_ln712_3512"   --->   Operation 7089 'zext' 'zext_ln712_933' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7090 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3513 = add i13 %zext_ln712_933, i13 %add_ln712_3510"   --->   Operation 7090 'add' 'add_ln712_3513' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7091 [1/1] (1.41ns)   --->   "%add_ln712_3517 = add i11 %sext_ln717_468, i11 %sext_ln1171_371"   --->   Operation 7091 'add' 'add_ln712_3517' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3518 = add i12 %sext_ln1171_410, i12 %sext_ln42_153"   --->   Operation 7092 'add' 'add_ln712_3518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7093 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3519 = add i12 %add_ln712_3518, i12 %sext_ln1171_397"   --->   Operation 7093 'add' 'add_ln712_3519' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7094 [1/1] (1.54ns)   --->   "%add_ln712_3521 = add i13 %sext_ln717_640, i13 %sext_ln42_165"   --->   Operation 7094 'add' 'add_ln712_3521' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7095 [1/1] (1.48ns)   --->   "%add_ln712_3526 = add i12 %sext_ln1171_543, i12 %sext_ln717_812"   --->   Operation 7095 'add' 'add_ln712_3526' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3527 = add i11 %sext_ln717_969, i11 %sext_ln1171_641"   --->   Operation 7096 'add' 'add_ln712_3527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7097 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3528 = add i11 %add_ln712_3527, i11 %sext_ln717_874"   --->   Operation 7097 'add' 'add_ln712_3528' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7098 [1/1] (1.52ns)   --->   "%add_ln712_3530 = add i15 %zext_ln717_598, i15 %zext_ln717_642"   --->   Operation 7098 'add' 'add_ln712_3530' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7099 [1/1] (1.52ns)   --->   "%add_ln712_3532 = add i15 %zext_ln42_353, i15 %zext_ln717_775"   --->   Operation 7099 'add' 'add_ln712_3532' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7100 [1/1] (0.00ns)   --->   "%zext_ln712_936 = zext i15 %add_ln712_3532"   --->   Operation 7100 'zext' 'zext_ln712_936' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7101 [1/1] (1.53ns)   --->   "%add_ln712_3533 = add i16 %zext_ln712_936, i16 %zext_ln717_660"   --->   Operation 7101 'add' 'add_ln712_3533' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3537 = add i15 %zext_ln42_400, i15 %zext_ln717_823"   --->   Operation 7102 'add' 'add_ln712_3537' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7103 [1/1] (0.00ns)   --->   "%zext_ln712_938 = zext i13 %add_ln712_3539"   --->   Operation 7103 'zext' 'zext_ln712_938' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7104 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3540 = add i15 %zext_ln712_938, i15 %add_ln712_3537"   --->   Operation 7104 'add' 'add_ln712_3540' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7105 [1/1] (0.00ns)   --->   "%zext_ln712_940 = zext i15 %add_ln712_3541"   --->   Operation 7105 'zext' 'zext_ln712_940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7106 [1/1] (0.00ns)   --->   "%zext_ln712_941 = zext i15 %add_ln712_3542"   --->   Operation 7106 'zext' 'zext_ln712_941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3543 = add i16 %zext_ln712_941, i16 %zext_ln717_995"   --->   Operation 7107 'add' 'add_ln712_3543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7108 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3544 = add i16 %add_ln712_3543, i16 %zext_ln712_940"   --->   Operation 7108 'add' 'add_ln712_3544' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7109 [1/1] (0.00ns)   --->   "%zext_ln712_942 = zext i12 %add_ln712_3546"   --->   Operation 7109 'zext' 'zext_ln712_942' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3548 = add i15 %add_ln712_3547, i15 %zext_ln42_573"   --->   Operation 7110 'add' 'add_ln712_3548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7111 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3549 = add i15 %add_ln712_3548, i15 %zext_ln712_942"   --->   Operation 7111 'add' 'add_ln712_3549' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_3552)   --->   "%xor_ln712 = xor i8 %p_read_214, i8 128"   --->   Operation 7112 'xor' 'xor_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node add_ln712_3552)   --->   "%sext_ln712_17 = sext i8 %xor_ln712"   --->   Operation 7113 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7114 [1/1] (1.52ns) (out node of the LUT)   --->   "%add_ln712_3552 = add i16 %sext_ln712_17, i16 %zext_ln717_1228"   --->   Operation 7114 'add' 'add_ln712_3552' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3558 = add i11 %sext_ln42_125, i11 %sext_ln42_156"   --->   Operation 7115 'add' 'add_ln712_3558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7116 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3559 = add i11 %add_ln712_3558, i11 %sext_ln1171_382"   --->   Operation 7116 'add' 'add_ln712_3559' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7117 [1/1] (1.54ns)   --->   "%add_ln712_3561 = add i13 %sext_ln1171_447, i13 %sext_ln1171_503"   --->   Operation 7117 'add' 'add_ln712_3561' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7118 [1/1] (1.54ns)   --->   "%add_ln712_3562 = add i13 %sext_ln42_222, i13 %sext_ln1171_544"   --->   Operation 7118 'add' 'add_ln712_3562' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7119 [1/1] (1.54ns)   --->   "%add_ln712_3567 = add i13 %sext_ln42_284, i13 %sext_ln42_291"   --->   Operation 7119 'add' 'add_ln712_3567' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7120 [1/1] (0.00ns)   --->   "%sext_ln712_1073 = sext i13 %add_ln712_3567"   --->   Operation 7120 'sext' 'sext_ln712_1073' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7121 [1/1] (1.53ns)   --->   "%add_ln712_3568 = add i14 %sext_ln712_1073, i14 %sext_ln1171_602"   --->   Operation 7121 'add' 'add_ln712_3568' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7122 [1/1] (1.52ns)   --->   "%add_ln712_3571 = add i15 %zext_ln717_668, i15 %zext_ln717_672"   --->   Operation 7122 'add' 'add_ln712_3571' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7123 [1/1] (0.00ns)   --->   "%zext_ln712_946 = zext i15 %add_ln712_3571"   --->   Operation 7123 'zext' 'zext_ln712_946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7124 [1/1] (1.53ns)   --->   "%add_ln712_3572 = add i16 %zext_ln712_946, i16 %zext_ln717_613"   --->   Operation 7124 'add' 'add_ln712_3572' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7125 [1/1] (0.00ns)   --->   "%zext_ln712_947 = zext i11 %add_ln712_3576"   --->   Operation 7125 'zext' 'zext_ln712_947' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7126 [1/1] (0.00ns)   --->   "%zext_ln712_948 = zext i15 %add_ln712_3577"   --->   Operation 7126 'zext' 'zext_ln712_948' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3578 = add i16 %zext_ln712_948, i16 %zext_ln717_790"   --->   Operation 7127 'add' 'add_ln712_3578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7128 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3579 = add i16 %add_ln712_3578, i16 %zext_ln712_947"   --->   Operation 7128 'add' 'add_ln712_3579' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7129 [1/1] (0.00ns)   --->   "%zext_ln712_949 = zext i12 %add_ln712_3581"   --->   Operation 7129 'zext' 'zext_ln712_949' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7130 [1/1] (1.54ns)   --->   "%add_ln712_3582 = add i13 %zext_ln712_949, i13 %zext_ln717_877"   --->   Operation 7130 'add' 'add_ln712_3582' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7131 [1/1] (1.52ns)   --->   "%add_ln712_3585 = add i15 %zext_ln717_1107, i15 %zext_ln717_1124"   --->   Operation 7131 'add' 'add_ln712_3585' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3586 = add i12 %zext_ln717_1147, i12 %zext_ln717_1189"   --->   Operation 7132 'add' 'add_ln712_3586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7133 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3587 = add i12 %add_ln712_3586, i12 %zext_ln42_599"   --->   Operation 7133 'add' 'add_ln712_3587' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7134 [1/1] (0.00ns)   --->   "%or_ln712_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %p_read_240"   --->   Operation 7134 'bitconcatenate' 'or_ln712_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7135 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i9 %or_ln712_6"   --->   Operation 7135 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3589 = add i13 %sext_ln712_18, i13 %zext_ln717_1217"   --->   Operation 7136 'add' 'add_ln712_3589' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7137 [1/1] (0.00ns)   --->   "%zext_ln712_955 = zext i10 %add_ln712_3591"   --->   Operation 7137 'zext' 'zext_ln712_955' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7138 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3592 = add i13 %zext_ln712_955, i13 %add_ln712_3589"   --->   Operation 7138 'add' 'add_ln712_3592' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3597 = add i14 %sext_ln42_188, i14 %sext_ln42_210"   --->   Operation 7139 'add' 'add_ln712_3597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7140 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3598 = add i14 %add_ln712_3597, i14 %sext_ln42_185"   --->   Operation 7140 'add' 'add_ln712_3598' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7141 [1/1] (1.48ns)   --->   "%add_ln712_3605 = add i12 %sext_ln717_954, i12 %sext_ln42_290"   --->   Operation 7141 'add' 'add_ln712_3605' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3606 = add i14 %sext_ln42_333, i14 %sext_ln42_338"   --->   Operation 7142 'add' 'add_ln712_3606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7143 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3607 = add i14 %add_ln712_3606, i14 %sext_ln42_318"   --->   Operation 7143 'add' 'add_ln712_3607' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7144 [1/1] (1.52ns)   --->   "%add_ln712_3610 = add i15 %zext_ln717_628, i15 %zext_ln717_653"   --->   Operation 7144 'add' 'add_ln712_3610' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7145 [1/1] (1.48ns)   --->   "%add_ln712_3615 = add i12 %zext_ln717_684, i12 %zext_ln42_349"   --->   Operation 7145 'add' 'add_ln712_3615' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7146 [1/1] (1.52ns)   --->   "%add_ln712_3616 = add i15 %zext_ln717_802, i15 %zext_ln717_807"   --->   Operation 7146 'add' 'add_ln712_3616' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3619 = add i15 %zext_ln42_435, i15 %zext_ln717_867"   --->   Operation 7147 'add' 'add_ln712_3619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7148 [1/1] (0.00ns)   --->   "%zext_ln712_960 = zext i12 %add_ln712_3621"   --->   Operation 7148 'zext' 'zext_ln712_960' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7149 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3622 = add i15 %zext_ln712_960, i15 %add_ln712_3619"   --->   Operation 7149 'add' 'add_ln712_3622' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7150 [1/1] (1.52ns)   --->   "%add_ln712_3624 = add i15 %zext_ln717_1034, i15 %zext_ln717_1093"   --->   Operation 7150 'add' 'add_ln712_3624' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7151 [1/1] (0.00ns)   --->   "%zext_ln712_963 = zext i11 %add_ln712_3625"   --->   Operation 7151 'zext' 'zext_ln712_963' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7152 [1/1] (1.52ns)   --->   "%add_ln712_3626 = add i15 %zext_ln712_963, i15 %zext_ln717_1110"   --->   Operation 7152 'add' 'add_ln712_3626' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7153 [1/1] (0.00ns)   --->   "%zext_ln712_966 = zext i11 %add_ln712_3629"   --->   Operation 7153 'zext' 'zext_ln712_966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7154 [1/1] (0.00ns)   --->   "%zext_ln712_967 = zext i9 %add_ln712_3630"   --->   Operation 7154 'zext' 'zext_ln712_967' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7155 [1/1] (1.36ns)   --->   "%add_ln712_3631 = add i10 %zext_ln712_967, i10 %zext_ln1171_630"   --->   Operation 7155 'add' 'add_ln712_3631' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7156 [1/1] (0.00ns)   --->   "%zext_ln712_968 = zext i10 %add_ln712_3631"   --->   Operation 7156 'zext' 'zext_ln712_968' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7157 [1/1] (1.48ns)   --->   "%add_ln712_3632 = add i12 %zext_ln712_968, i12 %zext_ln712_966"   --->   Operation 7157 'add' 'add_ln712_3632' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7158 [1/1] (1.54ns)   --->   "%add_ln712_3636 = add i13 %sext_ln1171_375, i13 %sext_ln42_133"   --->   Operation 7158 'add' 'add_ln712_3636' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3637 = add i13 %sext_ln717_588, i13 %sext_ln42_166"   --->   Operation 7159 'add' 'add_ln712_3637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7160 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3638 = add i13 %add_ln712_3637, i13 %sext_ln1171_417"   --->   Operation 7160 'add' 'add_ln712_3638' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7161 [1/1] (1.54ns)   --->   "%add_ln712_3640 = add i13 %sext_ln717_705, i13 %sext_ln42_183"   --->   Operation 7161 'add' 'add_ln712_3640' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7162 [1/1] (1.41ns)   --->   "%add_ln712_3646 = add i11 %sext_ln1171_570, i11 %sext_ln42_255"   --->   Operation 7162 'add' 'add_ln712_3646' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7163 [1/1] (0.00ns)   --->   "%sext_ln712_1095 = sext i11 %add_ln712_3646"   --->   Operation 7163 'sext' 'sext_ln712_1095' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7164 [1/1] (1.54ns)   --->   "%add_ln712_3647 = add i13 %sext_ln712_1095, i13 %sext_ln42_233"   --->   Operation 7164 'add' 'add_ln712_3647' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7165 [1/1] (1.54ns)   --->   "%add_ln712_3649 = add i13 %sext_ln717_990, i13 %sext_ln717_1005"   --->   Operation 7165 'add' 'add_ln712_3649' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7166 [1/1] (0.00ns)   --->   "%sext_ln712_1098 = sext i13 %add_ln712_3649"   --->   Operation 7166 'sext' 'sext_ln712_1098' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7167 [1/1] (1.53ns)   --->   "%add_ln712_3650 = add i14 %sext_ln712_1098, i14 %sext_ln1171_608"   --->   Operation 7167 'add' 'add_ln712_3650' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3657 = add i15 %zext_ln717_685, i15 %zext_ln42_342"   --->   Operation 7168 'add' 'add_ln712_3657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7169 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3658 = add i15 %add_ln712_3657, i15 %zext_ln42_299"   --->   Operation 7169 'add' 'add_ln712_3658' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7170 [1/1] (0.00ns)   --->   "%zext_ln712_971 = zext i11 %add_ln712_3660"   --->   Operation 7170 'zext' 'zext_ln712_971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7171 [1/1] (1.48ns)   --->   "%add_ln712_3661 = add i12 %zext_ln712_971, i12 %zext_ln42_349"   --->   Operation 7171 'add' 'add_ln712_3661' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3662 = add i12 %zext_ln717_826, i12 %zext_ln717_976"   --->   Operation 7172 'add' 'add_ln712_3662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7173 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3663 = add i12 %add_ln712_3662, i12 %zext_ln717_780"   --->   Operation 7173 'add' 'add_ln712_3663' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7174 [1/1] (0.00ns)   --->   "%zext_ln712_975 = zext i11 %add_ln712_3666"   --->   Operation 7174 'zext' 'zext_ln712_975' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7175 [1/1] (0.00ns)   --->   "%zext_ln712_976 = zext i12 %add_ln712_3668"   --->   Operation 7175 'zext' 'zext_ln712_976' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7176 [1/1] (1.54ns)   --->   "%add_ln712_3669 = add i13 %zext_ln712_976, i13 %zext_ln712_975"   --->   Operation 7176 'add' 'add_ln712_3669' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7177 [1/1] (1.48ns)   --->   "%add_ln712_3670 = add i11 %trunc_ln42_100, i11 1792"   --->   Operation 7177 'add' 'add_ln712_3670' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7178 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i11 %add_ln712_3670"   --->   Operation 7178 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7179 [1/1] (1.52ns)   --->   "%add_ln712_3671 = add i16 %sext_ln712_20, i16 %zext_ln717_1213"   --->   Operation 7179 'add' 'add_ln712_3671' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7180 [1/1] (1.54ns)   --->   "%add_ln712_3678 = add i13 %sext_ln42_107, i13 %sext_ln717_558"   --->   Operation 7180 'add' 'add_ln712_3678' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7181 [1/1] (1.41ns)   --->   "%add_ln712_3680 = add i11 %sext_ln1171_445, i11 %sext_ln1171_452"   --->   Operation 7181 'add' 'add_ln712_3680' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7182 [1/1] (0.00ns)   --->   "%sext_ln712_1104 = sext i11 %add_ln712_3680"   --->   Operation 7182 'sext' 'sext_ln712_1104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7183 [1/1] (1.54ns)   --->   "%add_ln712_3681 = add i13 %sext_ln712_1104, i13 %sext_ln717_623"   --->   Operation 7183 'add' 'add_ln712_3681' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3685 = add i14 %sext_ln717_984, i14 %sext_ln42_341"   --->   Operation 7184 'add' 'add_ln712_3685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7185 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3686 = add i14 %add_ln712_3685, i14 %sext_ln1171_569"   --->   Operation 7185 'add' 'add_ln712_3686' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7186 [1/1] (1.52ns)   --->   "%add_ln712_3689 = add i15 %zext_ln42_262, i15 %zext_ln717_639"   --->   Operation 7186 'add' 'add_ln712_3689' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7187 [1/1] (0.00ns)   --->   "%zext_ln712_980 = zext i15 %add_ln712_3689"   --->   Operation 7187 'zext' 'zext_ln712_980' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7188 [1/1] (1.53ns)   --->   "%add_ln712_3690 = add i16 %zext_ln712_980, i16 %sext_ln717_1089"   --->   Operation 7188 'add' 'add_ln712_3690' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3694 = add i15 %zext_ln42_357, i15 %zext_ln717_775"   --->   Operation 7189 'add' 'add_ln712_3694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7190 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3695 = add i15 %add_ln712_3694, i15 %zext_ln42_334"   --->   Operation 7190 'add' 'add_ln712_3695' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7191 [1/1] (0.00ns)   --->   "%zext_ln712_983 = zext i11 %add_ln712_3696"   --->   Operation 7191 'zext' 'zext_ln712_983' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7192 [1/1] (1.52ns)   --->   "%add_ln712_3697 = add i15 %zext_ln712_983, i15 %zext_ln717_788"   --->   Operation 7192 'add' 'add_ln712_3697' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3701 = add i11 %zext_ln42_430, i11 %zext_ln717_854"   --->   Operation 7193 'add' 'add_ln712_3701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7194 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3702 = add i11 %add_ln712_3701, i11 %zext_ln717_843"   --->   Operation 7194 'add' 'add_ln712_3702' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7195 [1/1] (1.52ns)   --->   "%add_ln712_3703 = add i15 %zext_ln42_458, i15 %zext_ln717_939"   --->   Operation 7195 'add' 'add_ln712_3703' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3706 = add i15 %zext_ln717_979, i15 %zext_ln42_502"   --->   Operation 7196 'add' 'add_ln712_3706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7197 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3707 = add i15 %add_ln712_3706, i15 %zext_ln42_489"   --->   Operation 7197 'add' 'add_ln712_3707' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3708 = add i15 %zext_ln717_1012, i15 %zext_ln42_540"   --->   Operation 7198 'add' 'add_ln712_3708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7199 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3709 = add i15 %add_ln712_3708, i15 %zext_ln42_512"   --->   Operation 7199 'add' 'add_ln712_3709' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7200 [1/1] (0.00ns)   --->   "%zext_ln712_989 = zext i15 %add_ln712_3712"   --->   Operation 7200 'zext' 'zext_ln712_989' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7201 [1/1] (1.53ns)   --->   "%add_ln712_3713 = add i16 %zext_ln712_989, i16 %zext_ln717_1085"   --->   Operation 7201 'add' 'add_ln712_3713' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7202 [1/1] (1.48ns)   --->   "%add_ln712_3726 = add i12 %sext_ln1171_360, i12 %sext_ln717_494"   --->   Operation 7202 'add' 'add_ln712_3726' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7203 [1/1] (1.54ns)   --->   "%add_ln712_3727 = add i13 %sext_ln42_124, i13 %sext_ln42_132"   --->   Operation 7203 'add' 'add_ln712_3727' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7204 [1/1] (0.00ns)   --->   "%sext_ln712_1115 = sext i12 %add_ln712_3731"   --->   Operation 7204 'sext' 'sext_ln712_1115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3733 = add i14 %add_ln712_3732, i14 %sext_ln42_163"   --->   Operation 7205 'add' 'add_ln712_3733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7206 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3734 = add i14 %add_ln712_3733, i14 %sext_ln712_1115"   --->   Operation 7206 'add' 'add_ln712_3734' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3736 = add i14 %sext_ln1171_509, i14 %sext_ln1171_519"   --->   Operation 7207 'add' 'add_ln712_3736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7208 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3737 = add i14 %add_ln712_3736, i14 %sext_ln717_701"   --->   Operation 7208 'add' 'add_ln712_3737' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3738 = add i14 %sext_ln1171_537, i14 %sext_ln717_948"   --->   Operation 7209 'add' 'add_ln712_3738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7210 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3739 = add i14 %add_ln712_3738, i14 %sext_ln1171_529"   --->   Operation 7210 'add' 'add_ln712_3739' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3741 = add i13 %sext_ln1171_640, i13 %sext_ln42_319"   --->   Operation 7211 'add' 'add_ln712_3741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7212 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3742 = add i13 %add_ln712_3741, i13 %sext_ln42_292"   --->   Operation 7212 'add' 'add_ln712_3742' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3743 = add i16 %sext_ln717_1107, i16 %zext_ln717_627"   --->   Operation 7213 'add' 'add_ln712_3743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7214 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3744 = add i16 %add_ln712_3743, i16 %sext_ln717_1101"   --->   Operation 7214 'add' 'add_ln712_3744' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3748 = add i15 %zext_ln717_633, i15 %zext_ln42_305"   --->   Operation 7215 'add' 'add_ln712_3748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7216 [1/1] (0.00ns)   --->   "%zext_ln712_998 = zext i12 %add_ln712_3749"   --->   Operation 7216 'zext' 'zext_ln712_998' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7217 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3750 = add i15 %zext_ln712_998, i15 %add_ln712_3748"   --->   Operation 7217 'add' 'add_ln712_3750' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7218 [1/1] (0.00ns)   --->   "%zext_ln712_1000 = zext i15 %add_ln712_3751"   --->   Operation 7218 'zext' 'zext_ln712_1000' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3752 = add i16 %zext_ln712_1000, i16 %zext_ln717_824"   --->   Operation 7219 'add' 'add_ln712_3752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7220 [1/1] (0.00ns)   --->   "%zext_ln712_1002 = zext i12 %add_ln712_3754"   --->   Operation 7220 'zext' 'zext_ln712_1002' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7221 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3755 = add i16 %zext_ln712_1002, i16 %add_ln712_3752"   --->   Operation 7221 'add' 'add_ln712_3755' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7222 [1/1] (0.00ns)   --->   "%zext_ln712_1003 = zext i12 %add_ln712_3757"   --->   Operation 7222 'zext' 'zext_ln712_1003' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7223 [1/1] (1.52ns)   --->   "%add_ln712_3758 = add i15 %zext_ln712_1003, i15 %zext_ln717_1011"   --->   Operation 7223 'add' 'add_ln712_3758' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3759 = add i15 %zext_ln42_584, i15 %zext_ln717_1157"   --->   Operation 7224 'add' 'add_ln712_3759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7225 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3760 = add i15 %add_ln712_3759, i15 %zext_ln42_579"   --->   Operation 7225 'add' 'add_ln712_3760' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7226 [1/1] (0.00ns)   --->   "%zext_ln712_1006 = zext i15 %add_ln712_3763"   --->   Operation 7226 'zext' 'zext_ln712_1006' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7227 [1/1] (1.30ns)   --->   "%add_ln712_3764 = add i9 %zext_ln1171_725, i9 %zext_ln1171_793"   --->   Operation 7227 'add' 'add_ln712_3764' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7228 [1/1] (0.00ns)   --->   "%zext_ln712_1007 = zext i9 %add_ln712_3764"   --->   Operation 7228 'zext' 'zext_ln712_1007' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7229 [1/1] (1.36ns)   --->   "%add_ln712_3765 = add i10 %zext_ln712_1007, i10 960"   --->   Operation 7229 'add' 'add_ln712_3765' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7230 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i10 %add_ln712_3765"   --->   Operation 7230 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7231 [1/1] (1.53ns)   --->   "%add_ln712_3766 = add i16 %sext_ln712_21, i16 %zext_ln712_1006"   --->   Operation 7231 'add' 'add_ln712_3766' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7232 [1/1] (1.53ns)   --->   "%add_ln712_3770 = add i14 %sext_ln42_91, i14 %sext_ln717_482"   --->   Operation 7232 'add' 'add_ln712_3770' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3771 = add i14 %sext_ln1171_394, i14 %sext_ln717_567"   --->   Operation 7233 'add' 'add_ln712_3771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7234 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3772 = add i14 %add_ln712_3771, i14 %sext_ln42_110"   --->   Operation 7234 'add' 'add_ln712_3772' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7235 [1/1] (1.54ns)   --->   "%add_ln712_3774 = add i13 %sext_ln1171_420, i13 %sext_ln42_160"   --->   Operation 7235 'add' 'add_ln712_3774' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3775 = add i14 %sext_ln717_761, i14 %sext_ln717_791"   --->   Operation 7236 'add' 'add_ln712_3775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7237 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3776 = add i14 %add_ln712_3775, i14 %sext_ln1171_451"   --->   Operation 7237 'add' 'add_ln712_3776' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7238 [1/1] (1.48ns)   --->   "%add_ln712_3779 = add i12 %sext_ln42_231, i12 %sext_ln42_237"   --->   Operation 7238 'add' 'add_ln712_3779' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3780 = add i13 %sext_ln717_887, i13 %sext_ln42_257"   --->   Operation 7239 'add' 'add_ln712_3780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7240 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3781 = add i13 %add_ln712_3780, i13 %sext_ln1171_582"   --->   Operation 7240 'add' 'add_ln712_3781' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7241 [1/1] (1.41ns)   --->   "%add_ln712_3783 = add i11 %sext_ln42_302, i11 %sext_ln717_1001"   --->   Operation 7241 'add' 'add_ln712_3783' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7242 [1/1] (1.52ns)   --->   "%add_ln712_3784 = add i15 %zext_ln717_647, i15 %zext_ln42_302"   --->   Operation 7242 'add' 'add_ln712_3784' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7243 [1/1] (0.00ns)   --->   "%zext_ln712_1008 = zext i15 %add_ln712_3784"   --->   Operation 7243 'zext' 'zext_ln712_1008' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7244 [1/1] (1.53ns)   --->   "%add_ln712_3785 = add i16 %zext_ln712_1008, i16 %sext_ln717_1020"   --->   Operation 7244 'add' 'add_ln712_3785' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7245 [1/1] (1.52ns)   --->   "%add_ln712_3789 = add i15 %zext_ln42_326, i15 %zext_ln717_721"   --->   Operation 7245 'add' 'add_ln712_3789' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7246 [1/1] (0.00ns)   --->   "%zext_ln712_1009 = zext i15 %add_ln712_3789"   --->   Operation 7246 'zext' 'zext_ln712_1009' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7247 [1/1] (0.00ns)   --->   "%zext_ln712_1011 = zext i15 %add_ln712_3791"   --->   Operation 7247 'zext' 'zext_ln712_1011' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7248 [1/1] (1.53ns)   --->   "%add_ln712_3792 = add i16 %zext_ln712_1011, i16 %zext_ln712_1009"   --->   Operation 7248 'add' 'add_ln712_3792' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7249 [1/1] (1.52ns)   --->   "%add_ln712_3793 = add i15 %zext_ln717_781, i15 %zext_ln42_419"   --->   Operation 7249 'add' 'add_ln712_3793' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7250 [1/1] (0.00ns)   --->   "%zext_ln712_1012 = zext i15 %add_ln712_3793"   --->   Operation 7250 'zext' 'zext_ln712_1012' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7251 [1/1] (0.00ns)   --->   "%zext_ln712_1013 = zext i11 %add_ln712_3794"   --->   Operation 7251 'zext' 'zext_ln712_1013' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7252 [1/1] (1.52ns)   --->   "%add_ln712_3795 = add i15 %zext_ln712_1013, i15 %zext_ln717_838"   --->   Operation 7252 'add' 'add_ln712_3795' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7253 [1/1] (0.00ns)   --->   "%zext_ln712_1014 = zext i15 %add_ln712_3795"   --->   Operation 7253 'zext' 'zext_ln712_1014' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7254 [1/1] (1.53ns)   --->   "%add_ln712_3796 = add i16 %zext_ln712_1014, i16 %zext_ln712_1012"   --->   Operation 7254 'add' 'add_ln712_3796' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7255 [1/1] (1.52ns)   --->   "%add_ln712_3798 = add i15 %zext_ln717_1053, i15 %zext_ln717_1070"   --->   Operation 7255 'add' 'add_ln712_3798' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7256 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i13 %add_ln712_3802"   --->   Operation 7256 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3803 = add i16 %sext_ln712_22, i16 %zext_ln717_1199"   --->   Operation 7257 'add' 'add_ln712_3803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7258 [1/1] (0.00ns)   --->   "%zext_ln712_1019 = zext i10 %add_ln712_3805"   --->   Operation 7258 'zext' 'zext_ln712_1019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7259 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3806 = add i16 %zext_ln712_1019, i16 %add_ln712_3803"   --->   Operation 7259 'add' 'add_ln712_3806' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7260 [1/1] (1.54ns)   --->   "%add_ln712_3810 = add i13 %sext_ln42_115, i13 %sext_ln42_123"   --->   Operation 7260 'add' 'add_ln712_3810' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7261 [1/1] (1.48ns)   --->   "%add_ln712_3811 = add i12 %sext_ln1171_401, i12 %sext_ln1171_413"   --->   Operation 7261 'add' 'add_ln712_3811' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7262 [1/1] (0.00ns)   --->   "%sext_ln712_1133 = sext i12 %add_ln712_3811"   --->   Operation 7262 'sext' 'sext_ln712_1133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7263 [1/1] (1.54ns)   --->   "%add_ln712_3812 = add i13 %sext_ln712_1133, i13 %sext_ln717_555"   --->   Operation 7263 'add' 'add_ln712_3812' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7264 [1/1] (1.54ns)   --->   "%add_ln712_3814 = add i13 %sext_ln42_179, i13 %sext_ln1171_490"   --->   Operation 7264 'add' 'add_ln712_3814' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7265 [1/1] (1.53ns)   --->   "%add_ln712_3815 = add i14 %sext_ln1171_575, i14 %sext_ln717_879"   --->   Operation 7265 'add' 'add_ln712_3815' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7266 [1/1] (1.48ns)   --->   "%add_ln712_3819 = add i12 %sext_ln1171_588, i12 %sext_ln1171_596"   --->   Operation 7266 'add' 'add_ln712_3819' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7267 [1/1] (1.53ns)   --->   "%add_ln712_3820 = add i14 %sext_ln42_309, i14 %sext_ln717_1063"   --->   Operation 7267 'add' 'add_ln712_3820' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7268 [1/1] (1.54ns)   --->   "%add_ln712_3823 = add i12 %zext_ln42_261, i12 %trunc_ln42_47"   --->   Operation 7268 'add' 'add_ln712_3823' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7269 [1/1] (0.00ns)   --->   "%zext_ln712_1020 = zext i12 %add_ln712_3823"   --->   Operation 7269 'zext' 'zext_ln712_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7270 [1/1] (1.54ns)   --->   "%add_ln712_3824 = add i14 %zext_ln712_1020, i14 %sext_ln1171_677"   --->   Operation 7270 'add' 'add_ln712_3824' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7271 [1/1] (1.54ns)   --->   "%add_ln712_3825 = add i12 %zext_ln42_291, i12 %mult_V_792"   --->   Operation 7271 'add' 'add_ln712_3825' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7272 [1/1] (1.48ns)   --->   "%add_ln712_3830 = add i11 %trunc_ln42_60, i11 %zext_ln717_739"   --->   Operation 7272 'add' 'add_ln712_3830' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7273 [1/1] (0.00ns)   --->   "%zext_ln712_1023 = zext i11 %add_ln712_3830"   --->   Operation 7273 'zext' 'zext_ln712_1023' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7274 [1/1] (0.00ns)   --->   "%zext_ln712_1024 = zext i12 %add_ln712_3832"   --->   Operation 7274 'zext' 'zext_ln712_1024' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7275 [1/1] (1.54ns)   --->   "%add_ln712_3833 = add i13 %zext_ln712_1024, i13 %zext_ln712_1023"   --->   Operation 7275 'add' 'add_ln712_3833' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7276 [1/1] (1.52ns)   --->   "%add_ln712_3834 = add i15 %zext_ln717_838, i15 %zext_ln42_428"   --->   Operation 7276 'add' 'add_ln712_3834' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7277 [1/1] (0.00ns)   --->   "%zext_ln712_1026 = zext i15 %add_ln712_3834"   --->   Operation 7277 'zext' 'zext_ln712_1026' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7278 [1/1] (0.00ns)   --->   "%zext_ln712_1027 = zext i11 %add_ln712_3835"   --->   Operation 7278 'zext' 'zext_ln712_1027' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7279 [1/1] (1.52ns)   --->   "%add_ln712_3836 = add i15 %zext_ln712_1027, i15 %zext_ln717_878"   --->   Operation 7279 'add' 'add_ln712_3836' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7280 [1/1] (0.00ns)   --->   "%zext_ln712_1028 = zext i15 %add_ln712_3836"   --->   Operation 7280 'zext' 'zext_ln712_1028' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7281 [1/1] (1.53ns)   --->   "%add_ln712_3837 = add i16 %zext_ln712_1028, i16 %zext_ln712_1026"   --->   Operation 7281 'add' 'add_ln712_3837' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7282 [1/1] (1.52ns)   --->   "%add_ln712_3839 = add i15 %zext_ln717_929, i15 %zext_ln717_1020"   --->   Operation 7282 'add' 'add_ln712_3839' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7283 [1/1] (1.52ns)   --->   "%add_ln712_3840 = add i15 %zext_ln42_589, i15 %zext_ln717_1201"   --->   Operation 7283 'add' 'add_ln712_3840' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7284 [1/1] (0.00ns)   --->   "%zext_ln712_1030 = zext i15 %add_ln712_3840"   --->   Operation 7284 'zext' 'zext_ln712_1030' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7285 [1/1] (1.53ns)   --->   "%add_ln712_3841 = add i16 %zext_ln712_1030, i16 %zext_ln717_1054"   --->   Operation 7285 'add' 'add_ln712_3841' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7286 [1/1] (1.54ns)   --->   "%add_ln712_3851 = add i13 %sext_ln717_467, i13 %sext_ln717_549"   --->   Operation 7286 'add' 'add_ln712_3851' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7287 [1/1] (0.00ns)   --->   "%sext_ln712_1143 = sext i13 %add_ln712_3851"   --->   Operation 7287 'sext' 'sext_ln712_1143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7288 [1/1] (0.00ns)   --->   "%sext_ln712_1144 = sext i12 %add_ln712_3852"   --->   Operation 7288 'sext' 'sext_ln712_1144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7289 [1/1] (1.54ns)   --->   "%add_ln712_3853 = add i13 %sext_ln712_1144, i13 %sext_ln717_583"   --->   Operation 7289 'add' 'add_ln712_3853' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7290 [1/1] (0.00ns)   --->   "%sext_ln712_1145 = sext i13 %add_ln712_3853"   --->   Operation 7290 'sext' 'sext_ln712_1145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7291 [1/1] (1.53ns)   --->   "%add_ln712_3854 = add i14 %sext_ln712_1145, i14 %sext_ln712_1143"   --->   Operation 7291 'add' 'add_ln712_3854' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7292 [1/1] (1.54ns)   --->   "%add_ln712_3855 = add i13 %sext_ln717_762, i13 %sext_ln42_205"   --->   Operation 7292 'add' 'add_ln712_3855' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7293 [1/1] (1.54ns)   --->   "%add_ln712_3856 = add i13 %sext_ln42_246, i13 %sext_ln717_889"   --->   Operation 7293 'add' 'add_ln712_3856' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7294 [1/1] (1.48ns)   --->   "%add_ln712_3860 = add i12 %sext_ln42_254, i12 %sext_ln42_285"   --->   Operation 7294 'add' 'add_ln712_3860' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7295 [1/1] (1.54ns)   --->   "%add_ln712_3861 = add i13 %sext_ln1171_637, i13 %sext_ln717_1026"   --->   Operation 7295 'add' 'add_ln712_3861' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3865 = add i11 %zext_ln717_648, i11 %mult_V_422"   --->   Operation 7296 'add' 'add_ln712_3865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7297 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln712_3866 = add i11 %add_ln712_3865, i11 %zext_ln42_281"   --->   Operation 7297 'add' 'add_ln712_3866' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7298 [1/1] (0.00ns)   --->   "%zext_ln712_1039 = zext i12 %add_ln712_3870"   --->   Operation 7298 'zext' 'zext_ln712_1039' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3872 = add i15 %add_ln712_3871, i15 %zext_ln42_358"   --->   Operation 7299 'add' 'add_ln712_3872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7300 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3873 = add i15 %add_ln712_3872, i15 %zext_ln712_1039"   --->   Operation 7300 'add' 'add_ln712_3873' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7301 [1/1] (1.52ns)   --->   "%add_ln712_3874 = add i15 %zext_ln717_787, i15 %zext_ln42_397"   --->   Operation 7301 'add' 'add_ln712_3874' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3875 = add i15 %zext_ln717_919, i15 %zext_ln42_476"   --->   Operation 7302 'add' 'add_ln712_3875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7303 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3876 = add i15 %add_ln712_3875, i15 %zext_ln42_422"   --->   Operation 7303 'add' 'add_ln712_3876' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7304 [1/1] (1.52ns)   --->   "%add_ln712_3879 = add i15 %zext_ln42_483, i15 %zext_ln717_965"   --->   Operation 7304 'add' 'add_ln712_3879' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7305 [1/1] (1.52ns)   --->   "%add_ln712_3880 = add i15 %zext_ln42_569, i15 %zext_ln717_1143"   --->   Operation 7305 'add' 'add_ln712_3880' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7306 [1/1] (0.00ns)   --->   "%zext_ln712_1044 = zext i15 %add_ln712_3880"   --->   Operation 7306 'zext' 'zext_ln712_1044' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7307 [1/1] (1.53ns)   --->   "%add_ln712_3881 = add i16 %zext_ln712_1044, i16 %zext_ln717_1028"   --->   Operation 7307 'add' 'add_ln712_3881' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7308 [1/1] (0.00ns)   --->   "%zext_ln712_1045 = zext i12 %add_ln712_3883"   --->   Operation 7308 'zext' 'zext_ln712_1045' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7309 [1/1] (0.00ns)   --->   "%zext_ln712_1046 = zext i11 %add_ln712_3884"   --->   Operation 7309 'zext' 'zext_ln712_1046' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3885 = add i15 %zext_ln712_1046, i15 %zext_ln717_1212"   --->   Operation 7310 'add' 'add_ln712_3885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7311 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3886 = add i15 %add_ln712_3885, i15 %zext_ln712_1045"   --->   Operation 7311 'add' 'add_ln712_3886' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7312 [1/1] (1.53ns)   --->   "%add_ln712_3890 = add i14 %sext_ln42_121, i14 %sext_ln717_545"   --->   Operation 7312 'add' 'add_ln712_3890' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3893 = add i13 %sext_ln717_626, i13 %sext_ln1171_456"   --->   Operation 7313 'add' 'add_ln712_3893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7314 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3894 = add i13 %add_ln712_3893, i13 %sext_ln717_596"   --->   Operation 7314 'add' 'add_ln712_3894' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3895 = add i14 %sext_ln717_678, i14 %sext_ln1171_519"   --->   Operation 7315 'add' 'add_ln712_3895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7316 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3896 = add i14 %add_ln712_3895, i14 %sext_ln1171_459"   --->   Operation 7316 'add' 'add_ln712_3896' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7317 [1/1] (1.54ns)   --->   "%add_ln712_3899 = add i13 %sext_ln717_778, i13 %sext_ln717_820"   --->   Operation 7317 'add' 'add_ln712_3899' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3900 = add i13 %sext_ln717_950, i13 %sext_ln717_994"   --->   Operation 7318 'add' 'add_ln712_3900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7319 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3901 = add i13 %add_ln712_3900, i13 %sext_ln717_895"   --->   Operation 7319 'add' 'add_ln712_3901' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7320 [1/1] (0.00ns)   --->   "%sext_ln712_1163 = sext i13 %add_ln712_3903"   --->   Operation 7320 'sext' 'sext_ln712_1163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3904 = add i14 %sext_ln712_1163, i14 %sext_ln42_322"   --->   Operation 7321 'add' 'add_ln712_3904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7322 [1/1] (0.00ns)   --->   "%sext_ln712_1164 = sext i12 %add_ln712_3906"   --->   Operation 7322 'sext' 'sext_ln712_1164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7323 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3907 = add i14 %sext_ln712_1164, i14 %add_ln712_3904"   --->   Operation 7323 'add' 'add_ln712_3907' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7324 [1/1] (0.00ns)   --->   "%zext_ln712_1049 = zext i11 %add_ln712_3910"   --->   Operation 7324 'zext' 'zext_ln712_1049' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3912 = add i15 %add_ln712_3911, i15 %zext_ln42_330"   --->   Operation 7325 'add' 'add_ln712_3912' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7326 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3913 = add i15 %add_ln712_3912, i15 %zext_ln712_1049"   --->   Operation 7326 'add' 'add_ln712_3913' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7327 [1/1] (1.52ns)   --->   "%add_ln712_3914 = add i15 %zext_ln717_873, i15 %zext_ln42_445"   --->   Operation 7327 'add' 'add_ln712_3914' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7328 [1/1] (1.48ns)   --->   "%add_ln712_3916 = add i11 %mult_V_2004, i11 %zext_ln717_941"   --->   Operation 7328 'add' 'add_ln712_3916' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7329 [1/1] (0.00ns)   --->   "%zext_ln712_1051 = zext i11 %add_ln712_3916"   --->   Operation 7329 'zext' 'zext_ln712_1051' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7330 [1/1] (1.54ns)   --->   "%add_ln712_3917 = add i13 %zext_ln712_1051, i13 %zext_ln717_909"   --->   Operation 7330 'add' 'add_ln712_3917' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7331 [1/1] (0.00ns)   --->   "%zext_ln712_1054 = zext i10 %add_ln712_3920"   --->   Operation 7331 'zext' 'zext_ln712_1054' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7332 [1/1] (1.48ns)   --->   "%add_ln712_3921 = add i12 %zext_ln712_1054, i12 %zext_ln1171_769"   --->   Operation 7332 'add' 'add_ln712_3921' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7333 [1/1] (1.52ns)   --->   "%add_ln712_3922 = add i15 %zext_ln717_1030, i15 %zext_ln717_1068"   --->   Operation 7333 'add' 'add_ln712_3922' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7334 [1/1] (0.00ns)   --->   "%zext_ln712_1056 = zext i15 %add_ln712_3922"   --->   Operation 7334 'zext' 'zext_ln712_1056' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7335 [1/1] (1.53ns)   --->   "%add_ln712_3923 = add i16 %zext_ln712_1056, i16 %zext_ln717_1016"   --->   Operation 7335 'add' 'add_ln712_3923' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7336 [1/1] (0.00ns)   --->   "%zext_ln712_1058 = zext i12 %add_ln712_3926"   --->   Operation 7336 'zext' 'zext_ln712_1058' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7337 [1/1] (0.00ns)   --->   "%zext_ln712_1059 = zext i10 %add_ln712_3927"   --->   Operation 7337 'zext' 'zext_ln712_1059' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3928 = add i15 %zext_ln712_1059, i15 %zext_ln717_1172"   --->   Operation 7338 'add' 'add_ln712_3928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7339 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3929 = add i15 %add_ln712_3928, i15 %zext_ln712_1058"   --->   Operation 7339 'add' 'add_ln712_3929' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7340 [1/1] (1.30ns)   --->   "%add_ln712_3934 = add i9 %sext_ln1171_449, i9 %sext_ln1171_454"   --->   Operation 7340 'add' 'add_ln712_3934' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7341 [1/1] (0.00ns)   --->   "%sext_ln712_1167 = sext i9 %add_ln712_3934"   --->   Operation 7341 'sext' 'sext_ln712_1167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7342 [1/1] (1.36ns)   --->   "%add_ln712_3935 = add i10 %sext_ln712_1167, i10 %sext_ln717_639"   --->   Operation 7342 'add' 'add_ln712_3935' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7343 [1/1] (1.48ns)   --->   "%add_ln712_3937 = add i12 %sext_ln717_698, i12 %sext_ln1171_487"   --->   Operation 7343 'add' 'add_ln712_3937' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3939 = add i12 %sext_ln717_785, i12 %sext_ln1171_543"   --->   Operation 7344 'add' 'add_ln712_3939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7345 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_3940 = add i12 %add_ln712_3939, i12 %sext_ln42_204"   --->   Operation 7345 'add' 'add_ln712_3940' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7346 [1/1] (1.41ns)   --->   "%add_ln712_3944 = add i11 %sext_ln1171_616, i11 %sext_ln717_1021"   --->   Operation 7346 'add' 'add_ln712_3944' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7347 [1/1] (0.00ns)   --->   "%sext_ln712_1175 = sext i11 %add_ln712_3944"   --->   Operation 7347 'sext' 'sext_ln712_1175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7348 [1/1] (1.54ns)   --->   "%add_ln712_3945 = add i13 %sext_ln712_1175, i13 %sext_ln42_269"   --->   Operation 7348 'add' 'add_ln712_3945' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7349 [1/1] (1.48ns)   --->   "%add_ln712_3947 = add i12 %sext_ln1171_667, i12 %zext_ln42_300"   --->   Operation 7349 'add' 'add_ln712_3947' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7350 [1/1] (0.00ns)   --->   "%sext_ln712_1178 = sext i12 %add_ln712_3947"   --->   Operation 7350 'sext' 'sext_ln712_1178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7351 [1/1] (1.53ns)   --->   "%add_ln712_3948 = add i14 %sext_ln712_1178, i14 %sext_ln42_333"   --->   Operation 7351 'add' 'add_ln712_3948' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7352 [1/1] (1.52ns)   --->   "%add_ln712_3954 = add i15 %zext_ln717_642, i15 %zext_ln717_647"   --->   Operation 7352 'add' 'add_ln712_3954' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7353 [1/1] (1.41ns)   --->   "%add_ln712_3955 = add i11 %zext_ln717_663, i11 %zext_ln42_333"   --->   Operation 7353 'add' 'add_ln712_3955' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7354 [1/1] (0.00ns)   --->   "%zext_ln712_1063 = zext i11 %add_ln712_3955"   --->   Operation 7354 'zext' 'zext_ln712_1063' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7355 [1/1] (1.52ns)   --->   "%add_ln712_3956 = add i15 %zext_ln712_1063, i15 %zext_ln717_659"   --->   Operation 7355 'add' 'add_ln712_3956' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7356 [1/1] (1.54ns)   --->   "%add_ln712_3958 = add i12 %add_ln712_1491, i12 %zext_ln717_780"   --->   Operation 7356 'add' 'add_ln712_3958' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7357 [1/1] (1.48ns)   --->   "%add_ln712_3959 = add i12 %zext_ln717_931, i12 %zext_ln717_943"   --->   Operation 7357 'add' 'add_ln712_3959' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7358 [1/1] (0.00ns)   --->   "%zext_ln712_1066 = zext i12 %add_ln712_3959"   --->   Operation 7358 'zext' 'zext_ln712_1066' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7359 [1/1] (1.54ns)   --->   "%add_ln712_3960 = add i13 %zext_ln712_1066, i13 %zext_ln717_920"   --->   Operation 7359 'add' 'add_ln712_3960' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7360 [1/1] (1.52ns)   --->   "%add_ln712_3963 = add i15 %zext_ln42_498, i15 %zext_ln717_989"   --->   Operation 7360 'add' 'add_ln712_3963' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3964 = add i15 %zext_ln717_1045, i15 %zext_ln42_547"   --->   Operation 7361 'add' 'add_ln712_3964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7362 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3965 = add i15 %add_ln712_3964, i15 %zext_ln42_512"   --->   Operation 7362 'add' 'add_ln712_3965' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7363 [1/1] (0.00ns)   --->   "%zext_ln712_1071 = zext i15 %add_ln712_3967"   --->   Operation 7363 'zext' 'zext_ln712_1071' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3968 = add i16 %zext_ln712_1071, i16 %zext_ln717_1118"   --->   Operation 7364 'add' 'add_ln712_3968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7365 [1/1] (0.00ns)   --->   "%zext_ln712_1073 = zext i11 %add_ln712_3970"   --->   Operation 7365 'zext' 'zext_ln712_1073' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7366 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3971 = add i16 %zext_ln712_1073, i16 %add_ln712_3968"   --->   Operation 7366 'add' 'add_ln712_3971' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7367 [1/1] (1.54ns)   --->   "%add_ln712_3975 = add i13 %sext_ln1171_363, i13 %sext_ln42_96"   --->   Operation 7367 'add' 'add_ln712_3975' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7368 [1/1] (1.53ns)   --->   "%add_ln712_3976 = add i14 %sext_ln42_131, i14 %sext_ln42_145"   --->   Operation 7368 'add' 'add_ln712_3976' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7369 [1/1] (1.48ns)   --->   "%add_ln712_3979 = add i12 %sext_ln1171_457, i12 %sext_ln717_663"   --->   Operation 7369 'add' 'add_ln712_3979' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7370 [1/1] (0.00ns)   --->   "%sext_ln712_1183 = sext i12 %add_ln712_3979"   --->   Operation 7370 'sext' 'sext_ln712_1183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7371 [1/1] (1.54ns)   --->   "%add_ln712_3980 = add i13 %sext_ln712_1183, i13 %sext_ln42_151"   --->   Operation 7371 'add' 'add_ln712_3980' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7372 [1/1] (1.41ns)   --->   "%add_ln712_3981 = add i11 %sext_ln42_199, i11 %sext_ln717_784"   --->   Operation 7372 'add' 'add_ln712_3981' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7373 [1/1] (1.54ns)   --->   "%add_ln712_3985 = add i13 %sext_ln42_220, i13 %sext_ln1171_554"   --->   Operation 7373 'add' 'add_ln712_3985' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3987 = add i13 %sext_ln1171_582, i13 %sext_ln717_889"   --->   Operation 7374 'add' 'add_ln712_3987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7375 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3988 = add i13 %add_ln712_3987, i13 %sext_ln1171_561"   --->   Operation 7375 'add' 'add_ln712_3988' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7376 [1/1] (0.00ns)   --->   "%sext_ln712_1190 = sext i11 %add_ln712_3990"   --->   Operation 7376 'sext' 'sext_ln712_1190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7377 [1/1] (1.48ns)   --->   "%add_ln712_3991 = add i12 %sext_ln712_1190, i12 %sext_ln717_896"   --->   Operation 7377 'add' 'add_ln712_3991' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7378 [1/1] (0.00ns)   --->   "%sext_ln712_1191 = sext i12 %add_ln712_3991"   --->   Operation 7378 'sext' 'sext_ln712_1191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7379 [1/1] (0.00ns)   --->   "%sext_ln712_1193 = sext i12 %add_ln712_3993"   --->   Operation 7379 'sext' 'sext_ln712_1193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7380 [1/1] (1.54ns)   --->   "%add_ln712_3994 = add i13 %sext_ln712_1193, i13 %sext_ln712_1191"   --->   Operation 7380 'add' 'add_ln712_3994' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7381 [1/1] (1.48ns)   --->   "%add_ln712_3997 = add i12 %sext_ln717_1035, i12 %sext_ln717_1055"   --->   Operation 7381 'add' 'add_ln712_3997' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7382 [1/1] (1.54ns)   --->   "%add_ln712_3998 = add i12 %zext_ln717_637, i12 %mult_V_442"   --->   Operation 7382 'add' 'add_ln712_3998' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4001 = add i13 %zext_ln717_687, i13 %zext_ln717_733"   --->   Operation 7383 'add' 'add_ln712_4001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7384 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_4002 = add i13 %add_ln712_4001, i13 %zext_ln42_319"   --->   Operation 7384 'add' 'add_ln712_4002' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7385 [1/1] (1.52ns)   --->   "%add_ln712_4003 = add i15 %zext_ln717_779, i15 %zext_ln717_811"   --->   Operation 7385 'add' 'add_ln712_4003' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7386 [1/1] (0.00ns)   --->   "%zext_ln712_1077 = zext i13 %add_ln712_4007"   --->   Operation 7386 'zext' 'zext_ln712_1077' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7387 [1/1] (1.52ns)   --->   "%add_ln712_4008 = add i15 %zext_ln712_1077, i15 %zext_ln717_823"   --->   Operation 7387 'add' 'add_ln712_4008' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4009 = add i15 %zext_ln717_1128, i15 %zext_ln42_594"   --->   Operation 7388 'add' 'add_ln712_4009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7389 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4010 = add i15 %add_ln712_4009, i15 %zext_ln42_551"   --->   Operation 7389 'add' 'add_ln712_4010' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7390 [1/1] (0.00ns)   --->   "%zext_ln712_1081 = zext i15 %add_ln712_4013"   --->   Operation 7390 'zext' 'zext_ln712_1081' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7391 [1/1] (0.00ns)   --->   "%zext_ln712_1083 = zext i15 %add_ln712_4014"   --->   Operation 7391 'zext' 'zext_ln712_1083' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7392 [1/1] (1.53ns)   --->   "%add_ln712_4015 = add i16 %zext_ln712_1083, i16 %zext_ln712_1081"   --->   Operation 7392 'add' 'add_ln712_4015' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7393 [1/1] (1.54ns)   --->   "%add_ln712_4019 = add i13 %sext_ln717_488, i13 %sext_ln42_112"   --->   Operation 7393 'add' 'add_ln712_4019' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4020 = add i13 %sext_ln42_132, i13 %sext_ln717_579"   --->   Operation 7394 'add' 'add_ln712_4020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7395 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_4021 = add i13 %add_ln712_4020, i13 %sext_ln1171_384"   --->   Operation 7395 'add' 'add_ln712_4021' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7396 [1/1] (1.54ns)   --->   "%add_ln712_4023 = add i13 %sext_ln1171_420, i13 %sext_ln717_620"   --->   Operation 7396 'add' 'add_ln712_4023' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7397 [1/1] (1.48ns)   --->   "%add_ln712_4029 = add i12 %sext_ln1171_568, i12 %sext_ln1171_600"   --->   Operation 7397 'add' 'add_ln712_4029' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7398 [1/1] (0.00ns)   --->   "%sext_ln712_1206 = sext i12 %add_ln712_4029"   --->   Operation 7398 'sext' 'sext_ln712_1206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7399 [1/1] (1.54ns)   --->   "%add_ln712_4030 = add i13 %sext_ln712_1206, i13 %sext_ln1171_559"   --->   Operation 7399 'add' 'add_ln712_4030' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4032 = add i12 %sext_ln1171_638, i12 %sext_ln1171_644"   --->   Operation 7400 'add' 'add_ln712_4032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7401 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_4033 = add i12 %add_ln712_4032, i12 %sext_ln42_288"   --->   Operation 7401 'add' 'add_ln712_4033' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7402 [1/1] (1.48ns)   --->   "%add_ln712_4034 = add i12 %sext_ln717_1055, i12 %sext_ln1171_663"   --->   Operation 7402 'add' 'add_ln712_4034' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4039 = add i16 %sext_ln717_1107, i16 %zext_ln717_599"   --->   Operation 7403 'add' 'add_ln712_4039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7404 [1/1] (0.00ns)   --->   "%zext_ln712_1084 = zext i10 %add_ln712_4041"   --->   Operation 7404 'zext' 'zext_ln712_1084' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7405 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4042 = add i16 %zext_ln712_1084, i16 %add_ln712_4039"   --->   Operation 7405 'add' 'add_ln712_4042' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7406 [1/1] (1.52ns)   --->   "%add_ln712_4043 = add i15 %zext_ln42_344, i15 %zext_ln717_766"   --->   Operation 7406 'add' 'add_ln712_4043' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7407 [1/1] (0.00ns)   --->   "%zext_ln712_1085 = zext i12 %add_ln712_4045"   --->   Operation 7407 'zext' 'zext_ln712_1085' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7408 [1/1] (1.54ns)   --->   "%add_ln712_4046 = add i13 %zext_ln712_1085, i13 %zext_ln42_389"   --->   Operation 7408 'add' 'add_ln712_4046' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7409 [1/1] (0.00ns)   --->   "%zext_ln712_1088 = zext i11 %add_ln712_4049"   --->   Operation 7409 'zext' 'zext_ln712_1088' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4051 = add i15 %add_ln712_4050, i15 %zext_ln42_499"   --->   Operation 7410 'add' 'add_ln712_4051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7411 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4052 = add i15 %add_ln712_4051, i15 %zext_ln712_1088"   --->   Operation 7411 'add' 'add_ln712_4052' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7412 [1/1] (0.00ns)   --->   "%zext_ln712_1090 = zext i13 %add_ln712_4053"   --->   Operation 7412 'zext' 'zext_ln712_1090' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4054 = add i15 %zext_ln712_1090, i15 %zext_ln717_1055"   --->   Operation 7413 'add' 'add_ln712_4054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7414 [1/1] (0.00ns)   --->   "%zext_ln712_1092 = zext i10 %add_ln712_4056"   --->   Operation 7414 'zext' 'zext_ln712_1092' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7415 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4057 = add i15 %zext_ln712_1092, i15 %add_ln712_4054"   --->   Operation 7415 'add' 'add_ln712_4057' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4062 = add i12 %sext_ln1171_448, i12 %sext_ln717_652"   --->   Operation 7416 'add' 'add_ln712_4062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7417 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_4063 = add i12 %add_ln712_4062, i12 %sext_ln717_641"   --->   Operation 7417 'add' 'add_ln712_4063' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4065 = add i13 %sext_ln1171_466, i13 %sext_ln717_709"   --->   Operation 7418 'add' 'add_ln712_4065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7419 [1/1] (0.00ns)   --->   "%sext_ln712_1216 = sext i11 %add_ln712_4067"   --->   Operation 7419 'sext' 'sext_ln712_1216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7420 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_4068 = add i13 %sext_ln712_1216, i13 %add_ln712_4065"   --->   Operation 7420 'add' 'add_ln712_4068' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7421 [1/1] (1.41ns)   --->   "%add_ln712_4070 = add i11 %sext_ln717_840, i11 %sext_ln1171_581"   --->   Operation 7421 'add' 'add_ln712_4070' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7422 [1/1] (1.53ns)   --->   "%add_ln712_4071 = add i14 %sext_ln42_258, i14 %sext_ln717_989"   --->   Operation 7422 'add' 'add_ln712_4071' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7423 [1/1] (1.54ns)   --->   "%add_ln712_4074 = add i13 %sext_ln42_320, i13 %sext_ln1171_649"   --->   Operation 7423 'add' 'add_ln712_4074' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4076 = add i10 %sext_ln42_350, i10 %zext_ln42_271"   --->   Operation 7424 'add' 'add_ln712_4076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7425 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln712_4077 = add i10 %add_ln712_4076, i10 %sext_ln1171_660"   --->   Operation 7425 'add' 'add_ln712_4077' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7426 [1/1] (0.00ns)   --->   "%zext_ln712_1094 = zext i15 %add_ln712_4081"   --->   Operation 7426 'zext' 'zext_ln712_1094' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7427 [1/1] (0.00ns)   --->   "%zext_ln712_1095 = zext i15 %add_ln712_4082"   --->   Operation 7427 'zext' 'zext_ln712_1095' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4083 = add i16 %zext_ln712_1095, i16 %zext_ln717_700"   --->   Operation 7428 'add' 'add_ln712_4083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7429 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4084 = add i16 %add_ln712_4083, i16 %zext_ln712_1094"   --->   Operation 7429 'add' 'add_ln712_4084' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7430 [1/1] (0.00ns)   --->   "%zext_ln712_1096 = zext i10 %add_ln712_4085"   --->   Operation 7430 'zext' 'zext_ln712_1096' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4087 = add i15 %add_ln712_4086, i15 %zext_ln42_455"   --->   Operation 7431 'add' 'add_ln712_4087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7432 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4088 = add i15 %add_ln712_4087, i15 %zext_ln712_1096"   --->   Operation 7432 'add' 'add_ln712_4088' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7433 [1/1] (1.48ns)   --->   "%add_ln712_4090 = add i12 %zext_ln42_529, i12 %zext_ln717_1046"   --->   Operation 7433 'add' 'add_ln712_4090' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7434 [1/1] (1.52ns)   --->   "%add_ln712_4091 = add i15 %zext_ln717_1068, i15 %zext_ln42_593"   --->   Operation 7434 'add' 'add_ln712_4091' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7435 [1/1] (0.00ns)   --->   "%zext_ln712_1099 = zext i15 %add_ln712_4091"   --->   Operation 7435 'zext' 'zext_ln712_1099' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7436 [1/1] (1.53ns)   --->   "%add_ln712_4092 = add i16 %zext_ln712_1099, i16 %zext_ln717_1056"   --->   Operation 7436 'add' 'add_ln712_4092' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7437 [1/1] (1.31ns)   --->   "%add_ln712_4094 = add i8 %zext_ln717_1207, i8 %zext_ln717_1232"   --->   Operation 7437 'add' 'add_ln712_4094' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7438 [1/1] (0.00ns)   --->   "%zext_ln712_1100 = zext i8 %add_ln712_4094"   --->   Operation 7438 'zext' 'zext_ln712_1100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7439 [1/1] (1.48ns)   --->   "%add_ln712_4095 = add i11 %zext_ln712_1100, i11 %mult_V_3284"   --->   Operation 7439 'add' 'add_ln712_4095' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7440 [1/1] (0.00ns)   --->   "%zext_ln712_1101 = zext i11 %add_ln712_4095"   --->   Operation 7440 'zext' 'zext_ln712_1101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7441 [1/1] (1.30ns)   --->   "%add_ln712_4096 = add i9 %zext_ln1171_624, i9 64"   --->   Operation 7441 'add' 'add_ln712_4096' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7442 [1/1] (0.00ns)   --->   "%zext_ln712_1102 = zext i9 %add_ln712_4096"   --->   Operation 7442 'zext' 'zext_ln712_1102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7443 [1/1] (1.36ns)   --->   "%add_ln712_4097 = add i10 %zext_ln712_1102, i10 %zext_ln1171_469"   --->   Operation 7443 'add' 'add_ln712_4097' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7444 [1/1] (0.00ns)   --->   "%zext_ln712_1103 = zext i10 %add_ln712_4097"   --->   Operation 7444 'zext' 'zext_ln712_1103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7445 [1/1] (1.48ns)   --->   "%add_ln712_4098 = add i12 %zext_ln712_1103, i12 %zext_ln712_1101"   --->   Operation 7445 'add' 'add_ln712_4098' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.81>
ST_8 : Operation 7446 [1/1] (0.00ns)   --->   "%sext_ln717_462 = sext i11 %trunc_ln717_845"   --->   Operation 7446 'sext' 'sext_ln717_462' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7447 [1/1] (0.00ns)   --->   "%sext_ln717_464 = sext i11 %mult_V_16"   --->   Operation 7447 'sext' 'sext_ln717_464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7448 [1/1] (0.00ns)   --->   "%zext_ln717_583 = zext i14 %sext_ln717_464"   --->   Operation 7448 'zext' 'zext_ln717_583' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7449 [1/1] (0.00ns)   --->   "%sext_ln1171_362 = sext i12 %trunc_ln717_848"   --->   Operation 7449 'sext' 'sext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7450 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i13 %trunc_ln717_851" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7450 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7451 [1/1] (0.00ns)   --->   "%sext_ln717_470 = sext i12 %mult_V_65"   --->   Operation 7451 'sext' 'sext_ln717_470' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7452 [1/1] (0.00ns)   --->   "%zext_ln717_590 = zext i14 %sext_ln717_470"   --->   Operation 7452 'zext' 'zext_ln717_590' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7453 [1/1] (0.00ns)   --->   "%zext_ln717_591 = zext i14 %sext_ln717_470"   --->   Operation 7453 'zext' 'zext_ln717_591' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7454 [1/1] (0.00ns)   --->   "%zext_ln717_596 = zext i9 %mult_V_68"   --->   Operation 7454 'zext' 'zext_ln717_596' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7455 [1/1] (0.00ns)   --->   "%sext_ln717_472 = sext i11 %trunc_ln717_857"   --->   Operation 7455 'sext' 'sext_ln717_472' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7456 [1/1] (0.00ns)   --->   "%sext_ln42_93 = sext i11 %trunc_ln717_857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7456 'sext' 'sext_ln42_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7457 [1/1] (0.00ns)   --->   "%sext_ln1171_365 = sext i8 %trunc_ln717_859"   --->   Operation 7457 'sext' 'sext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7458 [1/1] (0.00ns)   --->   "%sext_ln717_475 = sext i9 %trunc_ln717_860"   --->   Operation 7458 'sext' 'sext_ln717_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7459 [1/1] (0.00ns)   --->   "%sext_ln717_476 = sext i9 %trunc_ln717_860"   --->   Operation 7459 'sext' 'sext_ln717_476' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7460 [1/1] (0.00ns)   --->   "%sext_ln717_479 = sext i12 %trunc_ln717_863"   --->   Operation 7460 'sext' 'sext_ln717_479' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7461 [1/1] (0.00ns)   --->   "%sext_ln1171_368 = sext i12 %trunc_ln717_864"   --->   Operation 7461 'sext' 'sext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7462 [1/1] (0.00ns)   --->   "%sext_ln42_94 = sext i11 %trunc_ln717_865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7462 'sext' 'sext_ln42_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7463 [1/1] (0.00ns)   --->   "%sext_ln717_480 = sext i12 %trunc_ln717_866"   --->   Operation 7463 'sext' 'sext_ln717_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7464 [1/1] (0.00ns)   --->   "%sext_ln42_95 = sext i11 %trunc_ln717_868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7464 'sext' 'sext_ln42_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7465 [1/1] (0.00ns)   --->   "%zext_ln42_265 = zext i11 %mult_V_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7465 'zext' 'zext_ln42_265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7466 [1/1] (0.00ns)   --->   "%zext_ln42_266 = zext i12 %mult_V_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7466 'zext' 'zext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7467 [1/1] (0.00ns)   --->   "%sext_ln1171_369 = sext i12 %trunc_ln717_874"   --->   Operation 7467 'sext' 'sext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7468 [1/1] (0.00ns)   --->   "%sext_ln1171_370 = sext i11 %trunc_ln717_876"   --->   Operation 7468 'sext' 'sext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7469 [1/1] (0.00ns)   --->   "%sext_ln717_487 = sext i10 %trunc_ln717_877"   --->   Operation 7469 'sext' 'sext_ln717_487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7470 [1/1] (0.00ns)   --->   "%sext_ln1171_372 = sext i13 %trunc_ln717_878"   --->   Operation 7470 'sext' 'sext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7471 [1/1] (0.00ns)   --->   "%sext_ln1171_374 = sext i12 %trunc_ln717_881"   --->   Operation 7471 'sext' 'sext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7472 [1/1] (0.00ns)   --->   "%sext_ln717_490 = sext i8 %trunc_ln717_882"   --->   Operation 7472 'sext' 'sext_ln717_490' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7473 [1/1] (0.00ns)   --->   "%sext_ln717_493 = sext i11 %mult_V_158"   --->   Operation 7473 'sext' 'sext_ln717_493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7474 [1/1] (0.00ns)   --->   "%zext_ln717_611 = zext i14 %sext_ln717_493"   --->   Operation 7474 'zext' 'zext_ln717_611' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7475 [1/1] (0.00ns)   --->   "%sext_ln717_495 = sext i10 %mult_V_188"   --->   Operation 7475 'sext' 'sext_ln717_495' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7476 [1/1] (0.00ns)   --->   "%zext_ln717_614 = zext i14 %sext_ln717_495"   --->   Operation 7476 'zext' 'zext_ln717_614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7477 [1/1] (0.00ns)   --->   "%sext_ln717_496 = sext i13 %trunc_ln717_887"   --->   Operation 7477 'sext' 'sext_ln717_496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7478 [1/1] (0.00ns)   --->   "%zext_ln717_620 = zext i11 %mult_V_195"   --->   Operation 7478 'zext' 'zext_ln717_620' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7479 [1/1] (0.00ns)   --->   "%sext_ln42_101 = sext i11 %trunc_ln717_896" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7479 'sext' 'sext_ln42_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7480 [1/1] (0.00ns)   --->   "%sext_ln42_103 = sext i13 %trunc_ln717_897" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7480 'sext' 'sext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7481 [1/1] (0.00ns)   --->   "%sext_ln42_104 = sext i8 %trunc_ln717_898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7481 'sext' 'sext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7482 [1/1] (0.00ns)   --->   "%sext_ln42_105 = sext i8 %trunc_ln717_898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7482 'sext' 'sext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7483 [1/1] (0.00ns)   --->   "%sext_ln42_106 = sext i13 %trunc_ln717_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7483 'sext' 'sext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7484 [1/1] (0.00ns)   --->   "%zext_ln42_276 = zext i11 %mult_V_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7484 'zext' 'zext_ln42_276' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7485 [1/1] (0.00ns)   --->   "%zext_ln42_278 = zext i10 %mult_V_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7485 'zext' 'zext_ln42_278' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7486 [1/1] (0.00ns)   --->   "%zext_ln717_634 = zext i14 %sext_ln717_509"   --->   Operation 7486 'zext' 'zext_ln717_634' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7487 [1/1] (0.00ns)   --->   "%sext_ln1171_380 = sext i12 %trunc_ln717_906"   --->   Operation 7487 'sext' 'sext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7488 [1/1] (0.00ns)   --->   "%zext_ln1171_501 = zext i12 %mult_V_264"   --->   Operation 7488 'zext' 'zext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7489 [1/1] (0.00ns)   --->   "%sext_ln1171_381 = sext i9 %trunc_ln717_913"   --->   Operation 7489 'sext' 'sext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7490 [1/1] (0.00ns)   --->   "%sext_ln717_516 = sext i11 %trunc_ln717_914"   --->   Operation 7490 'sext' 'sext_ln717_516' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7491 [1/1] (0.00ns)   --->   "%sext_ln42_114 = sext i12 %trunc_ln717_919" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7491 'sext' 'sext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7492 [1/1] (0.00ns)   --->   "%sext_ln717_522 = sext i10 %trunc_ln717_924"   --->   Operation 7492 'sext' 'sext_ln717_522' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7493 [1/1] (0.00ns)   --->   "%zext_ln42_650 = zext i10 %mult_V_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7493 'zext' 'zext_ln42_650' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7494 [1/1] (0.00ns)   --->   "%sext_ln717_527 = sext i11 %trunc_ln717_931"   --->   Operation 7494 'sext' 'sext_ln717_527' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7495 [1/1] (0.00ns)   --->   "%sext_ln717_531 = sext i12 %trunc_ln717_935"   --->   Operation 7495 'sext' 'sext_ln717_531' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7496 [1/1] (0.00ns)   --->   "%zext_ln717_650 = zext i14 %sext_ln717_531"   --->   Operation 7496 'zext' 'zext_ln717_650' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7497 [1/1] (0.00ns)   --->   "%sext_ln42_120 = sext i12 %trunc_ln717_936" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7497 'sext' 'sext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7498 [1/1] (0.00ns)   --->   "%zext_ln42_295 = zext i7 %mult_V_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7498 'zext' 'zext_ln42_295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7499 [1/1] (0.00ns)   --->   "%sext_ln717_544 = sext i11 %mult_V_433"   --->   Operation 7499 'sext' 'sext_ln717_544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7500 [1/1] (0.00ns)   --->   "%zext_ln717_661 = zext i14 %sext_ln717_544"   --->   Operation 7500 'zext' 'zext_ln717_661' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7501 [1/1] (0.00ns)   --->   "%sext_ln1171_393 = sext i12 %trunc_ln717_965"   --->   Operation 7501 'sext' 'sext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7502 [1/1] (0.00ns)   --->   "%sext_ln717_561 = sext i12 %trunc_ln717_976"   --->   Operation 7502 'sext' 'sext_ln717_561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7503 [1/1] (0.00ns)   --->   "%sext_ln1171_400 = sext i11 %trunc_ln717_982"   --->   Operation 7503 'sext' 'sext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7504 [1/1] (0.00ns)   --->   "%sext_ln1171_404 = sext i9 %trunc_ln717_990"   --->   Operation 7504 'sext' 'sext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7505 [1/1] (0.00ns)   --->   "%sext_ln42_137 = sext i12 %trunc_ln717_992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7505 'sext' 'sext_ln42_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7506 [1/1] (0.00ns)   --->   "%sext_ln1171_407 = sext i11 %trunc_ln717_993"   --->   Operation 7506 'sext' 'sext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7507 [1/1] (0.00ns)   --->   "%sext_ln717_570 = sext i8 %trunc_ln717_996"   --->   Operation 7507 'sext' 'sext_ln717_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7508 [1/1] (0.00ns)   --->   "%zext_ln42_325 = zext i11 %mult_V_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7508 'zext' 'zext_ln42_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7509 [1/1] (0.00ns)   --->   "%sext_ln1171_418 = sext i9 %trunc_ln717_1008"   --->   Operation 7509 'sext' 'sext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7510 [1/1] (0.00ns)   --->   "%sext_ln717_585 = sext i11 %mult_V_676"   --->   Operation 7510 'sext' 'sext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7511 [1/1] (0.00ns)   --->   "%zext_ln717_695 = zext i14 %sext_ln717_585"   --->   Operation 7511 'zext' 'zext_ln717_695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7512 [1/1] (0.00ns)   --->   "%sext_ln42_143 = sext i12 %trunc_ln717_1016" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7512 'sext' 'sext_ln42_143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7513 [1/1] (0.00ns)   --->   "%zext_ln717_703 = zext i14 %sext_ln717_587"   --->   Operation 7513 'zext' 'zext_ln717_703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7514 [1/1] (0.00ns)   --->   "%sext_ln42_147 = sext i13 %trunc_ln717_1026" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7514 'sext' 'sext_ln42_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7515 [1/1] (0.00ns)   --->   "%sext_ln1171_421 = sext i12 %trunc_ln717_1027"   --->   Operation 7515 'sext' 'sext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7516 [1/1] (0.00ns)   --->   "%sext_ln1171_422 = sext i8 %trunc_ln717_1028"   --->   Operation 7516 'sext' 'sext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7517 [1/1] (0.00ns)   --->   "%sext_ln1171_427 = sext i12 %trunc_ln717_1031"   --->   Operation 7517 'sext' 'sext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7518 [1/1] (0.00ns)   --->   "%sext_ln1171_430 = sext i10 %trunc_ln717_1038"   --->   Operation 7518 'sext' 'sext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7519 [1/1] (0.00ns)   --->   "%sext_ln42_152 = sext i11 %trunc_ln717_1039" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7519 'sext' 'sext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7520 [1/1] (0.00ns)   --->   "%sext_ln1171_431 = sext i13 %trunc_ln717_1041"   --->   Operation 7520 'sext' 'sext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7521 [1/1] (0.00ns)   --->   "%sext_ln717_600 = sext i13 %trunc_ln717_1042"   --->   Operation 7521 'sext' 'sext_ln717_600' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7522 [1/1] (0.00ns)   --->   "%zext_ln717_719 = zext i12 %mult_V_792"   --->   Operation 7522 'zext' 'zext_ln717_719' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7523 [1/1] (0.00ns)   --->   "%sext_ln717_609 = sext i12 %trunc_ln717_1053"   --->   Operation 7523 'sext' 'sext_ln717_609' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7524 [1/1] (0.00ns)   --->   "%sext_ln1171_435 = sext i10 %trunc_ln717_1056"   --->   Operation 7524 'sext' 'sext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7525 [1/1] (0.00ns)   --->   "%sext_ln717_613 = sext i12 %trunc_ln717_1059"   --->   Operation 7525 'sext' 'sext_ln717_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7526 [1/1] (0.00ns)   --->   "%sext_ln1171_439 = sext i11 %trunc_ln717_1061"   --->   Operation 7526 'sext' 'sext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7527 [1/1] (0.00ns)   --->   "%zext_ln42_351 = zext i11 %mult_V_859" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7527 'zext' 'zext_ln42_351' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7528 [1/1] (0.00ns)   --->   "%sext_ln717_617 = sext i12 %trunc_ln717_1064"   --->   Operation 7528 'sext' 'sext_ln717_617' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7529 [1/1] (0.00ns)   --->   "%zext_ln717_740 = zext i10 %mult_V_929"   --->   Operation 7529 'zext' 'zext_ln717_740' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7530 [1/1] (0.00ns)   --->   "%sext_ln717_653 = sext i11 %trunc_ln717_1100"   --->   Operation 7530 'sext' 'sext_ln717_653' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7531 [1/1] (0.00ns)   --->   "%sext_ln717_654 = sext i11 %trunc_ln717_1103"   --->   Operation 7531 'sext' 'sext_ln717_654' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7532 [1/1] (0.00ns)   --->   "%sext_ln717_656 = sext i11 %trunc_ln717_1106"   --->   Operation 7532 'sext' 'sext_ln717_656' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7533 [1/1] (0.00ns)   --->   "%zext_ln717_753 = zext i14 %sext_ln717_656"   --->   Operation 7533 'zext' 'zext_ln717_753' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7534 [1/1] (0.00ns)   --->   "%sext_ln42_168 = sext i12 %trunc_ln717_1107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7534 'sext' 'sext_ln42_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7535 [1/1] (0.00ns)   --->   "%zext_ln717_757 = zext i14 %sext_ln717_661"   --->   Operation 7535 'zext' 'zext_ln717_757' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7536 [1/1] (0.00ns)   --->   "%sext_ln717_662 = sext i12 %trunc_ln717_1113"   --->   Operation 7536 'sext' 'sext_ln717_662' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7537 [1/1] (0.00ns)   --->   "%zext_ln717_758 = zext i11 %mult_V_1068"   --->   Operation 7537 'zext' 'zext_ln717_758' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7538 [1/1] (0.00ns)   --->   "%sext_ln1171_463 = sext i11 %trunc_ln717_1118"   --->   Operation 7538 'sext' 'sext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7539 [1/1] (0.00ns)   --->   "%zext_ln717_763 = zext i11 %mult_V_1100"   --->   Operation 7539 'zext' 'zext_ln717_763' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7540 [1/1] (0.00ns)   --->   "%sext_ln717_673 = sext i10 %trunc_ln717_1126"   --->   Operation 7540 'sext' 'sext_ln717_673' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7541 [1/1] (0.00ns)   --->   "%sext_ln42_170 = sext i11 %trunc_ln717_1129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7541 'sext' 'sext_ln42_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7542 [1/1] (0.00ns)   --->   "%sext_ln717_676 = sext i12 %trunc_ln717_1130"   --->   Operation 7542 'sext' 'sext_ln717_676' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7543 [1/1] (0.00ns)   --->   "%zext_ln42_378 = zext i11 %mult_V_1152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7543 'zext' 'zext_ln42_378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7544 [1/1] (0.00ns)   --->   "%sext_ln717_684 = sext i11 %trunc_ln717_1138"   --->   Operation 7544 'sext' 'sext_ln717_684' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7545 [1/1] (0.00ns)   --->   "%sext_ln717_685 = sext i11 %trunc_ln717_1138"   --->   Operation 7545 'sext' 'sext_ln717_685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7546 [1/1] (0.00ns)   --->   "%sext_ln42_172 = sext i13 %trunc_ln717_1140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7546 'sext' 'sext_ln42_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7547 [1/1] (0.00ns)   --->   "%sext_ln717_694 = sext i11 %trunc_ln717_1152"   --->   Operation 7547 'sext' 'sext_ln717_694' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7548 [1/1] (0.00ns)   --->   "%sext_ln717_695 = sext i11 %trunc_ln717_1152"   --->   Operation 7548 'sext' 'sext_ln717_695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7549 [1/1] (0.00ns)   --->   "%zext_ln42_385 = zext i12 %mult_V_1223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7549 'zext' 'zext_ln42_385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7550 [1/1] (0.00ns)   --->   "%sext_ln1171_472 = sext i8 %trunc_ln717_1157"   --->   Operation 7550 'sext' 'sext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7551 [1/1] (0.00ns)   --->   "%sext_ln717_704 = sext i10 %trunc_ln717_1161"   --->   Operation 7551 'sext' 'sext_ln717_704' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7552 [1/1] (0.00ns)   --->   "%zext_ln42_387 = zext i12 %mult_V_1246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7552 'zext' 'zext_ln42_387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7553 [1/1] (0.00ns)   --->   "%zext_ln42_388 = zext i11 %mult_V_1252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7553 'zext' 'zext_ln42_388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7554 [1/1] (0.00ns)   --->   "%sext_ln717_708 = sext i13 %trunc_ln717_1166"   --->   Operation 7554 'sext' 'sext_ln717_708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7555 [1/1] (0.00ns)   --->   "%sext_ln1171_477 = sext i13 %trunc_ln717_1167"   --->   Operation 7555 'sext' 'sext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7556 [1/1] (0.00ns)   --->   "%sext_ln1171_480 = sext i9 %trunc_ln717_1170"   --->   Operation 7556 'sext' 'sext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7557 [1/1] (0.00ns)   --->   "%sext_ln1171_481 = sext i12 %trunc_ln717_1171"   --->   Operation 7557 'sext' 'sext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7558 [1/1] (0.00ns)   --->   "%sext_ln1171_482 = sext i12 %trunc_ln717_1171"   --->   Operation 7558 'sext' 'sext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7559 [1/1] (0.00ns)   --->   "%zext_ln717_794 = zext i14 %sext_ln717_710"   --->   Operation 7559 'zext' 'zext_ln717_794' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7560 [1/1] (0.00ns)   --->   "%sext_ln717_713 = sext i13 %trunc_ln717_1177"   --->   Operation 7560 'sext' 'sext_ln717_713' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7561 [1/1] (0.00ns)   --->   "%sext_ln42_181 = sext i12 %trunc_ln717_1184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7561 'sext' 'sext_ln42_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7562 [1/1] (0.00ns)   --->   "%sext_ln717_717 = sext i11 %trunc_ln717_1186"   --->   Operation 7562 'sext' 'sext_ln717_717' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7563 [1/1] (0.00ns)   --->   "%sext_ln1171_491 = sext i11 %trunc_ln717_1190"   --->   Operation 7563 'sext' 'sext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7564 [1/1] (0.00ns)   --->   "%sext_ln1171_492 = sext i11 %trunc_ln717_1190"   --->   Operation 7564 'sext' 'sext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7565 [1/1] (0.00ns)   --->   "%sext_ln717_721 = sext i12 %trunc_ln717_1191"   --->   Operation 7565 'sext' 'sext_ln717_721' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7566 [1/1] (0.00ns)   --->   "%zext_ln42_399 = zext i12 %mult_V_1355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7566 'zext' 'zext_ln42_399' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7567 [1/1] (0.00ns)   --->   "%sext_ln717_726 = sext i12 %trunc_ln717_1196"   --->   Operation 7567 'sext' 'sext_ln717_726' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7568 [1/1] (0.00ns)   --->   "%zext_ln717_810 = zext i14 %sext_ln717_726"   --->   Operation 7568 'zext' 'zext_ln717_810' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7569 [1/1] (0.00ns)   --->   "%sext_ln717_728 = sext i9 %trunc_ln717_1199"   --->   Operation 7569 'sext' 'sext_ln717_728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7570 [1/1] (0.00ns)   --->   "%zext_ln717_820 = zext i11 %mult_V_1414"   --->   Operation 7570 'zext' 'zext_ln717_820' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7571 [1/1] (0.00ns)   --->   "%zext_ln717_821 = zext i11 %mult_V_1416"   --->   Operation 7571 'zext' 'zext_ln717_821' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7572 [1/1] (0.00ns)   --->   "%sext_ln1171_494 = sext i12 %trunc_ln717_1202"   --->   Operation 7572 'sext' 'sext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7573 [1/1] (0.00ns)   --->   "%sext_ln1171_498 = sext i13 %trunc_ln717_1206"   --->   Operation 7573 'sext' 'sext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7574 [1/1] (0.00ns)   --->   "%sext_ln1171_499 = sext i12 %trunc_ln717_1207"   --->   Operation 7574 'sext' 'sext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7575 [1/1] (0.00ns)   --->   "%sext_ln717_737 = sext i12 %trunc_ln717_1208"   --->   Operation 7575 'sext' 'sext_ln717_737' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7576 [1/1] (0.00ns)   --->   "%sext_ln1171_504 = sext i12 %trunc_ln717_1214"   --->   Operation 7576 'sext' 'sext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7577 [1/1] (0.00ns)   --->   "%sext_ln1171_505 = sext i12 %trunc_ln717_1215"   --->   Operation 7577 'sext' 'sext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7578 [1/1] (0.00ns)   --->   "%sext_ln42_186 = sext i12 %trunc_ln717_1216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7578 'sext' 'sext_ln42_186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7579 [1/1] (0.00ns)   --->   "%sext_ln42_187 = sext i12 %trunc_ln717_1216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7579 'sext' 'sext_ln42_187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7580 [1/1] (0.00ns)   --->   "%sext_ln42_190 = sext i9 %trunc_ln717_1223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7580 'sext' 'sext_ln42_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7581 [1/1] (0.00ns)   --->   "%sext_ln42_192 = sext i13 %trunc_ln717_1224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7581 'sext' 'sext_ln42_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7582 [1/1] (0.00ns)   --->   "%sext_ln42_193 = sext i13 %trunc_ln717_1225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7582 'sext' 'sext_ln42_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7583 [1/1] (0.00ns)   --->   "%zext_ln717_833 = zext i14 %sext_ln717_745"   --->   Operation 7583 'zext' 'zext_ln717_833' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7584 [1/1] (0.00ns)   --->   "%sext_ln42_195 = sext i11 %trunc_ln717_1235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7584 'sext' 'sext_ln42_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7585 [1/1] (0.00ns)   --->   "%sext_ln717_753 = sext i10 %trunc_ln717_1238"   --->   Operation 7585 'sext' 'sext_ln717_753' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7586 [1/1] (0.00ns)   --->   "%sext_ln42_197 = sext i13 %trunc_ln717_1239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7586 'sext' 'sext_ln42_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7587 [1/1] (0.00ns)   --->   "%sext_ln1171_515 = sext i12 %trunc_ln717_1242"   --->   Operation 7587 'sext' 'sext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7588 [1/1] (0.00ns)   --->   "%sext_ln1171_517 = sext i11 %trunc_ln717_1247"   --->   Operation 7588 'sext' 'sext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7589 [1/1] (0.00ns)   --->   "%sext_ln42_202 = sext i10 %trunc_ln717_1249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7589 'sext' 'sext_ln42_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7590 [1/1] (0.00ns)   --->   "%sext_ln717_764 = sext i12 %trunc_ln717_1251"   --->   Operation 7590 'sext' 'sext_ln717_764' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7591 [1/1] (0.00ns)   --->   "%sext_ln717_767 = sext i12 %mult_V_1640"   --->   Operation 7591 'sext' 'sext_ln717_767' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7592 [1/1] (0.00ns)   --->   "%zext_ln717_851 = zext i14 %sext_ln717_767"   --->   Operation 7592 'zext' 'zext_ln717_851' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7593 [1/1] (0.00ns)   --->   "%zext_ln42_434 = zext i10 %mult_V_1644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7593 'zext' 'zext_ln42_434' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7594 [1/1] (0.00ns)   --->   "%sext_ln1171_520 = sext i13 %trunc_ln717_1258"   --->   Operation 7594 'sext' 'sext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7595 [1/1] (0.00ns)   --->   "%zext_ln717_856 = zext i14 %sext_ln717_770"   --->   Operation 7595 'zext' 'zext_ln717_856' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7596 [1/1] (0.00ns)   --->   "%zext_ln717_859 = zext i14 %sext_ln717_771"   --->   Operation 7596 'zext' 'zext_ln717_859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7597 [1/1] (0.00ns)   --->   "%sext_ln717_772 = sext i11 %mult_V_1668"   --->   Operation 7597 'sext' 'sext_ln717_772' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7598 [1/1] (0.00ns)   --->   "%zext_ln717_861 = zext i14 %sext_ln717_772"   --->   Operation 7598 'zext' 'zext_ln717_861' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7599 [1/1] (0.00ns)   --->   "%zext_ln717_864 = zext i14 %sext_ln717_773"   --->   Operation 7599 'zext' 'zext_ln717_864' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7600 [1/1] (0.00ns)   --->   "%sext_ln1171_525 = sext i13 %trunc_ln717_1268"   --->   Operation 7600 'sext' 'sext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7601 [1/1] (0.00ns)   --->   "%sext_ln1171_526 = sext i10 %trunc_ln717_1269"   --->   Operation 7601 'sext' 'sext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7602 [1/1] (0.00ns)   --->   "%sext_ln717_775 = sext i13 %trunc_ln717_1270"   --->   Operation 7602 'sext' 'sext_ln717_775' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7603 [1/1] (0.00ns)   --->   "%sext_ln717_781 = sext i12 %trunc_ln717_1280"   --->   Operation 7603 'sext' 'sext_ln717_781' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7604 [1/1] (0.00ns)   --->   "%zext_ln717_874 = zext i11 %mult_V_1741"   --->   Operation 7604 'zext' 'zext_ln717_874' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7605 [1/1] (0.00ns)   --->   "%sext_ln42_208 = sext i8 %trunc_ln717_1283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7605 'sext' 'sext_ln42_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7606 [1/1] (0.00ns)   --->   "%sext_ln717_787 = sext i12 %trunc_ln717_1286"   --->   Operation 7606 'sext' 'sext_ln717_787' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7607 [1/1] (0.00ns)   --->   "%sext_ln717_788 = sext i13 %trunc_ln717_1288"   --->   Operation 7607 'sext' 'sext_ln717_788' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7608 [1/1] (0.00ns)   --->   "%zext_ln42_444 = zext i11 %mult_V_1768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7608 'zext' 'zext_ln42_444' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7609 [1/1] (0.00ns)   --->   "%sext_ln1171_533 = sext i12 %trunc_ln717_1295"   --->   Operation 7609 'sext' 'sext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7610 [1/1] (0.00ns)   --->   "%zext_ln717_884 = zext i11 %mult_V_1792"   --->   Operation 7610 'zext' 'zext_ln717_884' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7611 [1/1] (0.00ns)   --->   "%sext_ln42_211 = sext i12 %trunc_ln717_1299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7611 'sext' 'sext_ln42_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7612 [1/1] (0.00ns)   --->   "%sext_ln717_799 = sext i12 %mult_V_1808"   --->   Operation 7612 'sext' 'sext_ln717_799' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7613 [1/1] (0.00ns)   --->   "%zext_ln717_890 = zext i14 %sext_ln717_799"   --->   Operation 7613 'zext' 'zext_ln717_890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7614 [1/1] (0.00ns)   --->   "%sext_ln42_214 = sext i13 %trunc_ln717_1302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7614 'sext' 'sext_ln42_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7615 [1/1] (0.00ns)   --->   "%sext_ln1171_535 = sext i11 %trunc_ln717_1303"   --->   Operation 7615 'sext' 'sext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7616 [1/1] (0.00ns)   --->   "%sext_ln1171_538 = sext i11 %trunc_ln717_1304"   --->   Operation 7616 'sext' 'sext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7617 [1/1] (0.00ns)   --->   "%sext_ln1171_539 = sext i13 %trunc_ln717_1308"   --->   Operation 7617 'sext' 'sext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7618 [1/1] (0.00ns)   --->   "%zext_ln717_897 = zext i14 %sext_ln717_804"   --->   Operation 7618 'zext' 'zext_ln717_897' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7619 [1/1] (0.00ns)   --->   "%sext_ln717_809 = sext i12 %mult_V_1881"   --->   Operation 7619 'sext' 'sext_ln717_809' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7620 [1/1] (0.00ns)   --->   "%zext_ln717_906 = zext i14 %sext_ln717_809"   --->   Operation 7620 'zext' 'zext_ln717_906' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7621 [1/1] (0.00ns)   --->   "%sext_ln1171_542 = sext i11 %trunc_ln717_1323"   --->   Operation 7621 'sext' 'sext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7622 [1/1] (0.00ns)   --->   "%sext_ln42_223 = sext i8 %trunc_ln717_1326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7622 'sext' 'sext_ln42_223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7623 [1/1] (0.00ns)   --->   "%zext_ln717_912 = zext i14 %sext_ln717_814"   --->   Operation 7623 'zext' 'zext_ln717_912' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7624 [1/1] (0.00ns)   --->   "%sext_ln1171_552 = sext i12 %trunc_ln717_1338"   --->   Operation 7624 'sext' 'sext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7625 [1/1] (0.00ns)   --->   "%sext_ln42_227 = sext i12 %trunc_ln717_1339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7625 'sext' 'sext_ln42_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7626 [1/1] (0.00ns)   --->   "%sext_ln1171_553 = sext i11 %trunc_ln717_1342"   --->   Operation 7626 'sext' 'sext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7627 [1/1] (0.00ns)   --->   "%sext_ln1171_556 = sext i10 %trunc_ln717_1348"   --->   Operation 7627 'sext' 'sext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7628 [1/1] (0.00ns)   --->   "%zext_ln1171_746 = zext i8 %p_read_218"   --->   Operation 7628 'zext' 'zext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7629 [1/1] (0.00ns)   --->   "%sext_ln717_829 = sext i12 %trunc_ln717_1359"   --->   Operation 7629 'sext' 'sext_ln717_829' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7630 [1/1] (0.00ns)   --->   "%sext_ln717_836 = sext i11 %trunc_ln717_1366"   --->   Operation 7630 'sext' 'sext_ln717_836' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7631 [1/1] (3.81ns)   --->   "%mul_ln1171_131 = mul i14 %zext_ln1171_746, i14 16363"   --->   Operation 7631 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7632 [1/1] (0.00ns)   --->   "%trunc_ln717_1370 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_131, i32 1, i32 13"   --->   Operation 7632 'partselect' 'trunc_ln717_1370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7633 [1/1] (0.00ns)   --->   "%sext_ln717_842 = sext i8 %trunc_ln717_1377"   --->   Operation 7633 'sext' 'sext_ln717_842' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7634 [1/1] (3.81ns)   --->   "%mul_ln1171_132 = mul i13 %zext_ln1171_759, i13 8179"   --->   Operation 7634 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7635 [1/1] (0.00ns)   --->   "%trunc_ln717_1378 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_132, i32 1, i32 12"   --->   Operation 7635 'partselect' 'trunc_ln717_1378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7636 [1/1] (0.00ns)   --->   "%sext_ln1171_566 = sext i10 %trunc_ln717_1382"   --->   Operation 7636 'sext' 'sext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7637 [1/1] (0.00ns)   --->   "%sext_ln717_852 = sext i11 %trunc_ln717_1387"   --->   Operation 7637 'sext' 'sext_ln717_852' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7638 [1/1] (3.81ns)   --->   "%mul_ln1171_133 = mul i13 %zext_ln1171_759, i13 8181"   --->   Operation 7638 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7639 [1/1] (0.00ns)   --->   "%trunc_ln717_1389 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_133, i32 1, i32 12"   --->   Operation 7639 'partselect' 'trunc_ln717_1389' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7640 [1/1] (0.00ns)   --->   "%zext_ln1171_764 = zext i8 %p_read_216"   --->   Operation 7640 'zext' 'zext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7641 [1/1] (3.81ns)   --->   "%mul_ln1171_134 = mul i13 %zext_ln1171_767, i13 8181"   --->   Operation 7641 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7642 [1/1] (0.00ns)   --->   "%trunc_ln717_1398 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_134, i32 1, i32 12"   --->   Operation 7642 'partselect' 'trunc_ln717_1398' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7643 [1/1] (0.00ns)   --->   "%sext_ln717_859 = sext i12 %trunc_ln717_1401"   --->   Operation 7643 'sext' 'sext_ln717_859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7644 [1/1] (3.81ns)   --->   "%mul_ln1171_135 = mul i13 %zext_ln1171_767, i13 8179"   --->   Operation 7644 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7645 [1/1] (0.00ns)   --->   "%trunc_ln717_1402 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_135, i32 1, i32 12"   --->   Operation 7645 'partselect' 'trunc_ln717_1402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7646 [1/1] (3.81ns)   --->   "%mul_ln1171_136 = mul i14 %zext_ln1171_764, i14 16365"   --->   Operation 7646 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7647 [1/1] (0.00ns)   --->   "%trunc_ln717_1405 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_136, i32 1, i32 13"   --->   Operation 7647 'partselect' 'trunc_ln717_1405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7648 [1/1] (3.81ns)   --->   "%mul_ln1171_137 = mul i13 %zext_ln1171_776, i13 8181"   --->   Operation 7648 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7649 [1/1] (0.00ns)   --->   "%trunc_ln717_1409 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_137, i32 1, i32 12"   --->   Operation 7649 'partselect' 'trunc_ln717_1409' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7650 [1/1] (0.00ns)   --->   "%zext_ln1171_783 = zext i8 %p_read_214"   --->   Operation 7650 'zext' 'zext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7651 [1/1] (0.00ns)   --->   "%sext_ln42_249 = sext i9 %trunc_ln717_1433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7651 'sext' 'sext_ln42_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7652 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i13 %sub_ln1171_741"   --->   Operation 7652 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7653 [1/1] (1.53ns)   --->   "%sub_ln1171_742 = sub i14 %sext_ln1171_149, i14 %zext_ln1171_783"   --->   Operation 7653 'sub' 'sub_ln1171_742' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7654 [1/1] (0.00ns)   --->   "%trunc_ln717_1438 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_742, i32 1, i32 13"   --->   Operation 7654 'partselect' 'trunc_ln717_1438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7655 [1/1] (0.00ns)   --->   "%sext_ln42_251 = sext i13 %trunc_ln717_1438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7655 'sext' 'sext_ln42_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7656 [1/1] (3.81ns)   --->   "%mul_ln1171_138 = mul i14 %zext_ln1171_783, i14 16355"   --->   Operation 7656 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7657 [1/1] (0.00ns)   --->   "%trunc_ln717_1439 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_138, i32 1, i32 13"   --->   Operation 7657 'partselect' 'trunc_ln717_1439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7658 [1/1] (3.81ns)   --->   "%mul_ln1171_139 = mul i13 %zext_ln1171_784, i13 8179"   --->   Operation 7658 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7659 [1/1] (0.00ns)   --->   "%trunc_ln717_1440 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_139, i32 1, i32 12"   --->   Operation 7659 'partselect' 'trunc_ln717_1440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7660 [1/1] (0.00ns)   --->   "%zext_ln717_1003 = zext i8 %p_read_212"   --->   Operation 7660 'zext' 'zext_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7661 [1/1] (3.81ns)   --->   "%mul_ln1171_141 = mul i14 %zext_ln717_1003, i14 16363"   --->   Operation 7661 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7662 [1/1] (0.00ns)   --->   "%trunc_ln717_1466 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_141, i32 1, i32 13"   --->   Operation 7662 'partselect' 'trunc_ln717_1466' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7663 [1/1] (3.81ns)   --->   "%mul_ln1171_142 = mul i14 %zext_ln717_1003, i14 16357"   --->   Operation 7663 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7664 [1/1] (0.00ns)   --->   "%trunc_ln717_1476 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_142, i32 1, i32 13"   --->   Operation 7664 'partselect' 'trunc_ln717_1476' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7665 [1/1] (0.00ns)   --->   "%sext_ln717_915 = sext i10 %trunc_ln717_1477"   --->   Operation 7665 'sext' 'sext_ln717_915' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7666 [1/1] (0.00ns)   --->   "%sext_ln42_273 = sext i9 %trunc_ln717_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7666 'sext' 'sext_ln42_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7667 [1/1] (3.81ns)   --->   "%mul_ln1171_143 = mul i13 %zext_ln1171_817, i13 8181"   --->   Operation 7667 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7668 [1/1] (0.00ns)   --->   "%trunc_ln717_1512 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_143, i32 1, i32 12"   --->   Operation 7668 'partselect' 'trunc_ln717_1512' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7669 [1/1] (3.81ns)   --->   "%mul_ln1171_144 = mul i14 %zext_ln1171_816, i14 16362"   --->   Operation 7669 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7670 [1/1] (0.00ns)   --->   "%trunc_ln717_1521 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_144, i32 1, i32 13"   --->   Operation 7670 'partselect' 'trunc_ln717_1521' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7671 [1/1] (0.00ns)   --->   "%sext_ln717_951 = sext i12 %trunc_ln717_1525"   --->   Operation 7671 'sext' 'sext_ln717_951' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7672 [1/1] (0.00ns)   --->   "%zext_ln717_1076 = zext i11 %mult_V_2758"   --->   Operation 7672 'zext' 'zext_ln717_1076' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7673 [1/1] (3.81ns)   --->   "%mul_ln1171_147 = mul i13 %zext_ln1171_840, i13 8179"   --->   Operation 7673 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7674 [1/1] (0.00ns)   --->   "%trunc_ln717_1569 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_147, i32 1, i32 12"   --->   Operation 7674 'partselect' 'trunc_ln717_1569' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7675 [1/1] (0.00ns)   --->   "%sext_ln717_983 = sext i12 %trunc_ln717_1571"   --->   Operation 7675 'sext' 'sext_ln717_983' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7676 [1/1] (0.00ns)   --->   "%zext_ln1171_861 = zext i8 %p_read_204"   --->   Operation 7676 'zext' 'zext_ln1171_861' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7677 [1/1] (3.81ns)   --->   "%mul_ln1171_149 = mul i14 %zext_ln1171_861, i14 16363"   --->   Operation 7677 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7678 [1/1] (0.00ns)   --->   "%trunc_ln717_1589 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_149, i32 1, i32 13"   --->   Operation 7678 'partselect' 'trunc_ln717_1589' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7679 [1/1] (0.00ns)   --->   "%sext_ln1171_628 = sext i10 %trunc_ln717_1591"   --->   Operation 7679 'sext' 'sext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7680 [1/1] (0.00ns)   --->   "%sext_ln1171_629 = sext i10 %trunc_ln717_1591"   --->   Operation 7680 'sext' 'sext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7681 [1/1] (0.00ns)   --->   "%sext_ln1171_631 = sext i12 %trunc_ln717_1603"   --->   Operation 7681 'sext' 'sext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7682 [1/1] (0.00ns)   --->   "%zext_ln1171_874 = zext i8 %p_read_203"   --->   Operation 7682 'zext' 'zext_ln1171_874' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7683 [1/1] (0.00ns)   --->   "%zext_ln1171_877 = zext i8 %p_read_203"   --->   Operation 7683 'zext' 'zext_ln1171_877' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7684 [1/1] (0.00ns)   --->   "%sext_ln717_1008 = sext i9 %trunc_ln717_1605"   --->   Operation 7684 'sext' 'sext_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7685 [1/1] (0.00ns)   --->   "%sext_ln717_1009 = sext i9 %trunc_ln717_1605"   --->   Operation 7685 'sext' 'sext_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7686 [1/1] (1.30ns)   --->   "%sub_ln1171_842 = sub i9 0, i9 %zext_ln1171_877"   --->   Operation 7686 'sub' 'sub_ln1171_842' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7687 [1/1] (0.00ns)   --->   "%trunc_ln717_1606 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_842, i32 1, i32 8"   --->   Operation 7687 'partselect' 'trunc_ln717_1606' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7688 [1/1] (3.81ns)   --->   "%mul_ln1171_150 = mul i14 %zext_ln1171_874, i14 16358"   --->   Operation 7688 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7689 [1/1] (0.00ns)   --->   "%trunc_ln717_1611 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_150, i32 1, i32 13"   --->   Operation 7689 'partselect' 'trunc_ln717_1611' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7690 [1/1] (3.81ns)   --->   "%mul_ln1171_151 = mul i13 %zext_ln1171_873, i13 8181"   --->   Operation 7690 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7691 [1/1] (0.00ns)   --->   "%trunc_ln717_1615 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_151, i32 1, i32 12"   --->   Operation 7691 'partselect' 'trunc_ln717_1615' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7692 [1/1] (3.81ns)   --->   "%mul_ln1171_152 = mul i13 %zext_ln1171_873, i13 8179"   --->   Operation 7692 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7693 [1/1] (0.00ns)   --->   "%trunc_ln717_1617 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_152, i32 1, i32 12"   --->   Operation 7693 'partselect' 'trunc_ln717_1617' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7694 [1/1] (0.00ns)   --->   "%sext_ln1171_642 = sext i9 %trunc_ln717_1621"   --->   Operation 7694 'sext' 'sext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7695 [1/1] (3.81ns)   --->   "%mul_ln1171_153 = mul i13 %zext_ln1171_884, i13 8181"   --->   Operation 7695 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7696 [1/1] (0.00ns)   --->   "%trunc_ln717_1626 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_153, i32 1, i32 12"   --->   Operation 7696 'partselect' 'trunc_ln717_1626' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7697 [1/1] (0.00ns)   --->   "%sext_ln717_1030 = sext i11 %trunc_ln717_1638"   --->   Operation 7697 'sext' 'sext_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7698 [1/1] (0.00ns)   --->   "%sext_ln717_1031 = sext i8 %trunc_ln717_1639"   --->   Operation 7698 'sext' 'sext_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7699 [1/1] (3.81ns)   --->   "%mul_ln1171_155 = mul i13 %zext_ln42_601, i13 8179"   --->   Operation 7699 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7700 [1/1] (0.00ns)   --->   "%trunc_ln717_1649 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_155, i32 1, i32 12"   --->   Operation 7700 'partselect' 'trunc_ln717_1649' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7701 [1/1] (3.81ns)   --->   "%mul_ln1171_156 = mul i14 %zext_ln1171_899, i14 16361"   --->   Operation 7701 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7702 [1/1] (0.00ns)   --->   "%trunc_ln717_1652 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_156, i32 1, i32 13"   --->   Operation 7702 'partselect' 'trunc_ln717_1652' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7703 [1/1] (0.00ns)   --->   "%sext_ln1171_655 = sext i10 %trunc_ln717_1662"   --->   Operation 7703 'sext' 'sext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7704 [1/1] (0.00ns)   --->   "%sext_ln717_1051 = sext i8 %trunc_ln717_1666"   --->   Operation 7704 'sext' 'sext_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7705 [1/1] (0.00ns)   --->   "%sext_ln717_1052 = sext i12 %trunc_ln717_1667"   --->   Operation 7705 'sext' 'sext_ln717_1052' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7706 [1/1] (3.81ns)   --->   "%mul_ln1171_157 = mul i13 %zext_ln1171_900, i13 8179"   --->   Operation 7706 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7707 [1/1] (0.00ns)   --->   "%trunc_ln717_1670 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_157, i32 1, i32 12"   --->   Operation 7707 'partselect' 'trunc_ln717_1670' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7708 [1/1] (0.00ns)   --->   "%sext_ln42_337 = sext i13 %trunc_ln717_1681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7708 'sext' 'sext_ln42_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7709 [1/1] (0.00ns)   --->   "%zext_ln1171_908 = zext i8 %p_read_198"   --->   Operation 7709 'zext' 'zext_ln1171_908' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7710 [1/1] (0.00ns)   --->   "%sext_ln1171_659 = sext i9 %trunc_ln717_1683"   --->   Operation 7710 'sext' 'sext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7711 [1/1] (3.81ns)   --->   "%mul_ln1171_158 = mul i14 %zext_ln1171_908, i14 16361"   --->   Operation 7711 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7712 [1/1] (0.00ns)   --->   "%trunc_ln717_1691 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_158, i32 1, i32 13"   --->   Operation 7712 'partselect' 'trunc_ln717_1691' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7713 [1/1] (0.00ns)   --->   "%sext_ln717_1074 = sext i10 %trunc_ln717_1694"   --->   Operation 7713 'sext' 'sext_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7714 [1/1] (0.00ns)   --->   "%sext_ln717_1075 = sext i10 %trunc_ln717_1694"   --->   Operation 7714 'sext' 'sext_ln717_1075' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7715 [1/1] (3.81ns)   --->   "%mul_ln1171_159 = mul i14 %zext_ln1171_908, i14 16365"   --->   Operation 7715 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7716 [1/1] (0.00ns)   --->   "%trunc_ln717_1698 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_159, i32 1, i32 13"   --->   Operation 7716 'partselect' 'trunc_ln717_1698' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7717 [1/1] (0.00ns)   --->   "%zext_ln1171_918 = zext i8 %p_read_197"   --->   Operation 7717 'zext' 'zext_ln1171_918' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7718 [1/1] (0.00ns)   --->   "%sext_ln717_1079 = sext i13 %trunc_ln717_1702"   --->   Operation 7718 'sext' 'sext_ln717_1079' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7719 [1/1] (0.00ns)   --->   "%sext_ln717_1081 = sext i10 %trunc_ln717_1705"   --->   Operation 7719 'sext' 'sext_ln717_1081' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7720 [1/1] (0.00ns)   --->   "%sext_ln717_1082 = sext i10 %trunc_ln717_1705"   --->   Operation 7720 'sext' 'sext_ln717_1082' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7721 [1/1] (0.00ns)   --->   "%sext_ln42_347 = sext i10 %trunc_ln717_1707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7721 'sext' 'sext_ln42_347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7722 [1/1] (3.81ns)   --->   "%mul_ln1171_160 = mul i13 %zext_ln1171_919, i13 8179"   --->   Operation 7722 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7723 [1/1] (0.00ns)   --->   "%trunc_ln717_1710 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_160, i32 1, i32 12"   --->   Operation 7723 'partselect' 'trunc_ln717_1710' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7724 [1/1] (3.81ns)   --->   "%mul_ln1171_161 = mul i14 %zext_ln1171_918, i14 16358"   --->   Operation 7724 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7725 [1/1] (0.00ns)   --->   "%trunc_ln717_1713 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_161, i32 1, i32 13"   --->   Operation 7725 'partselect' 'trunc_ln717_1713' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7726 [1/1] (0.00ns)   --->   "%zext_ln717_1203 = zext i8 %p_read_196"   --->   Operation 7726 'zext' 'zext_ln717_1203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7727 [1/1] (3.81ns)   --->   "%mul_ln1171_162 = mul i14 %zext_ln717_1203, i14 16362"   --->   Operation 7727 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7728 [1/1] (0.00ns)   --->   "%trunc_ln717_1724 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_162, i32 1, i32 13"   --->   Operation 7728 'partselect' 'trunc_ln717_1724' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7729 [1/1] (0.00ns)   --->   "%sext_ln717_1104 = sext i12 %trunc_ln717_1732"   --->   Operation 7729 'sext' 'sext_ln717_1104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7730 [1/1] (0.00ns)   --->   "%sext_ln717_1109 = sext i11 %trunc_ln717_1736"   --->   Operation 7730 'sext' 'sext_ln717_1109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7731 [1/1] (0.00ns)   --->   "%sext_ln712_421 = sext i12 %add_ln712"   --->   Operation 7731 'sext' 'sext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7732 [1/1] (1.52ns)   --->   "%add_ln712_1473 = add i15 %zext_ln717_583, i15 256"   --->   Operation 7732 'add' 'add_ln712_1473' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7733 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i15 %add_ln712_1473"   --->   Operation 7733 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7734 [1/1] (0.00ns)   --->   "%sext_ln712_422 = sext i13 %add_ln712_1475"   --->   Operation 7734 'sext' 'sext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7735 [1/1] (0.00ns)   --->   "%sext_ln712_423 = sext i12 %add_ln712_1476"   --->   Operation 7735 'sext' 'sext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7736 [1/1] (0.00ns)   --->   "%sext_ln712_424 = sext i13 %add_ln712_1477"   --->   Operation 7736 'sext' 'sext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1478 = add i14 %sext_ln712_424, i14 %sext_ln712_423"   --->   Operation 7737 'add' 'add_ln712_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7738 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1479 = add i14 %add_ln712_1478, i14 %sext_ln712_422"   --->   Operation 7738 'add' 'add_ln712_1479' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7739 [1/1] (0.00ns)   --->   "%sext_ln712_428 = sext i14 %add_ln712_1482"   --->   Operation 7739 'sext' 'sext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7740 [1/1] (0.00ns)   --->   "%sext_ln712_430 = sext i13 %add_ln712_1485"   --->   Operation 7740 'sext' 'sext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7741 [1/1] (1.52ns)   --->   "%add_ln712_1486 = add i15 %sext_ln712_430, i15 %sext_ln712_428"   --->   Operation 7741 'add' 'add_ln712_1486' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7742 [1/1] (0.00ns)   --->   "%zext_ln712_393 = zext i15 %add_ln712_1496"   --->   Operation 7742 'zext' 'zext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7743 [1/1] (0.00ns)   --->   "%zext_ln712_395 = zext i15 %add_ln712_1499"   --->   Operation 7743 'zext' 'zext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7744 [1/1] (1.53ns)   --->   "%add_ln712_1500 = add i16 %zext_ln712_395, i16 %zext_ln712_393"   --->   Operation 7744 'add' 'add_ln712_1500' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7745 [1/1] (1.54ns)   --->   "%add_ln712_1503 = add i12 %add_ln712, i12 %sext_ln42_105"   --->   Operation 7745 'add' 'add_ln712_1503' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7746 [1/1] (0.00ns)   --->   "%sext_ln712_432 = sext i12 %add_ln712_1503"   --->   Operation 7746 'sext' 'sext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7747 [1/1] (0.00ns)   --->   "%sext_ln712_433 = sext i13 %add_ln712_1504"   --->   Operation 7747 'sext' 'sext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7748 [1/1] (1.53ns)   --->   "%add_ln712_1505 = add i14 %sext_ln712_433, i14 %sext_ln712_432"   --->   Operation 7748 'add' 'add_ln712_1505' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1507 = add i14 %sext_ln42_187, i14 %sext_ln1171_520"   --->   Operation 7749 'add' 'add_ln712_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7750 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1508 = add i14 %add_ln712_1507, i14 %sext_ln1171_482"   --->   Operation 7750 'add' 'add_ln712_1508' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7751 [1/1] (0.00ns)   --->   "%sext_ln712_439 = sext i12 %add_ln712_1513"   --->   Operation 7751 'sext' 'sext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7752 [1/1] (0.00ns)   --->   "%sext_ln712_440 = sext i13 %add_ln712_1514"   --->   Operation 7752 'sext' 'sext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7753 [1/1] (0.00ns)   --->   "%sext_ln712_441 = sext i13 %add_ln712_1516"   --->   Operation 7753 'sext' 'sext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1517 = add i14 %sext_ln712_441, i14 %sext_ln712_440"   --->   Operation 7754 'add' 'add_ln712_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7755 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1518 = add i14 %add_ln712_1517, i14 %sext_ln712_439"   --->   Operation 7755 'add' 'add_ln712_1518' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7756 [1/1] (1.52ns)   --->   "%add_ln712_1521 = add i15 %zext_ln717_590, i15 %zext_ln717_611"   --->   Operation 7756 'add' 'add_ln712_1521' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7757 [1/1] (0.00ns)   --->   "%zext_ln712_397 = zext i15 %add_ln712_1523"   --->   Operation 7757 'zext' 'zext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7758 [1/1] (0.00ns)   --->   "%zext_ln712_398 = zext i15 %add_ln712_1525"   --->   Operation 7758 'zext' 'zext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7759 [1/1] (1.53ns)   --->   "%add_ln712_1526 = add i16 %zext_ln712_398, i16 %zext_ln712_397"   --->   Operation 7759 'add' 'add_ln712_1526' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7760 [1/1] (0.00ns)   --->   "%zext_ln712_399 = zext i15 %add_ln712_1528"   --->   Operation 7760 'zext' 'zext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7761 [1/1] (0.00ns)   --->   "%zext_ln712_400 = zext i15 %add_ln712_1529"   --->   Operation 7761 'zext' 'zext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1530 = add i16 %zext_ln712_400, i16 %zext_ln712_399"   --->   Operation 7762 'add' 'add_ln712_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7763 [1/1] (0.00ns)   --->   "%zext_ln712_402 = zext i15 %add_ln712_1534"   --->   Operation 7763 'zext' 'zext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7764 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1535 = add i16 %zext_ln712_402, i16 %add_ln712_1530"   --->   Operation 7764 'add' 'add_ln712_1535' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7765 [1/1] (0.00ns)   --->   "%sext_ln712_444 = sext i13 %add_ln712_1538"   --->   Operation 7765 'sext' 'sext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7766 [1/1] (0.00ns)   --->   "%sext_ln712_445 = sext i13 %add_ln712_1540"   --->   Operation 7766 'sext' 'sext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7767 [1/1] (1.53ns)   --->   "%add_ln712_1541 = add i14 %sext_ln712_445, i14 %sext_ln712_444"   --->   Operation 7767 'add' 'add_ln712_1541' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7768 [1/1] (0.00ns)   --->   "%sext_ln712_446 = sext i14 %add_ln712_1541"   --->   Operation 7768 'sext' 'sext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7769 [1/1] (0.00ns)   --->   "%sext_ln712_447 = sext i13 %add_ln712_1542"   --->   Operation 7769 'sext' 'sext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7770 [1/1] (0.00ns)   --->   "%sext_ln712_448 = sext i12 %add_ln712_1544"   --->   Operation 7770 'sext' 'sext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7771 [1/1] (1.53ns)   --->   "%add_ln712_1545 = add i14 %sext_ln712_448, i14 %sext_ln712_447"   --->   Operation 7771 'add' 'add_ln712_1545' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7772 [1/1] (0.00ns)   --->   "%sext_ln712_449 = sext i14 %add_ln712_1545"   --->   Operation 7772 'sext' 'sext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7773 [1/1] (1.52ns)   --->   "%add_ln712_1546 = add i15 %sext_ln712_449, i15 %sext_ln712_446"   --->   Operation 7773 'add' 'add_ln712_1546' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7774 [1/1] (0.00ns)   --->   "%sext_ln712_451 = sext i13 %add_ln712_1547"   --->   Operation 7774 'sext' 'sext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7775 [1/1] (0.00ns)   --->   "%sext_ln712_453 = sext i13 %add_ln712_1549"   --->   Operation 7775 'sext' 'sext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7776 [1/1] (1.53ns)   --->   "%add_ln712_1550 = add i14 %sext_ln712_453, i14 %sext_ln712_451"   --->   Operation 7776 'add' 'add_ln712_1550' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7777 [1/1] (0.00ns)   --->   "%sext_ln712_454 = sext i14 %add_ln712_1550"   --->   Operation 7777 'sext' 'sext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7778 [1/1] (0.00ns)   --->   "%sext_ln712_455 = sext i14 %add_ln712_1552"   --->   Operation 7778 'sext' 'sext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7779 [1/1] (0.00ns)   --->   "%sext_ln712_456 = sext i13 %add_ln712_1554"   --->   Operation 7779 'sext' 'sext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7780 [1/1] (1.52ns)   --->   "%add_ln712_1555 = add i15 %sext_ln712_456, i15 %sext_ln712_455"   --->   Operation 7780 'add' 'add_ln712_1555' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7781 [1/1] (0.00ns)   --->   "%sext_ln712_457 = sext i15 %add_ln712_1555"   --->   Operation 7781 'sext' 'sext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7782 [1/1] (1.53ns)   --->   "%add_ln712_1556 = add i16 %sext_ln712_457, i16 %sext_ln712_454"   --->   Operation 7782 'add' 'add_ln712_1556' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7783 [1/1] (0.00ns)   --->   "%sext_ln712_458 = sext i12 %add_ln712_1558"   --->   Operation 7783 'sext' 'sext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1560 = add i16 %add_ln712_1559, i16 %zext_ln717_591"   --->   Operation 7784 'add' 'add_ln712_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7785 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1561 = add i16 %add_ln712_1560, i16 %sext_ln712_458"   --->   Operation 7785 'add' 'add_ln712_1561' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7786 [1/1] (0.00ns)   --->   "%zext_ln712_404 = zext i15 %add_ln712_1563"   --->   Operation 7786 'zext' 'zext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7787 [1/1] (0.00ns)   --->   "%zext_ln712_405 = zext i15 %add_ln712_1564"   --->   Operation 7787 'zext' 'zext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1565 = add i16 %zext_ln712_405, i16 %zext_ln717_703"   --->   Operation 7788 'add' 'add_ln712_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7789 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1566 = add i16 %add_ln712_1565, i16 %zext_ln712_404"   --->   Operation 7789 'add' 'add_ln712_1566' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7790 [1/1] (0.00ns)   --->   "%zext_ln712_408 = zext i15 %add_ln712_1571"   --->   Operation 7790 'zext' 'zext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7791 [1/1] (0.00ns)   --->   "%zext_ln712_411 = zext i15 %add_ln712_1576"   --->   Operation 7791 'zext' 'zext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7792 [1/1] (1.53ns)   --->   "%add_ln712_1577 = add i16 %zext_ln712_411, i16 %zext_ln712_408"   --->   Operation 7792 'add' 'add_ln712_1577' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7793 [1/1] (0.00ns)   --->   "%sext_ln712_459 = sext i13 %add_ln712_1580"   --->   Operation 7793 'sext' 'sext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7794 [1/1] (0.00ns)   --->   "%sext_ln712_461 = sext i13 %add_ln712_1582"   --->   Operation 7794 'sext' 'sext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7795 [1/1] (1.53ns)   --->   "%add_ln712_1583 = add i14 %sext_ln712_461, i14 %sext_ln712_459"   --->   Operation 7795 'add' 'add_ln712_1583' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7796 [1/1] (0.00ns)   --->   "%sext_ln712_463 = sext i11 %add_ln712_1584"   --->   Operation 7796 'sext' 'sext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7797 [1/1] (0.00ns)   --->   "%sext_ln712_464 = sext i12 %add_ln712_1585"   --->   Operation 7797 'sext' 'sext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1586 = add i13 %sext_ln712_464, i13 %sext_ln717_695"   --->   Operation 7798 'add' 'add_ln712_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7799 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1587 = add i13 %add_ln712_1586, i13 %sext_ln712_463"   --->   Operation 7799 'add' 'add_ln712_1587' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7800 [1/1] (1.54ns)   --->   "%add_ln712_1589 = add i13 %sext_ln717_829, i13 %sext_ln717_915"   --->   Operation 7800 'add' 'add_ln712_1589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7801 [1/1] (0.00ns)   --->   "%zext_ln712_412 = zext i12 %add_ln712_1594"   --->   Operation 7801 'zext' 'zext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7802 [1/1] (1.53ns)   --->   "%add_ln712_1595 = add i14 %zext_ln712_412, i14 %sext_ln717_1079"   --->   Operation 7802 'add' 'add_ln712_1595' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7803 [1/1] (0.00ns)   --->   "%zext_ln712_416 = zext i15 %add_ln712_1603"   --->   Operation 7803 'zext' 'zext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7804 [1/1] (0.00ns)   --->   "%zext_ln712_417 = zext i15 %add_ln712_1605"   --->   Operation 7804 'zext' 'zext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7805 [1/1] (1.53ns)   --->   "%add_ln712_1606 = add i16 %zext_ln712_417, i16 %zext_ln712_416"   --->   Operation 7805 'add' 'add_ln712_1606' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7806 [1/1] (0.00ns)   --->   "%zext_ln712_418 = zext i12 %add_ln712_1608"   --->   Operation 7806 'zext' 'zext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1611 = add i15 %add_ln712_1610, i15 %zext_ln712_418"   --->   Operation 7807 'add' 'add_ln712_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7808 [1/1] (0.00ns)   --->   "%zext_ln712_421 = zext i13 %add_ln712_1615"   --->   Operation 7808 'zext' 'zext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7809 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1616 = add i15 %zext_ln712_421, i15 %add_ln712_1611"   --->   Operation 7809 'add' 'add_ln712_1616' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7810 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i11 %add_ln712_1620"   --->   Operation 7810 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7811 [1/1] (0.00ns)   --->   "%sext_ln712_475 = sext i11 %add_ln712_1621"   --->   Operation 7811 'sext' 'sext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1623 = add i13 %add_ln712_1622, i13 %sext_ln712_475"   --->   Operation 7812 'add' 'add_ln712_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7813 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_1624 = add i13 %add_ln712_1623, i13 %sext_ln712_474"   --->   Operation 7813 'add' 'add_ln712_1624' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1625 = add i16 %sext_ln717_1051, i16 %zext_ln717_947"   --->   Operation 7814 'add' 'add_ln712_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7815 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1626 = add i16 %add_ln712_1625, i16 %sext_ln717_1008"   --->   Operation 7815 'add' 'add_ln712_1626' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7816 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i11 %add_ln712_1632"   --->   Operation 7816 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1634 = add i14 %add_ln712_1633, i14 %sext_ln1171_430"   --->   Operation 7817 'add' 'add_ln712_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7818 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1635 = add i14 %add_ln712_1634, i14 %sext_ln712_477"   --->   Operation 7818 'add' 'add_ln712_1635' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7819 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i12 %add_ln712_1636"   --->   Operation 7819 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7820 [1/1] (0.00ns)   --->   "%sext_ln712_480 = sext i13 %add_ln712_1637"   --->   Operation 7820 'sext' 'sext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1638 = add i14 %sext_ln712_480, i14 %sext_ln717_721"   --->   Operation 7821 'add' 'add_ln712_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7822 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1639 = add i14 %add_ln712_1638, i14 %sext_ln712_479"   --->   Operation 7822 'add' 'add_ln712_1639' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7823 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i13 %add_ln712_1641"   --->   Operation 7823 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7824 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i13 %add_ln712_1643"   --->   Operation 7824 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7825 [1/1] (1.53ns)   --->   "%add_ln712_1644 = add i14 %sext_ln712_484, i14 %sext_ln712_483"   --->   Operation 7825 'add' 'add_ln712_1644' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7826 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i14 %add_ln712_1644"   --->   Operation 7826 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7827 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i14 %add_ln712_1648"   --->   Operation 7827 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7828 [1/1] (1.52ns)   --->   "%add_ln712_1649 = add i15 %sext_ln712_488, i15 %sext_ln712_485"   --->   Operation 7828 'add' 'add_ln712_1649' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7829 [1/1] (1.54ns)   --->   "%add_ln712_1655 = add i12 %zext_ln717_706, i12 %trunc_ln42_68"   --->   Operation 7829 'add' 'add_ln712_1655' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7830 [1/1] (0.00ns)   --->   "%zext_ln712_428 = zext i12 %add_ln712_1655"   --->   Operation 7830 'zext' 'zext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7831 [1/1] (0.00ns)   --->   "%zext_ln712_429 = zext i12 %add_ln712_1657"   --->   Operation 7831 'zext' 'zext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7832 [1/1] (1.54ns)   --->   "%add_ln712_1658 = add i13 %zext_ln712_429, i13 %zext_ln712_428"   --->   Operation 7832 'add' 'add_ln712_1658' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7833 [1/1] (0.00ns)   --->   "%zext_ln712_431 = zext i15 %add_ln712_1660"   --->   Operation 7833 'zext' 'zext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7834 [1/1] (0.00ns)   --->   "%zext_ln712_432 = zext i15 %add_ln712_1662"   --->   Operation 7834 'zext' 'zext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1663 = add i16 %zext_ln712_432, i16 %zext_ln712_431"   --->   Operation 7835 'add' 'add_ln712_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7836 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1668 = add i16 %add_ln712_1667, i16 %add_ln712_1663"   --->   Operation 7836 'add' 'add_ln712_1668' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1671 = add i12 %sext_ln1171_370, i12 %sext_ln717_538"   --->   Operation 7837 'add' 'add_ln712_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7838 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_1672 = add i12 %add_ln712_1671, i12 %sext_ln717_476"   --->   Operation 7838 'add' 'add_ln712_1672' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1673 = add i14 %sext_ln1171_431, i14 %sext_ln717_613"   --->   Operation 7839 'add' 'add_ln712_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7840 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1674 = add i14 %add_ln712_1673, i14 %sext_ln42_137"   --->   Operation 7840 'add' 'add_ln712_1674' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7841 [1/1] (0.00ns)   --->   "%sext_ln712_492 = sext i12 %add_ln712_1676"   --->   Operation 7841 'sext' 'sext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7842 [1/1] (1.54ns)   --->   "%add_ln712_1677 = add i13 %sext_ln712_492, i13 %sext_ln717_654"   --->   Operation 7842 'add' 'add_ln712_1677' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7843 [1/1] (0.00ns)   --->   "%sext_ln712_493 = sext i13 %add_ln712_1677"   --->   Operation 7843 'sext' 'sext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7844 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i13 %add_ln712_1679"   --->   Operation 7844 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7845 [1/1] (1.53ns)   --->   "%add_ln712_1680 = add i14 %sext_ln712_495, i14 %sext_ln712_493"   --->   Operation 7845 'add' 'add_ln712_1680' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7846 [1/1] (0.00ns)   --->   "%zext_ln712_441 = zext i12 %add_ln712_1701"   --->   Operation 7846 'zext' 'zext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7847 [1/1] (0.00ns)   --->   "%zext_ln712_442 = zext i11 %add_ln712_1702"   --->   Operation 7847 'zext' 'zext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1703 = add i15 %zext_ln712_442, i15 %zext_ln717_875"   --->   Operation 7848 'add' 'add_ln712_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7849 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1704 = add i15 %add_ln712_1703, i15 %zext_ln712_441"   --->   Operation 7849 'add' 'add_ln712_1704' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7850 [1/1] (0.00ns)   --->   "%zext_ln712_446 = zext i13 %add_ln712_1709"   --->   Operation 7850 'zext' 'zext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1710 = add i15 %zext_ln712_446, i15 %add_ln712_1707"   --->   Operation 7851 'add' 'add_ln712_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7852 [1/1] (0.00ns)   --->   "%zext_ln712_451 = zext i13 %add_ln712_1716"   --->   Operation 7852 'zext' 'zext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7853 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1717 = add i15 %zext_ln712_451, i15 %add_ln712_1710"   --->   Operation 7853 'add' 'add_ln712_1717' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7854 [1/1] (1.53ns)   --->   "%add_ln712_1720 = add i16 %zext_ln712, i16 %sext_ln717_487"   --->   Operation 7854 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7855 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i10 %add_ln712_1723"   --->   Operation 7855 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7856 [1/1] (0.00ns)   --->   "%sext_ln712_505 = sext i13 %add_ln712_1725"   --->   Operation 7856 'sext' 'sext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7857 [1/1] (1.53ns)   --->   "%add_ln712_1726 = add i14 %sext_ln712_505, i14 %sext_ln712_504"   --->   Operation 7857 'add' 'add_ln712_1726' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7858 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i13 %add_ln712_1730"   --->   Operation 7858 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7859 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i13 %add_ln712_1731"   --->   Operation 7859 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1734 = add i16 %add_ln712_1733, i16 %sext_ln712_509"   --->   Operation 7860 'add' 'add_ln712_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7861 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1735 = add i16 %add_ln712_1734, i16 %sext_ln712_508"   --->   Operation 7861 'add' 'add_ln712_1735' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7862 [1/1] (0.00ns)   --->   "%zext_ln712_456 = zext i15 %add_ln712_1740"   --->   Operation 7862 'zext' 'zext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7863 [1/1] (0.00ns)   --->   "%zext_ln712_457 = zext i12 %add_ln712_1741"   --->   Operation 7863 'zext' 'zext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7864 [1/1] (1.52ns)   --->   "%add_ln712_1742 = add i15 %zext_ln712_457, i15 %zext_ln717_890"   --->   Operation 7864 'add' 'add_ln712_1742' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7865 [1/1] (0.00ns)   --->   "%zext_ln712_458 = zext i15 %add_ln712_1742"   --->   Operation 7865 'zext' 'zext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7866 [1/1] (1.53ns)   --->   "%add_ln712_1743 = add i16 %zext_ln712_458, i16 %zext_ln712_456"   --->   Operation 7866 'add' 'add_ln712_1743' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7867 [1/1] (0.00ns)   --->   "%zext_ln712_459 = zext i12 %add_ln712_1745"   --->   Operation 7867 'zext' 'zext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1748 = add i15 %add_ln712_1747, i15 %zext_ln712_459"   --->   Operation 7868 'add' 'add_ln712_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7869 [1/1] (0.00ns)   --->   "%zext_ln712_462 = zext i12 %add_ln712_1752"   --->   Operation 7869 'zext' 'zext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7870 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1753 = add i15 %zext_ln712_462, i15 %add_ln712_1748"   --->   Operation 7870 'add' 'add_ln712_1753' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7871 [1/1] (1.54ns)   --->   "%add_ln712_1756 = add i13 %sext_ln1171_369, i13 %sext_ln717_516"   --->   Operation 7871 'add' 'add_ln712_1756' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7872 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i13 %add_ln712_1756"   --->   Operation 7872 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7873 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i13 %add_ln712_1758"   --->   Operation 7873 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7874 [1/1] (1.53ns)   --->   "%add_ln712_1759 = add i14 %sext_ln712_512, i14 %sext_ln712_510"   --->   Operation 7874 'add' 'add_ln712_1759' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7875 [1/1] (0.00ns)   --->   "%sext_ln712_514 = sext i10 %add_ln712_1761"   --->   Operation 7875 'sext' 'sext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7876 [1/1] (0.00ns)   --->   "%sext_ln712_515 = sext i13 %add_ln712_1762"   --->   Operation 7876 'sext' 'sext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1763 = add i14 %sext_ln712_515, i14 %sext_ln717_737"   --->   Operation 7877 'add' 'add_ln712_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7878 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1764 = add i14 %add_ln712_1763, i14 %sext_ln712_514"   --->   Operation 7878 'add' 'add_ln712_1764' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7879 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i13 %add_ln712_1766"   --->   Operation 7879 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7880 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i13 %add_ln712_1768"   --->   Operation 7880 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7881 [1/1] (1.53ns)   --->   "%add_ln712_1769 = add i14 %sext_ln712_519, i14 %sext_ln712_518"   --->   Operation 7881 'add' 'add_ln712_1769' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7882 [1/1] (0.00ns)   --->   "%zext_ln712_465 = zext i10 %add_ln712_1777"   --->   Operation 7882 'zext' 'zext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1779 = add i15 %add_ln712_1778, i15 %zext_ln42_351"   --->   Operation 7883 'add' 'add_ln712_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7884 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1780 = add i15 %add_ln712_1779, i15 %zext_ln712_465"   --->   Operation 7884 'add' 'add_ln712_1780' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7885 [1/1] (0.00ns)   --->   "%zext_ln712_467 = zext i15 %add_ln712_1781"   --->   Operation 7885 'zext' 'zext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1782 = add i16 %zext_ln712_467, i16 %zext_ln717_810"   --->   Operation 7886 'add' 'add_ln712_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7887 [1/1] (0.00ns)   --->   "%zext_ln712_469 = zext i15 %add_ln712_1784"   --->   Operation 7887 'zext' 'zext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7888 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1785 = add i16 %zext_ln712_469, i16 %add_ln712_1782"   --->   Operation 7888 'add' 'add_ln712_1785' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7889 [1/1] (0.00ns)   --->   "%zext_ln712_470 = zext i15 %add_ln712_1787"   --->   Operation 7889 'zext' 'zext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1790 = add i16 %add_ln712_1789, i16 %zext_ln712_470"   --->   Operation 7890 'add' 'add_ln712_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7891 [1/1] (0.00ns)   --->   "%zext_ln712_474 = zext i15 %add_ln712_1794"   --->   Operation 7891 'zext' 'zext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7892 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1795 = add i16 %zext_ln712_474, i16 %add_ln712_1790"   --->   Operation 7892 'add' 'add_ln712_1795' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7893 [1/1] (0.00ns)   --->   "%sext_ln712_523 = sext i13 %add_ln712_1798"   --->   Operation 7893 'sext' 'sext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7894 [1/1] (0.00ns)   --->   "%sext_ln712_524 = sext i13 %add_ln712_1799"   --->   Operation 7894 'sext' 'sext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1800 = add i14 %sext_ln712_524, i14 %sext_ln1171_400"   --->   Operation 7895 'add' 'add_ln712_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7896 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1801 = add i14 %add_ln712_1800, i14 %sext_ln712_523"   --->   Operation 7896 'add' 'add_ln712_1801' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7897 [1/1] (1.54ns)   --->   "%add_ln712_1802 = add i13 %sext_ln717_647, i13 %sext_ln717_653"   --->   Operation 7897 'add' 'add_ln712_1802' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7898 [1/1] (0.00ns)   --->   "%sext_ln712_526 = sext i13 %add_ln712_1802"   --->   Operation 7898 'sext' 'sext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7899 [1/1] (1.53ns)   --->   "%add_ln712_1803 = add i14 %sext_ln712_526, i14 %sext_ln717_617"   --->   Operation 7899 'add' 'add_ln712_1803' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7900 [1/1] (1.54ns)   --->   "%add_ln712_1804 = add i13 %sext_ln717_764, i13 %sext_ln1171_538"   --->   Operation 7900 'add' 'add_ln712_1804' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7901 [1/1] (0.00ns)   --->   "%sext_ln712_528 = sext i13 %add_ln712_1804"   --->   Operation 7901 'sext' 'sext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7902 [1/1] (1.53ns)   --->   "%add_ln712_1805 = add i14 %sext_ln712_528, i14 %sext_ln42_192"   --->   Operation 7902 'add' 'add_ln712_1805' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7903 [1/1] (1.54ns)   --->   "%add_ln712_1808 = add i13 %sext_ln717_829, i13 %sext_ln717_852"   --->   Operation 7903 'add' 'add_ln712_1808' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7904 [1/1] (0.00ns)   --->   "%sext_ln712_531 = sext i13 %add_ln712_1808"   --->   Operation 7904 'sext' 'sext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7905 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i12 %add_ln712_1810"   --->   Operation 7905 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7906 [1/1] (1.53ns)   --->   "%add_ln712_1811 = add i14 %sext_ln712_533, i14 %sext_ln712_531"   --->   Operation 7906 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7907 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i12 %add_ln712_1813"   --->   Operation 7907 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7908 [1/1] (0.00ns)   --->   "%zext_ln712_475 = zext i12 %add_ln712_1814"   --->   Operation 7908 'zext' 'zext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1815 = add i14 %zext_ln712_475, i14 %sext_ln42_347"   --->   Operation 7909 'add' 'add_ln712_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7910 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i14 %add_ln712_1815, i14 %sext_ln712_536"   --->   Operation 7910 'add' 'add_ln712_1816' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7911 [1/1] (0.00ns)   --->   "%zext_ln712_480 = zext i13 %add_ln712_1824"   --->   Operation 7911 'zext' 'zext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1826 = add i15 %add_ln712_1825, i15 %zext_ln42_463"   --->   Operation 7912 'add' 'add_ln712_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7913 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1827 = add i15 %add_ln712_1826, i15 %zext_ln712_480"   --->   Operation 7913 'add' 'add_ln712_1827' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7914 [1/1] (0.00ns)   --->   "%zext_ln712_482 = zext i13 %add_ln712_1830"   --->   Operation 7914 'zext' 'zext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1833 = add i16 %add_ln712_1832, i16 %zext_ln712_482"   --->   Operation 7915 'add' 'add_ln712_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7916 [1/1] (0.00ns)   --->   "%zext_ln712_488 = zext i13 %add_ln712_1838"   --->   Operation 7916 'zext' 'zext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7917 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1839 = add i16 %zext_ln712_488, i16 %add_ln712_1833"   --->   Operation 7917 'add' 'add_ln712_1839' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7918 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i14 %add_ln712_1845"   --->   Operation 7918 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7919 [1/1] (0.00ns)   --->   "%sext_ln712_544 = sext i14 %add_ln712_1847"   --->   Operation 7919 'sext' 'sext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7920 [1/1] (0.00ns)   --->   "%sext_ln712_546 = sext i14 %add_ln712_1849"   --->   Operation 7920 'sext' 'sext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1850 = add i15 %sext_ln712_546, i15 %sext_ln712_544"   --->   Operation 7921 'add' 'add_ln712_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7922 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1851 = add i15 %add_ln712_1850, i15 %sext_ln712_542"   --->   Operation 7922 'add' 'add_ln712_1851' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7923 [1/1] (0.00ns)   --->   "%sext_ln712_548 = sext i12 %add_ln712_1852"   --->   Operation 7923 'sext' 'sext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7924 [1/1] (0.00ns)   --->   "%sext_ln712_550 = sext i13 %add_ln712_1854"   --->   Operation 7924 'sext' 'sext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7925 [1/1] (1.53ns)   --->   "%add_ln712_1855 = add i14 %sext_ln712_550, i14 %sext_ln712_548"   --->   Operation 7925 'add' 'add_ln712_1855' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7926 [1/1] (0.00ns)   --->   "%sext_ln712_551 = sext i14 %add_ln712_1855"   --->   Operation 7926 'sext' 'sext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7927 [1/1] (0.00ns)   --->   "%sext_ln712_553 = sext i13 %add_ln712_1857"   --->   Operation 7927 'sext' 'sext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7928 [1/1] (0.00ns)   --->   "%sext_ln712_555 = sext i13 %add_ln712_1859"   --->   Operation 7928 'sext' 'sext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7929 [1/1] (1.53ns)   --->   "%add_ln712_1860 = add i14 %sext_ln712_555, i14 %sext_ln712_553"   --->   Operation 7929 'add' 'add_ln712_1860' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7930 [1/1] (0.00ns)   --->   "%sext_ln712_556 = sext i14 %add_ln712_1860"   --->   Operation 7930 'sext' 'sext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7931 [1/1] (1.52ns)   --->   "%add_ln712_1861 = add i15 %sext_ln712_556, i15 %sext_ln712_551"   --->   Operation 7931 'add' 'add_ln712_1861' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7932 [1/1] (1.52ns)   --->   "%add_ln712_1863 = add i15 %zext_ln717_583, i15 %zext_ln717_610"   --->   Operation 7932 'add' 'add_ln712_1863' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7933 [1/1] (0.00ns)   --->   "%zext_ln712_489 = zext i15 %add_ln712_1863"   --->   Operation 7933 'zext' 'zext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7934 [1/1] (0.00ns)   --->   "%zext_ln712_490 = zext i15 %add_ln712_1865"   --->   Operation 7934 'zext' 'zext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7935 [1/1] (1.53ns)   --->   "%add_ln712_1866 = add i16 %zext_ln712_490, i16 %zext_ln712_489"   --->   Operation 7935 'add' 'add_ln712_1866' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7936 [1/1] (0.00ns)   --->   "%zext_ln712_491 = zext i15 %add_ln712_1868"   --->   Operation 7936 'zext' 'zext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7937 [1/1] (0.00ns)   --->   "%zext_ln712_492 = zext i15 %add_ln712_1870"   --->   Operation 7937 'zext' 'zext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7938 [1/1] (1.53ns)   --->   "%add_ln712_1871 = add i16 %zext_ln712_492, i16 %zext_ln712_491"   --->   Operation 7938 'add' 'add_ln712_1871' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7939 [1/1] (0.00ns)   --->   "%zext_ln712_495 = zext i15 %add_ln712_1876"   --->   Operation 7939 'zext' 'zext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1881 = add i16 %add_ln712_1880, i16 %add_ln712_1878"   --->   Operation 7940 'add' 'add_ln712_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7941 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1882 = add i16 %add_ln712_1881, i16 %zext_ln712_495"   --->   Operation 7941 'add' 'add_ln712_1882' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1885 = add i14 %sext_ln42, i14 %sext_ln717_490"   --->   Operation 7942 'add' 'add_ln712_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7943 [1/1] (0.00ns)   --->   "%sext_ln712_558 = sext i11 %add_ln712_1887"   --->   Operation 7943 'sext' 'sext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7944 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1888 = add i14 %sext_ln712_558, i14 %add_ln712_1885"   --->   Operation 7944 'add' 'add_ln712_1888' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7945 [1/1] (0.00ns)   --->   "%sext_ln712_560 = sext i13 %add_ln712_1889"   --->   Operation 7945 'sext' 'sext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7946 [1/1] (0.00ns)   --->   "%sext_ln712_561 = sext i12 %add_ln712_1890"   --->   Operation 7946 'sext' 'sext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7947 [1/1] (1.54ns)   --->   "%add_ln712_1891 = add i13 %sext_ln712_561, i13 %sext_ln717_685"   --->   Operation 7947 'add' 'add_ln712_1891' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7948 [1/1] (0.00ns)   --->   "%sext_ln712_562 = sext i13 %add_ln712_1891"   --->   Operation 7948 'sext' 'sext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7949 [1/1] (1.53ns)   --->   "%add_ln712_1892 = add i14 %sext_ln712_562, i14 %sext_ln712_560"   --->   Operation 7949 'add' 'add_ln712_1892' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7950 [1/1] (0.00ns)   --->   "%sext_ln712_565 = sext i13 %add_ln712_1894"   --->   Operation 7950 'sext' 'sext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7951 [1/1] (0.00ns)   --->   "%sext_ln712_566 = sext i13 %add_ln712_1895"   --->   Operation 7951 'sext' 'sext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1896 = add i14 %sext_ln712_566, i14 %sext_ln42_208"   --->   Operation 7952 'add' 'add_ln712_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7953 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1897 = add i14 %add_ln712_1896, i14 %sext_ln712_565"   --->   Operation 7953 'add' 'add_ln712_1897' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7954 [1/1] (0.00ns)   --->   "%sext_ln712_569 = sext i13 %add_ln712_1899"   --->   Operation 7954 'sext' 'sext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7955 [1/1] (0.00ns)   --->   "%sext_ln712_570 = sext i13 %add_ln712_1901"   --->   Operation 7955 'sext' 'sext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7956 [1/1] (1.53ns)   --->   "%add_ln712_1902 = add i14 %sext_ln712_570, i14 %sext_ln712_569"   --->   Operation 7956 'add' 'add_ln712_1902' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7957 [1/1] (0.00ns)   --->   "%zext_ln712_497 = zext i15 %add_ln712_1905"   --->   Operation 7957 'zext' 'zext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7958 [1/1] (0.00ns)   --->   "%zext_ln712_498 = zext i15 %add_ln712_1907"   --->   Operation 7958 'zext' 'zext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7959 [1/1] (1.53ns)   --->   "%add_ln712_1908 = add i16 %zext_ln712_498, i16 %zext_ln712_497"   --->   Operation 7959 'add' 'add_ln712_1908' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7960 [1/1] (0.00ns)   --->   "%zext_ln712_499 = zext i15 %add_ln712_1909"   --->   Operation 7960 'zext' 'zext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1910 = add i16 %zext_ln712_499, i16 %zext_ln717_763"   --->   Operation 7961 'add' 'add_ln712_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7962 [1/1] (0.00ns)   --->   "%zext_ln712_501 = zext i12 %add_ln712_1912"   --->   Operation 7962 'zext' 'zext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7963 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1913 = add i16 %zext_ln712_501, i16 %add_ln712_1910"   --->   Operation 7963 'add' 'add_ln712_1913' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7964 [1/1] (0.00ns)   --->   "%zext_ln712_503 = zext i15 %add_ln712_1918"   --->   Operation 7964 'zext' 'zext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7965 [1/1] (0.00ns)   --->   "%zext_ln712_505 = zext i15 %add_ln712_1920"   --->   Operation 7965 'zext' 'zext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1923 = add i16 %add_ln712_1922, i16 %zext_ln712_505"   --->   Operation 7966 'add' 'add_ln712_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7967 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1924 = add i16 %add_ln712_1923, i16 %zext_ln712_503"   --->   Operation 7967 'add' 'add_ln712_1924' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1929 = add i14 %sext_ln717_753, i14 %sext_ln717_788"   --->   Operation 7968 'add' 'add_ln712_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7969 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1930 = add i14 %add_ln712_1929, i14 %sext_ln42_170"   --->   Operation 7969 'add' 'add_ln712_1930' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7970 [1/1] (1.41ns)   --->   "%add_ln712_1934 = add i11 %sext_ln1171_629, i11 %sext_ln1171_655"   --->   Operation 7970 'add' 'add_ln712_1934' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7971 [1/1] (0.00ns)   --->   "%zext_ln712_507 = zext i12 %add_ln712_1940"   --->   Operation 7971 'zext' 'zext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1943 = add i16 %add_ln712_1942, i16 %zext_ln712_507"   --->   Operation 7972 'add' 'add_ln712_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7973 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1950 = add i16 %add_ln712_1949, i16 %add_ln712_1943"   --->   Operation 7973 'add' 'add_ln712_1950' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7974 [1/1] (0.00ns)   --->   "%sext_ln712_579 = sext i13 %add_ln712_1952"   --->   Operation 7974 'sext' 'sext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7975 [1/1] (0.00ns)   --->   "%sext_ln712_580 = sext i12 %add_ln712_1954"   --->   Operation 7975 'sext' 'sext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7976 [1/1] (1.53ns)   --->   "%add_ln712_1955 = add i14 %sext_ln712_580, i14 %sext_ln712_579"   --->   Operation 7976 'add' 'add_ln712_1955' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7977 [1/1] (0.00ns)   --->   "%sext_ln712_584 = sext i13 %add_ln712_1958"   --->   Operation 7977 'sext' 'sext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7978 [1/1] (1.53ns)   --->   "%add_ln712_1959 = add i14 %sext_ln712_584, i14 %sext_ln42_187"   --->   Operation 7978 'add' 'add_ln712_1959' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7979 [1/1] (1.52ns)   --->   "%add_ln712_1973 = add i15 %zext_ln717_664, i15 %zext_ln717_695"   --->   Operation 7979 'add' 'add_ln712_1973' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7980 [1/1] (0.00ns)   --->   "%zext_ln712_514 = zext i15 %add_ln712_1973"   --->   Operation 7980 'zext' 'zext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7981 [1/1] (0.00ns)   --->   "%zext_ln712_515 = zext i15 %add_ln712_1975"   --->   Operation 7981 'zext' 'zext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7982 [1/1] (1.53ns)   --->   "%add_ln712_1976 = add i16 %zext_ln712_515, i16 %zext_ln712_514"   --->   Operation 7982 'add' 'add_ln712_1976' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1978 = add i15 %add_ln712_1977, i15 %zext_ln42_388"   --->   Operation 7983 'add' 'add_ln712_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7984 [1/1] (0.00ns)   --->   "%zext_ln712_517 = zext i12 %add_ln712_1980"   --->   Operation 7984 'zext' 'zext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7985 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1981 = add i15 %zext_ln712_517, i15 %add_ln712_1978"   --->   Operation 7985 'add' 'add_ln712_1981' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7986 [1/1] (0.00ns)   --->   "%zext_ln712_520 = zext i12 %add_ln712_1984"   --->   Operation 7986 'zext' 'zext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7987 [1/1] (0.00ns)   --->   "%zext_ln712_521 = zext i12 %add_ln712_1986"   --->   Operation 7987 'zext' 'zext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7988 [1/1] (1.54ns)   --->   "%add_ln712_1987 = add i13 %zext_ln712_521, i13 %zext_ln712_520"   --->   Operation 7988 'add' 'add_ln712_1987' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7989 [1/1] (0.00ns)   --->   "%zext_ln712_522 = zext i13 %add_ln712_1987"   --->   Operation 7989 'zext' 'zext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7990 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i13 %add_ln712_1991"   --->   Operation 7990 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7991 [1/1] (1.53ns)   --->   "%add_ln712_1992 = add i15 %sext_ln712_4, i15 %zext_ln712_522"   --->   Operation 7991 'add' 'add_ln712_1992' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7992 [1/1] (1.53ns)   --->   "%add_ln712_1995 = add i14 %sext_ln717_460, i14 %sext_ln717_527"   --->   Operation 7992 'add' 'add_ln712_1995' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7993 [1/1] (1.54ns)   --->   "%add_ln712_1996 = add i13 %sext_ln1171_427, i13 %sext_ln717_603"   --->   Operation 7993 'add' 'add_ln712_1996' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7994 [1/1] (0.00ns)   --->   "%sext_ln712_597 = sext i12 %add_ln712_1998"   --->   Operation 7994 'sext' 'sext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7995 [1/1] (0.00ns)   --->   "%sext_ln712_598 = sext i13 %add_ln712_2000"   --->   Operation 7995 'sext' 'sext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7996 [1/1] (1.53ns)   --->   "%add_ln712_2001 = add i14 %sext_ln712_598, i14 %sext_ln712_597"   --->   Operation 7996 'add' 'add_ln712_2001' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7997 [1/1] (0.00ns)   --->   "%sext_ln712_603 = sext i13 %add_ln712_2005"   --->   Operation 7997 'sext' 'sext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7998 [1/1] (0.00ns)   --->   "%sext_ln712_604 = sext i13 %add_ln712_2006"   --->   Operation 7998 'sext' 'sext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7999 [1/1] (0.00ns)   --->   "%sext_ln712_606 = sext i13 %add_ln712_2008"   --->   Operation 7999 'sext' 'sext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8000 [1/1] (1.53ns)   --->   "%add_ln712_2009 = add i14 %sext_ln712_606, i14 %sext_ln712_604"   --->   Operation 8000 'add' 'add_ln712_2009' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8001 [1/1] (0.00ns)   --->   "%sext_ln712_607 = sext i14 %add_ln712_2009"   --->   Operation 8001 'sext' 'sext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8002 [1/1] (1.52ns)   --->   "%add_ln712_2010 = add i15 %sext_ln712_607, i15 %sext_ln712_603"   --->   Operation 8002 'add' 'add_ln712_2010' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8003 [1/1] (0.00ns)   --->   "%zext_ln712_529 = zext i15 %add_ln712_2019"   --->   Operation 8003 'zext' 'zext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2028 = add i16 %add_ln712_2027, i16 %add_ln712_2023"   --->   Operation 8004 'add' 'add_ln712_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8005 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2029 = add i16 %add_ln712_2028, i16 %zext_ln712_529"   --->   Operation 8005 'add' 'add_ln712_2029' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8006 [1/1] (1.54ns)   --->   "%add_ln712_2031 = add i13 %sext_ln1171_374, i13 %sext_ln717_524"   --->   Operation 8006 'add' 'add_ln712_2031' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8007 [1/1] (1.54ns)   --->   "%add_ln712_2032 = add i13 %sext_ln42_143, i13 %sext_ln1171_421"   --->   Operation 8007 'add' 'add_ln712_2032' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8008 [1/1] (0.00ns)   --->   "%sext_ln712_610 = sext i13 %add_ln712_2032"   --->   Operation 8008 'sext' 'sext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8009 [1/1] (1.53ns)   --->   "%add_ln712_2033 = add i14 %sext_ln712_610, i14 %sext_ln1171_393"   --->   Operation 8009 'add' 'add_ln712_2033' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8010 [1/1] (0.00ns)   --->   "%sext_ln712_612 = sext i12 %add_ln712_2035"   --->   Operation 8010 'sext' 'sext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8011 [1/1] (0.00ns)   --->   "%sext_ln712_613 = sext i13 %add_ln712_2037"   --->   Operation 8011 'sext' 'sext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8012 [1/1] (1.53ns)   --->   "%add_ln712_2038 = add i14 %sext_ln712_613, i14 %sext_ln712_612"   --->   Operation 8012 'add' 'add_ln712_2038' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8013 [1/1] (0.00ns)   --->   "%sext_ln712_618 = sext i14 %add_ln712_2043"   --->   Operation 8013 'sext' 'sext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8014 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i13 %add_ln712_2044"   --->   Operation 8014 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2047 = add i16 %add_ln712_2046, i16 %sext_ln712_619"   --->   Operation 8015 'add' 'add_ln712_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8016 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2048 = add i16 %add_ln712_2047, i16 %sext_ln712_618"   --->   Operation 8016 'add' 'add_ln712_2048' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8017 [1/1] (0.00ns)   --->   "%zext_ln712_534 = zext i15 %add_ln712_2050"   --->   Operation 8017 'zext' 'zext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8018 [1/1] (0.00ns)   --->   "%zext_ln712_535 = zext i15 %add_ln712_2052"   --->   Operation 8018 'zext' 'zext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8019 [1/1] (1.53ns)   --->   "%add_ln712_2053 = add i16 %zext_ln712_535, i16 %zext_ln712_534"   --->   Operation 8019 'add' 'add_ln712_2053' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8020 [1/1] (1.52ns)   --->   "%add_ln712_2054 = add i15 %zext_ln717_851, i15 %zext_ln42_444"   --->   Operation 8020 'add' 'add_ln712_2054' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8021 [1/1] (0.00ns)   --->   "%zext_ln712_536 = zext i15 %add_ln712_2054"   --->   Operation 8021 'zext' 'zext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8022 [1/1] (0.00ns)   --->   "%zext_ln712_537 = zext i15 %add_ln712_2056"   --->   Operation 8022 'zext' 'zext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8023 [1/1] (1.53ns)   --->   "%add_ln712_2057 = add i16 %zext_ln712_537, i16 %zext_ln712_536"   --->   Operation 8023 'add' 'add_ln712_2057' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8024 [1/1] (0.00ns)   --->   "%zext_ln712_540 = zext i12 %add_ln712_2062"   --->   Operation 8024 'zext' 'zext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8025 [1/1] (0.00ns)   --->   "%zext_ln712_543 = zext i10 %add_ln712_2066"   --->   Operation 8025 'zext' 'zext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2067 = add i16 %zext_ln712_543, i16 %add_ln712_2064"   --->   Operation 8026 'add' 'add_ln712_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8027 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2068 = add i16 %add_ln712_2067, i16 %zext_ln712_540"   --->   Operation 8027 'add' 'add_ln712_2068' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8028 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i12 %add_ln712_2071"   --->   Operation 8028 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8029 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i12 %add_ln712_2073"   --->   Operation 8029 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8030 [1/1] (1.54ns)   --->   "%add_ln712_2074 = add i13 %sext_ln712_621, i13 %sext_ln712_620"   --->   Operation 8030 'add' 'add_ln712_2074' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8031 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i13 %add_ln712_2074"   --->   Operation 8031 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8032 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i13 %add_ln712_2076"   --->   Operation 8032 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8033 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i13 %add_ln712_2078"   --->   Operation 8033 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8034 [1/1] (1.53ns)   --->   "%add_ln712_2079 = add i14 %sext_ln712_624, i14 %sext_ln712_623"   --->   Operation 8034 'add' 'add_ln712_2079' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8035 [1/1] (0.00ns)   --->   "%sext_ln712_625 = sext i14 %add_ln712_2079"   --->   Operation 8035 'sext' 'sext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8036 [1/1] (1.52ns)   --->   "%add_ln712_2080 = add i15 %sext_ln712_625, i15 %sext_ln712_622"   --->   Operation 8036 'add' 'add_ln712_2080' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8037 [1/1] (0.00ns)   --->   "%sext_ln712_628 = sext i14 %add_ln712_2082"   --->   Operation 8037 'sext' 'sext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8038 [1/1] (0.00ns)   --->   "%sext_ln712_629 = sext i13 %add_ln712_2084"   --->   Operation 8038 'sext' 'sext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8039 [1/1] (1.52ns)   --->   "%add_ln712_2085 = add i15 %sext_ln712_629, i15 %sext_ln712_628"   --->   Operation 8039 'add' 'add_ln712_2085' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8040 [1/1] (1.52ns)   --->   "%add_ln712_2088 = add i15 %zext_ln717_583, i15 %zext_ln42_265"   --->   Operation 8040 'add' 'add_ln712_2088' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8041 [1/1] (0.00ns)   --->   "%zext_ln712_544 = zext i15 %add_ln712_2088"   --->   Operation 8041 'zext' 'zext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8042 [1/1] (1.53ns)   --->   "%add_ln712_2089 = add i16 %zext_ln712_544, i16 %sext_ln717_983"   --->   Operation 8042 'add' 'add_ln712_2089' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8043 [1/1] (0.00ns)   --->   "%zext_ln712_552 = zext i11 %add_ln712_2106"   --->   Operation 8043 'zext' 'zext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2107 = add i16 %zext_ln712_552, i16 %add_ln712_2104"   --->   Operation 8044 'add' 'add_ln712_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8045 [1/1] (0.00ns)   --->   "%zext_ln712_556 = zext i13 %add_ln712_2112"   --->   Operation 8045 'zext' 'zext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8046 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2113 = add i16 %zext_ln712_556, i16 %add_ln712_2107"   --->   Operation 8046 'add' 'add_ln712_2113' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8047 [1/1] (0.00ns)   --->   "%sext_ln712_633 = sext i12 %add_ln712_2117"   --->   Operation 8047 'sext' 'sext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8048 [1/1] (0.00ns)   --->   "%sext_ln712_634 = sext i11 %add_ln712_2119"   --->   Operation 8048 'sext' 'sext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2120 = add i14 %sext_ln712_634, i14 %add_ln712_2118"   --->   Operation 8049 'add' 'add_ln712_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8050 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2121 = add i14 %add_ln712_2120, i14 %sext_ln712_633"   --->   Operation 8050 'add' 'add_ln712_2121' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8051 [1/1] (0.00ns)   --->   "%sext_ln712_636 = sext i13 %add_ln712_2122"   --->   Operation 8051 'sext' 'sext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8052 [1/1] (0.00ns)   --->   "%sext_ln712_637 = sext i13 %add_ln712_2123"   --->   Operation 8052 'sext' 'sext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8053 [1/1] (1.53ns)   --->   "%add_ln712_2124 = add i14 %sext_ln712_637, i14 %sext_ln712_636"   --->   Operation 8053 'add' 'add_ln712_2124' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8054 [1/1] (0.00ns)   --->   "%sext_ln712_638 = sext i14 %add_ln712_2124"   --->   Operation 8054 'sext' 'sext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8055 [1/1] (0.00ns)   --->   "%sext_ln712_640 = sext i14 %add_ln712_2127"   --->   Operation 8055 'sext' 'sext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8056 [1/1] (1.52ns)   --->   "%add_ln712_2128 = add i15 %sext_ln712_640, i15 %sext_ln712_638"   --->   Operation 8056 'add' 'add_ln712_2128' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2135 = add i16 %add_ln712_2134, i16 %add_ln712_2131"   --->   Operation 8057 'add' 'add_ln712_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8058 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2143 = add i16 %add_ln712_2142, i16 %add_ln712_2135"   --->   Operation 8058 'add' 'add_ln712_2143' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8059 [1/1] (0.00ns)   --->   "%sext_ln712_642 = sext i13 %add_ln712_2145"   --->   Operation 8059 'sext' 'sext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8060 [1/1] (0.00ns)   --->   "%sext_ln712_643 = sext i13 %add_ln712_2146"   --->   Operation 8060 'sext' 'sext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2147 = add i14 %sext_ln712_643, i14 %sext_ln1171_435"   --->   Operation 8061 'add' 'add_ln712_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8062 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2148 = add i14 %add_ln712_2147, i14 %sext_ln712_642"   --->   Operation 8062 'add' 'add_ln712_2148' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8063 [1/1] (0.00ns)   --->   "%sext_ln712_646 = sext i13 %add_ln712_2150"   --->   Operation 8063 'sext' 'sext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8064 [1/1] (0.00ns)   --->   "%sext_ln712_647 = sext i13 %add_ln712_2151"   --->   Operation 8064 'sext' 'sext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2152 = add i14 %sext_ln712_647, i14 %sext_ln717_781"   --->   Operation 8065 'add' 'add_ln712_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8066 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2153 = add i14 %add_ln712_2152, i14 %sext_ln712_646"   --->   Operation 8066 'add' 'add_ln712_2153' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8067 [1/1] (0.00ns)   --->   "%sext_ln712_650 = sext i13 %add_ln712_2156"   --->   Operation 8067 'sext' 'sext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8068 [1/1] (0.00ns)   --->   "%sext_ln712_651 = sext i13 %add_ln712_2157"   --->   Operation 8068 'sext' 'sext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2158 = add i14 %sext_ln712_651, i14 %sext_ln717_951"   --->   Operation 8069 'add' 'add_ln712_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8070 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2159 = add i14 %add_ln712_2158, i14 %sext_ln712_650"   --->   Operation 8070 'add' 'add_ln712_2159' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8071 [1/1] (0.00ns)   --->   "%zext_ln712_565 = zext i15 %add_ln712_2167"   --->   Operation 8071 'zext' 'zext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8072 [1/1] (0.00ns)   --->   "%zext_ln712_567 = zext i15 %add_ln712_2169"   --->   Operation 8072 'zext' 'zext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8073 [1/1] (1.53ns)   --->   "%add_ln712_2170 = add i16 %zext_ln712_567, i16 %zext_ln712_565"   --->   Operation 8073 'add' 'add_ln712_2170' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8074 [1/1] (0.00ns)   --->   "%zext_ln712_568 = zext i15 %add_ln712_2172"   --->   Operation 8074 'zext' 'zext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8075 [1/1] (0.00ns)   --->   "%zext_ln712_570 = zext i15 %add_ln712_2174"   --->   Operation 8075 'zext' 'zext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8076 [1/1] (1.53ns)   --->   "%add_ln712_2175 = add i16 %zext_ln712_570, i16 %zext_ln712_568"   --->   Operation 8076 'add' 'add_ln712_2175' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8077 [1/1] (0.00ns)   --->   "%zext_ln712_573 = zext i13 %add_ln712_2180"   --->   Operation 8077 'zext' 'zext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2181 = add i16 %zext_ln712_573, i16 %add_ln712_2178"   --->   Operation 8078 'add' 'add_ln712_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8079 [1/1] (0.00ns)   --->   "%zext_ln712_576 = zext i15 %add_ln712_2186"   --->   Operation 8079 'zext' 'zext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8080 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2187 = add i16 %zext_ln712_576, i16 %add_ln712_2181"   --->   Operation 8080 'add' 'add_ln712_2187' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8081 [1/1] (0.00ns)   --->   "%sext_ln712_655 = sext i12 %add_ln712_2190"   --->   Operation 8081 'sext' 'sext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8082 [1/1] (0.00ns)   --->   "%sext_ln712_656 = sext i13 %add_ln712_2192"   --->   Operation 8082 'sext' 'sext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8083 [1/1] (1.53ns)   --->   "%add_ln712_2193 = add i14 %sext_ln712_656, i14 %sext_ln712_655"   --->   Operation 8083 'add' 'add_ln712_2193' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8084 [1/1] (0.00ns)   --->   "%sext_ln712_657 = sext i14 %add_ln712_2193"   --->   Operation 8084 'sext' 'sext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8085 [1/1] (0.00ns)   --->   "%sext_ln712_661 = sext i14 %add_ln712_2197"   --->   Operation 8085 'sext' 'sext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8086 [1/1] (1.52ns)   --->   "%add_ln712_2198 = add i15 %sext_ln712_661, i15 %sext_ln712_657"   --->   Operation 8086 'add' 'add_ln712_2198' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8087 [1/1] (0.00ns)   --->   "%sext_ln712_667 = sext i12 %add_ln712_2204"   --->   Operation 8087 'sext' 'sext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8088 [1/1] (0.00ns)   --->   "%zext_ln712_577 = zext i12 %add_ln712_2206"   --->   Operation 8088 'zext' 'zext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8089 [1/1] (1.54ns)   --->   "%add_ln712_2207 = add i14 %zext_ln712_577, i14 %sext_ln712_667"   --->   Operation 8089 'add' 'add_ln712_2207' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8090 [1/1] (0.00ns)   --->   "%zext_ln712_582 = zext i15 %add_ln712_2219"   --->   Operation 8090 'zext' 'zext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2222 = add i16 %add_ln712_2221, i16 %zext_ln712_582"   --->   Operation 8091 'add' 'add_ln712_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8092 [1/1] (0.00ns)   --->   "%zext_ln712_587 = zext i12 %add_ln712_2227"   --->   Operation 8092 'zext' 'zext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8093 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2228 = add i16 %zext_ln712_587, i16 %add_ln712_2222"   --->   Operation 8093 'add' 'add_ln712_2228' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8094 [1/1] (0.00ns)   --->   "%sext_ln712_670 = sext i11 %add_ln712_2231"   --->   Operation 8094 'sext' 'sext_ln712_670' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8095 [1/1] (0.00ns)   --->   "%sext_ln712_671 = sext i13 %add_ln712_2233"   --->   Operation 8095 'sext' 'sext_ln712_671' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8096 [1/1] (1.53ns)   --->   "%add_ln712_2234 = add i14 %sext_ln712_671, i14 %sext_ln712_670"   --->   Operation 8096 'add' 'add_ln712_2234' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8097 [1/1] (1.53ns)   --->   "%add_ln712_2235 = add i14 %sext_ln1171_477, i14 %sext_ln717_717"   --->   Operation 8097 'add' 'add_ln712_2235' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8098 [1/1] (0.00ns)   --->   "%sext_ln712_679 = sext i14 %add_ln712_2243"   --->   Operation 8098 'sext' 'sext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2248 = add i16 %add_ln712_2247, i16 %add_ln712_2245"   --->   Operation 8099 'add' 'add_ln712_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8100 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2249 = add i16 %add_ln712_2248, i16 %sext_ln712_679"   --->   Operation 8100 'add' 'add_ln712_2249' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8101 [1/1] (0.00ns)   --->   "%zext_ln712_589 = zext i12 %add_ln712_2251"   --->   Operation 8101 'zext' 'zext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2253 = add i15 %add_ln712_2252, i15 %zext_ln42_378"   --->   Operation 8102 'add' 'add_ln712_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8103 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2254 = add i15 %add_ln712_2253, i15 %zext_ln712_589"   --->   Operation 8103 'add' 'add_ln712_2254' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8104 [1/1] (0.00ns)   --->   "%zext_ln712_591 = zext i11 %add_ln712_2255"   --->   Operation 8104 'zext' 'zext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8105 [1/1] (0.00ns)   --->   "%zext_ln712_592 = zext i15 %add_ln712_2256"   --->   Operation 8105 'zext' 'zext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2257 = add i16 %zext_ln712_592, i16 %zext_ln717_884"   --->   Operation 8106 'add' 'add_ln712_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8107 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2258 = add i16 %add_ln712_2257, i16 %zext_ln712_591"   --->   Operation 8107 'add' 'add_ln712_2258' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8108 [1/1] (0.00ns)   --->   "%zext_ln712_593 = zext i15 %add_ln712_2260"   --->   Operation 8108 'zext' 'zext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8109 [1/1] (0.00ns)   --->   "%zext_ln712_594 = zext i12 %add_ln712_2262"   --->   Operation 8109 'zext' 'zext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2263 = add i16 %zext_ln712_594, i16 %zext_ln712_593"   --->   Operation 8110 'add' 'add_ln712_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8111 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2269 = add i16 %add_ln712_2268, i16 %add_ln712_2263"   --->   Operation 8111 'add' 'add_ln712_2269' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2272 = add i13 %sext_ln712_421, i13 %sext_ln1171_380"   --->   Operation 8112 'add' 'add_ln712_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8113 [1/1] (0.00ns)   --->   "%sext_ln712_680 = sext i10 %add_ln712_2274"   --->   Operation 8113 'sext' 'sext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8114 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2275 = add i13 %sext_ln712_680, i13 %add_ln712_2272"   --->   Operation 8114 'add' 'add_ln712_2275' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8115 [1/1] (0.00ns)   --->   "%sext_ln712_682 = sext i13 %add_ln712_2277"   --->   Operation 8115 'sext' 'sext_ln712_682' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8116 [1/1] (0.00ns)   --->   "%sext_ln712_684 = sext i13 %add_ln712_2279"   --->   Operation 8116 'sext' 'sext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8117 [1/1] (1.53ns)   --->   "%add_ln712_2280 = add i14 %sext_ln712_684, i14 %sext_ln712_682"   --->   Operation 8117 'add' 'add_ln712_2280' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8118 [1/1] (0.00ns)   --->   "%sext_ln712_687 = sext i12 %add_ln712_2282"   --->   Operation 8118 'sext' 'sext_ln712_687' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8119 [1/1] (0.00ns)   --->   "%zext_ln712_598 = zext i15 %add_ln712_2284"   --->   Operation 8119 'zext' 'zext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2285 = add i16 %zext_ln712_598, i16 %sext_ln712_687"   --->   Operation 8120 'add' 'add_ln712_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8121 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2291 = add i16 %add_ln712_2290, i16 %add_ln712_2285"   --->   Operation 8121 'add' 'add_ln712_2291' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8122 [1/1] (0.00ns)   --->   "%zext_ln712_602 = zext i15 %add_ln712_2293"   --->   Operation 8122 'zext' 'zext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8123 [1/1] (0.00ns)   --->   "%zext_ln712_603 = zext i12 %add_ln712_2295"   --->   Operation 8123 'zext' 'zext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8124 [1/1] (1.53ns)   --->   "%add_ln712_2296 = add i16 %zext_ln712_603, i16 %zext_ln712_602"   --->   Operation 8124 'add' 'add_ln712_2296' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8125 [1/1] (0.00ns)   --->   "%zext_ln712_604 = zext i15 %add_ln712_2297"   --->   Operation 8125 'zext' 'zext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2298 = add i16 %zext_ln712_604, i16 %zext_ln717_833"   --->   Operation 8126 'add' 'add_ln712_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8127 [1/1] (0.00ns)   --->   "%zext_ln712_606 = zext i13 %add_ln712_2300"   --->   Operation 8127 'zext' 'zext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8128 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2301 = add i16 %zext_ln712_606, i16 %add_ln712_2298"   --->   Operation 8128 'add' 'add_ln712_2301' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8129 [1/1] (0.00ns)   --->   "%zext_ln712_610 = zext i15 %add_ln712_2307"   --->   Operation 8129 'zext' 'zext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8130 [1/1] (0.00ns)   --->   "%zext_ln712_613 = zext i15 %add_ln712_2312"   --->   Operation 8130 'zext' 'zext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8131 [1/1] (1.53ns)   --->   "%add_ln712_2313 = add i16 %zext_ln712_613, i16 %zext_ln712_610"   --->   Operation 8131 'add' 'add_ln712_2313' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8132 [1/1] (0.00ns)   --->   "%sext_ln712_688 = sext i13 %add_ln712_2316"   --->   Operation 8132 'sext' 'sext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8133 [1/1] (0.00ns)   --->   "%sext_ln712_690 = sext i13 %add_ln712_2318"   --->   Operation 8133 'sext' 'sext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8134 [1/1] (1.53ns)   --->   "%add_ln712_2319 = add i14 %sext_ln712_690, i14 %sext_ln712_688"   --->   Operation 8134 'add' 'add_ln712_2319' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2320 = add i13 %sext_ln1171_480, i13 %sext_ln717_718"   --->   Operation 8135 'add' 'add_ln712_2320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8136 [1/1] (0.00ns)   --->   "%sext_ln712_693 = sext i12 %add_ln712_2322"   --->   Operation 8136 'sext' 'sext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8137 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2323 = add i13 %sext_ln712_693, i13 %add_ln712_2320"   --->   Operation 8137 'add' 'add_ln712_2323' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8138 [1/1] (0.00ns)   --->   "%zext_ln712_614 = zext i12 %add_ln712_2330"   --->   Operation 8138 'zext' 'zext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8139 [1/1] (0.00ns)   --->   "%zext_ln712_615 = zext i11 %add_ln712_2331"   --->   Operation 8139 'zext' 'zext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2332 = add i15 %zext_ln712_615, i15 %zext_ln717_664"   --->   Operation 8140 'add' 'add_ln712_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8141 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2333 = add i15 %add_ln712_2332, i15 %zext_ln712_614"   --->   Operation 8141 'add' 'add_ln712_2333' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8142 [1/1] (0.00ns)   --->   "%zext_ln712_617 = zext i10 %add_ln712_2336"   --->   Operation 8142 'zext' 'zext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8143 [1/1] (0.00ns)   --->   "%zext_ln712_618 = zext i12 %add_ln712_2338"   --->   Operation 8143 'zext' 'zext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8144 [1/1] (1.54ns)   --->   "%add_ln712_2339 = add i13 %zext_ln712_618, i13 %zext_ln712_617"   --->   Operation 8144 'add' 'add_ln712_2339' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8145 [1/1] (0.00ns)   --->   "%zext_ln712_620 = zext i12 %add_ln712_2340"   --->   Operation 8145 'zext' 'zext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8146 [1/1] (1.52ns)   --->   "%add_ln712_2341 = add i15 %zext_ln712_620, i15 %zext_ln717_861"   --->   Operation 8146 'add' 'add_ln712_2341' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8147 [1/1] (0.00ns)   --->   "%zext_ln712_621 = zext i15 %add_ln712_2341"   --->   Operation 8147 'zext' 'zext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8148 [1/1] (0.00ns)   --->   "%zext_ln712_622 = zext i15 %add_ln712_2343"   --->   Operation 8148 'zext' 'zext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8149 [1/1] (1.53ns)   --->   "%add_ln712_2344 = add i16 %zext_ln712_622, i16 %zext_ln712_621"   --->   Operation 8149 'add' 'add_ln712_2344' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8150 [1/1] (0.00ns)   --->   "%zext_ln712_624 = zext i15 %add_ln712_2349"   --->   Operation 8150 'zext' 'zext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8151 [1/1] (0.00ns)   --->   "%zext_ln712_626 = zext i12 %add_ln712_2351"   --->   Operation 8151 'zext' 'zext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2354 = add i16 %add_ln712_2353, i16 %zext_ln712_626"   --->   Operation 8152 'add' 'add_ln712_2354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8153 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2355 = add i16 %add_ln712_2354, i16 %zext_ln712_624"   --->   Operation 8153 'add' 'add_ln712_2355' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8154 [1/1] (0.00ns)   --->   "%sext_ln712_699 = sext i14 %add_ln712_2358"   --->   Operation 8154 'sext' 'sext_ln712_699' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8155 [1/1] (0.00ns)   --->   "%sext_ln712_701 = sext i14 %add_ln712_2360"   --->   Operation 8155 'sext' 'sext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2361 = add i15 %sext_ln712_701, i15 %sext_ln712_699"   --->   Operation 8156 'add' 'add_ln712_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8157 [1/1] (0.00ns)   --->   "%sext_ln712_705 = sext i13 %add_ln712_2365"   --->   Operation 8157 'sext' 'sext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8158 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2366 = add i15 %sext_ln712_705, i15 %add_ln712_2361"   --->   Operation 8158 'add' 'add_ln712_2366' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8159 [1/1] (1.54ns)   --->   "%add_ln712_2367 = add i13 %sext_ln717_728, i13 %sext_ln1171_504"   --->   Operation 8159 'add' 'add_ln712_2367' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8160 [1/1] (0.00ns)   --->   "%sext_ln712_707 = sext i13 %add_ln712_2367"   --->   Operation 8160 'sext' 'sext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8161 [1/1] (0.00ns)   --->   "%sext_ln712_709 = sext i13 %add_ln712_2369"   --->   Operation 8161 'sext' 'sext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8162 [1/1] (1.53ns)   --->   "%add_ln712_2370 = add i14 %sext_ln712_709, i14 %sext_ln712_707"   --->   Operation 8162 'add' 'add_ln712_2370' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2378 = add i16 %sext_ln717_1104, i16 %zext_ln717_634"   --->   Operation 8163 'add' 'add_ln712_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8164 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2381 = add i16 %add_ln712_2380, i16 %add_ln712_2378"   --->   Operation 8164 'add' 'add_ln712_2381' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8165 [1/1] (0.00ns)   --->   "%zext_ln712_628 = zext i15 %add_ln712_2382"   --->   Operation 8165 'zext' 'zext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8166 [1/1] (0.00ns)   --->   "%zext_ln712_629 = zext i15 %add_ln712_2383"   --->   Operation 8166 'zext' 'zext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2384 = add i16 %zext_ln712_629, i16 %zext_ln717_833"   --->   Operation 8167 'add' 'add_ln712_2384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8168 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2385 = add i16 %add_ln712_2384, i16 %zext_ln712_628"   --->   Operation 8168 'add' 'add_ln712_2385' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8169 [1/1] (0.00ns)   --->   "%zext_ln712_632 = zext i15 %add_ln712_2390"   --->   Operation 8169 'zext' 'zext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8170 [1/1] (0.00ns)   --->   "%zext_ln712_633 = zext i15 %add_ln712_2392"   --->   Operation 8170 'zext' 'zext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8171 [1/1] (0.00ns)   --->   "%zext_ln712_635 = zext i15 %add_ln712_2394"   --->   Operation 8171 'zext' 'zext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2395 = add i16 %zext_ln712_635, i16 %zext_ln712_633"   --->   Operation 8172 'add' 'add_ln712_2395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8173 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2396 = add i16 %add_ln712_2395, i16 %zext_ln712_632"   --->   Operation 8173 'add' 'add_ln712_2396' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8174 [1/1] (1.54ns)   --->   "%add_ln712_2399 = add i13 %sext_ln42_93, i13 %sext_ln717_561"   --->   Operation 8174 'add' 'add_ln712_2399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8175 [1/1] (0.00ns)   --->   "%sext_ln712_715 = sext i13 %add_ln712_2399"   --->   Operation 8175 'sext' 'sext_ln712_715' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8176 [1/1] (1.54ns)   --->   "%add_ln712_2400 = add i13 %sext_ln717_653, i13 %sext_ln1171_481"   --->   Operation 8176 'add' 'add_ln712_2400' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8177 [1/1] (0.00ns)   --->   "%sext_ln712_716 = sext i13 %add_ln712_2400"   --->   Operation 8177 'sext' 'sext_ln712_716' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8178 [1/1] (1.53ns)   --->   "%add_ln712_2401 = add i14 %sext_ln712_716, i14 %sext_ln712_715"   --->   Operation 8178 'add' 'add_ln712_2401' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8179 [1/1] (0.00ns)   --->   "%sext_ln712_718 = sext i13 %add_ln712_2402"   --->   Operation 8179 'sext' 'sext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8180 [1/1] (0.00ns)   --->   "%zext_ln712_636 = zext i12 %add_ln712_2403"   --->   Operation 8180 'zext' 'zext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8181 [1/1] (1.54ns)   --->   "%add_ln712_2404 = add i13 %zext_ln712_636, i13 %sext_ln717_842"   --->   Operation 8181 'add' 'add_ln712_2404' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8182 [1/1] (0.00ns)   --->   "%sext_ln712_719 = sext i13 %add_ln712_2404"   --->   Operation 8182 'sext' 'sext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8183 [1/1] (1.53ns)   --->   "%add_ln712_2405 = add i14 %sext_ln712_719, i14 %sext_ln712_718"   --->   Operation 8183 'add' 'add_ln712_2405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8184 [1/1] (0.00ns)   --->   "%zext_ln712_639 = zext i15 %add_ln712_2410"   --->   Operation 8184 'zext' 'zext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8185 [1/1] (0.00ns)   --->   "%zext_ln712_641 = zext i15 %add_ln712_2414"   --->   Operation 8185 'zext' 'zext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8186 [1/1] (1.53ns)   --->   "%add_ln712_2415 = add i16 %zext_ln712_641, i16 %zext_ln712_639"   --->   Operation 8186 'add' 'add_ln712_2415' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8187 [1/1] (0.00ns)   --->   "%zext_ln712_642 = zext i15 %add_ln712_2417"   --->   Operation 8187 'zext' 'zext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8188 [1/1] (0.00ns)   --->   "%zext_ln712_643 = zext i15 %add_ln712_2418"   --->   Operation 8188 'zext' 'zext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8189 [1/1] (1.53ns)   --->   "%add_ln712_2419 = add i16 %zext_ln712_643, i16 %zext_ln712_642"   --->   Operation 8189 'add' 'add_ln712_2419' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8190 [1/1] (0.00ns)   --->   "%zext_ln712_644 = zext i10 %add_ln712_2420"   --->   Operation 8190 'zext' 'zext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8191 [1/1] (0.00ns)   --->   "%zext_ln712_645 = zext i11 %add_ln712_2421"   --->   Operation 8191 'zext' 'zext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2422 = add i12 %zext_ln712_645, i12 %zext_ln717_1076"   --->   Operation 8192 'add' 'add_ln712_2422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8193 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2423 = add i12 %add_ln712_2422, i12 %zext_ln712_644"   --->   Operation 8193 'add' 'add_ln712_2423' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8194 [1/1] (0.00ns)   --->   "%zext_ln712_647 = zext i15 %add_ln712_2425"   --->   Operation 8194 'zext' 'zext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8195 [1/1] (0.00ns)   --->   "%zext_ln712_648 = zext i15 %add_ln712_2427"   --->   Operation 8195 'zext' 'zext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2428 = add i16 %zext_ln712_648, i16 %zext_ln712_647"   --->   Operation 8196 'add' 'add_ln712_2428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8197 [1/1] (0.00ns)   --->   "%zext_ln712_652 = zext i11 %add_ln712_2432"   --->   Operation 8197 'zext' 'zext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8198 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2433 = add i16 %zext_ln712_652, i16 %add_ln712_2428"   --->   Operation 8198 'add' 'add_ln712_2433' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8199 [1/1] (0.00ns)   --->   "%sext_ln712_722 = sext i13 %add_ln712_2437"   --->   Operation 8199 'sext' 'sext_ln712_722' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8200 [1/1] (0.00ns)   --->   "%sext_ln712_724 = sext i13 %add_ln712_2439"   --->   Operation 8200 'sext' 'sext_ln712_724' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8201 [1/1] (1.53ns)   --->   "%add_ln712_2440 = add i14 %sext_ln712_724, i14 %sext_ln712_722"   --->   Operation 8201 'add' 'add_ln712_2440' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8202 [1/1] (0.00ns)   --->   "%sext_ln712_725 = sext i14 %add_ln712_2440"   --->   Operation 8202 'sext' 'sext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8203 [1/1] (0.00ns)   --->   "%sext_ln712_727 = sext i13 %add_ln712_2442"   --->   Operation 8203 'sext' 'sext_ln712_727' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8204 [1/1] (0.00ns)   --->   "%sext_ln712_728 = sext i13 %add_ln712_2444"   --->   Operation 8204 'sext' 'sext_ln712_728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8205 [1/1] (1.53ns)   --->   "%add_ln712_2445 = add i14 %sext_ln712_728, i14 %sext_ln712_727"   --->   Operation 8205 'add' 'add_ln712_2445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8206 [1/1] (0.00ns)   --->   "%sext_ln712_729 = sext i14 %add_ln712_2445"   --->   Operation 8206 'sext' 'sext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8207 [1/1] (1.52ns)   --->   "%add_ln712_2446 = add i15 %sext_ln712_729, i15 %sext_ln712_725"   --->   Operation 8207 'add' 'add_ln712_2446' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8208 [1/1] (0.00ns)   --->   "%sext_ln712_731 = sext i14 %add_ln712_2448"   --->   Operation 8208 'sext' 'sext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8209 [1/1] (0.00ns)   --->   "%sext_ln712_732 = sext i13 %add_ln712_2450"   --->   Operation 8209 'sext' 'sext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8210 [1/1] (1.52ns)   --->   "%add_ln712_2451 = add i15 %sext_ln712_732, i15 %sext_ln712_731"   --->   Operation 8210 'add' 'add_ln712_2451' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8211 [1/1] (0.00ns)   --->   "%zext_ln712_655 = zext i12 %add_ln712_2460"   --->   Operation 8211 'zext' 'zext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2462 = add i15 %add_ln712_2461, i15 %zext_ln42_385"   --->   Operation 8212 'add' 'add_ln712_2462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8213 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2463 = add i15 %add_ln712_2462, i15 %zext_ln712_655"   --->   Operation 8213 'add' 'add_ln712_2463' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8214 [1/1] (0.00ns)   --->   "%zext_ln712_661 = zext i15 %add_ln712_2473"   --->   Operation 8214 'zext' 'zext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2474 = add i16 %zext_ln712_661, i16 %add_ln712_2471"   --->   Operation 8215 'add' 'add_ln712_2474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8216 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2481 = add i16 %add_ln712_2480, i16 %add_ln712_2474"   --->   Operation 8216 'add' 'add_ln712_2481' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8217 [1/1] (1.54ns)   --->   "%add_ln712_2484 = add i13 %sext_ln717_462, i13 %sext_ln1171_369"   --->   Operation 8217 'add' 'add_ln712_2484' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8218 [1/1] (0.00ns)   --->   "%sext_ln712_735 = sext i13 %add_ln712_2484"   --->   Operation 8218 'sext' 'sext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8219 [1/1] (0.00ns)   --->   "%sext_ln712_737 = sext i13 %add_ln712_2486"   --->   Operation 8219 'sext' 'sext_ln712_737' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8220 [1/1] (1.53ns)   --->   "%add_ln712_2487 = add i14 %sext_ln712_737, i14 %sext_ln712_735"   --->   Operation 8220 'add' 'add_ln712_2487' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8221 [1/1] (0.00ns)   --->   "%sext_ln712_739 = sext i13 %add_ln712_2488"   --->   Operation 8221 'sext' 'sext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8222 [1/1] (0.00ns)   --->   "%sext_ln712_740 = sext i11 %add_ln712_2489"   --->   Operation 8222 'sext' 'sext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8223 [1/1] (1.54ns)   --->   "%add_ln712_2490 = add i13 %sext_ln712_740, i13 %sext_ln42_186"   --->   Operation 8223 'add' 'add_ln712_2490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8224 [1/1] (0.00ns)   --->   "%sext_ln712_741 = sext i13 %add_ln712_2490"   --->   Operation 8224 'sext' 'sext_ln712_741' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8225 [1/1] (1.53ns)   --->   "%add_ln712_2491 = add i14 %sext_ln712_741, i14 %sext_ln712_739"   --->   Operation 8225 'add' 'add_ln712_2491' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8226 [1/1] (0.00ns)   --->   "%sext_ln712_744 = sext i13 %add_ln712_2493"   --->   Operation 8226 'sext' 'sext_ln712_744' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8227 [1/1] (0.00ns)   --->   "%sext_ln712_745 = sext i12 %add_ln712_2495"   --->   Operation 8227 'sext' 'sext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8228 [1/1] (1.53ns)   --->   "%add_ln712_2496 = add i14 %sext_ln712_745, i14 %sext_ln712_744"   --->   Operation 8228 'add' 'add_ln712_2496' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2497 = add i14 %sext_ln717_1031, i14 %zext_ln1171_501"   --->   Operation 8229 'add' 'add_ln712_2497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8230 [1/1] (0.00ns)   --->   "%zext_ln712_666 = zext i10 %add_ln712_2499"   --->   Operation 8230 'zext' 'zext_ln712_666' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8231 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2500 = add i14 %zext_ln712_666, i14 %add_ln712_2497"   --->   Operation 8231 'add' 'add_ln712_2500' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8232 [1/1] (0.00ns)   --->   "%zext_ln712_667 = zext i15 %add_ln712_2503"   --->   Operation 8232 'zext' 'zext_ln712_667' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8233 [1/1] (0.00ns)   --->   "%zext_ln712_668 = zext i15 %add_ln712_2504"   --->   Operation 8233 'zext' 'zext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2505 = add i16 %zext_ln712_668, i16 %zext_ln717_821"   --->   Operation 8234 'add' 'add_ln712_2505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8235 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2506 = add i16 %add_ln712_2505, i16 %zext_ln712_667"   --->   Operation 8235 'add' 'add_ln712_2506' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8236 [1/1] (0.00ns)   --->   "%zext_ln712_673 = zext i15 %add_ln712_2512"   --->   Operation 8236 'zext' 'zext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8237 [1/1] (0.00ns)   --->   "%zext_ln712_675 = zext i15 %add_ln712_2514"   --->   Operation 8237 'zext' 'zext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2515 = add i16 %zext_ln712_675, i16 %zext_ln712_673"   --->   Operation 8238 'add' 'add_ln712_2515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8239 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2520 = add i16 %add_ln712_2519, i16 %add_ln712_2515"   --->   Operation 8239 'add' 'add_ln712_2520' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8240 [1/1] (0.00ns)   --->   "%sext_ln712_749 = sext i11 %add_ln712_2523"   --->   Operation 8240 'sext' 'sext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2525 = add i14 %add_ln712_2524, i14 %sext_ln717_522"   --->   Operation 8241 'add' 'add_ln712_2525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8242 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2526 = add i14 %add_ln712_2525, i14 %sext_ln712_749"   --->   Operation 8242 'add' 'add_ln712_2526' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8243 [1/1] (1.48ns)   --->   "%add_ln712_2527 = add i12 %sext_ln717_694, i12 %sext_ln1171_492"   --->   Operation 8243 'add' 'add_ln712_2527' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8244 [1/1] (0.00ns)   --->   "%sext_ln712_751 = sext i12 %add_ln712_2527"   --->   Operation 8244 'sext' 'sext_ln712_751' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8245 [1/1] (0.00ns)   --->   "%sext_ln712_752 = sext i12 %add_ln712_2529"   --->   Operation 8245 'sext' 'sext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8246 [1/1] (1.54ns)   --->   "%add_ln712_2530 = add i13 %sext_ln712_752, i13 %sext_ln712_751"   --->   Operation 8246 'add' 'add_ln712_2530' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8247 [1/1] (0.00ns)   --->   "%zext_ln712_680 = zext i15 %add_ln712_2547"   --->   Operation 8247 'zext' 'zext_ln712_680' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8248 [1/1] (0.00ns)   --->   "%zext_ln712_681 = zext i15 %add_ln712_2548"   --->   Operation 8248 'zext' 'zext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2549 = add i16 %zext_ln712_681, i16 %zext_ln717_912"   --->   Operation 8249 'add' 'add_ln712_2549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8250 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2550 = add i16 %add_ln712_2549, i16 %zext_ln712_680"   --->   Operation 8250 'add' 'add_ln712_2550' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8251 [1/1] (0.00ns)   --->   "%zext_ln712_684 = zext i15 %add_ln712_2555"   --->   Operation 8251 'zext' 'zext_ln712_684' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8252 [1/1] (0.00ns)   --->   "%zext_ln712_688 = zext i15 %add_ln712_2560"   --->   Operation 8252 'zext' 'zext_ln712_688' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8253 [1/1] (1.53ns)   --->   "%add_ln712_2561 = add i16 %zext_ln712_688, i16 %zext_ln712_684"   --->   Operation 8253 'add' 'add_ln712_2561' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8254 [1/1] (0.00ns)   --->   "%sext_ln712_761 = sext i12 %add_ln712_2564"   --->   Operation 8254 'sext' 'sext_ln712_761' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8255 [1/1] (0.00ns)   --->   "%sext_ln712_763 = sext i13 %add_ln712_2566"   --->   Operation 8255 'sext' 'sext_ln712_763' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8256 [1/1] (1.53ns)   --->   "%add_ln712_2567 = add i14 %sext_ln712_763, i14 %sext_ln712_761"   --->   Operation 8256 'add' 'add_ln712_2567' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8257 [1/1] (0.00ns)   --->   "%sext_ln712_766 = sext i13 %add_ln712_2570"   --->   Operation 8257 'sext' 'sext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8258 [1/1] (1.53ns)   --->   "%add_ln712_2571 = add i14 %sext_ln712_766, i14 %sext_ln1171_556"   --->   Operation 8258 'add' 'add_ln712_2571' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8259 [1/1] (0.00ns)   --->   "%sext_ln712_769 = sext i9 %add_ln712_2574"   --->   Operation 8259 'sext' 'sext_ln712_769' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2576 = add i13 %add_ln712_2575, i13 %sext_ln1171_628"   --->   Operation 8260 'add' 'add_ln712_2576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8261 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2577 = add i13 %add_ln712_2576, i13 %sext_ln712_769"   --->   Operation 8261 'add' 'add_ln712_2577' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8262 [1/1] (0.00ns)   --->   "%zext_ln712_690 = zext i15 %add_ln712_2585"   --->   Operation 8262 'zext' 'zext_ln712_690' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8263 [1/1] (0.00ns)   --->   "%zext_ln712_691 = zext i15 %add_ln712_2587"   --->   Operation 8263 'zext' 'zext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8264 [1/1] (1.53ns)   --->   "%add_ln712_2588 = add i16 %zext_ln712_691, i16 %zext_ln712_690"   --->   Operation 8264 'add' 'add_ln712_2588' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8265 [1/1] (0.00ns)   --->   "%zext_ln712_693 = zext i13 %add_ln712_2590"   --->   Operation 8265 'zext' 'zext_ln712_693' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8266 [1/1] (0.00ns)   --->   "%zext_ln712_694 = zext i15 %add_ln712_2591"   --->   Operation 8266 'zext' 'zext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2592 = add i16 %zext_ln712_694, i16 %zext_ln717_856"   --->   Operation 8267 'add' 'add_ln712_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8268 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2593 = add i16 %add_ln712_2592, i16 %zext_ln712_693"   --->   Operation 8268 'add' 'add_ln712_2593' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8269 [1/1] (0.00ns)   --->   "%zext_ln712_695 = zext i15 %add_ln712_2595"   --->   Operation 8269 'zext' 'zext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8270 [1/1] (0.00ns)   --->   "%zext_ln712_696 = zext i13 %add_ln712_2597"   --->   Operation 8270 'zext' 'zext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2598 = add i16 %zext_ln712_696, i16 %zext_ln712_695"   --->   Operation 8271 'add' 'add_ln712_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8272 [1/1] (0.00ns)   --->   "%zext_ln712_700 = zext i15 %add_ln712_2603"   --->   Operation 8272 'zext' 'zext_ln712_700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8273 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2604 = add i16 %zext_ln712_700, i16 %add_ln712_2598"   --->   Operation 8273 'add' 'add_ln712_2604' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8274 [1/1] (1.54ns)   --->   "%add_ln712_2607 = add i13 %sext_ln1171_380, i13 %sext_ln1171_404"   --->   Operation 8274 'add' 'add_ln712_2607' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8275 [1/1] (0.00ns)   --->   "%sext_ln712_773 = sext i13 %add_ln712_2607"   --->   Operation 8275 'sext' 'sext_ln712_773' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8276 [1/1] (0.00ns)   --->   "%sext_ln712_775 = sext i13 %add_ln712_2609"   --->   Operation 8276 'sext' 'sext_ln712_775' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8277 [1/1] (1.53ns)   --->   "%add_ln712_2610 = add i14 %sext_ln712_775, i14 %sext_ln712_773"   --->   Operation 8277 'add' 'add_ln712_2610' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8278 [1/1] (0.00ns)   --->   "%sext_ln712_777 = sext i13 %add_ln712_2611"   --->   Operation 8278 'sext' 'sext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2612 = add i14 %sext_ln712_777, i14 %sext_ln1171_491"   --->   Operation 8279 'add' 'add_ln712_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8280 [1/1] (0.00ns)   --->   "%sext_ln712_778 = sext i12 %add_ln712_2614"   --->   Operation 8280 'sext' 'sext_ln712_778' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8281 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2615 = add i14 %sext_ln712_778, i14 %add_ln712_2612"   --->   Operation 8281 'add' 'add_ln712_2615' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8282 [1/1] (0.00ns)   --->   "%sext_ln712_781 = sext i13 %add_ln712_2618"   --->   Operation 8282 'sext' 'sext_ln712_781' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8283 [1/1] (0.00ns)   --->   "%sext_ln712_782 = sext i13 %add_ln712_2619"   --->   Operation 8283 'sext' 'sext_ln712_782' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2620 = add i14 %sext_ln712_782, i14 %sext_ln1171_659"   --->   Operation 8284 'add' 'add_ln712_2620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8285 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2621 = add i14 %add_ln712_2620, i14 %sext_ln712_781"   --->   Operation 8285 'add' 'add_ln712_2621' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8286 [1/1] (0.00ns)   --->   "%zext_ln712_701 = zext i12 %add_ln712_2623"   --->   Operation 8286 'zext' 'zext_ln712_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8287 [1/1] (0.00ns)   --->   "%zext_ln712_703 = zext i13 %add_ln712_2625"   --->   Operation 8287 'zext' 'zext_ln712_703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8288 [1/1] (1.53ns)   --->   "%add_ln712_2626 = add i14 %zext_ln712_703, i14 %zext_ln712_701"   --->   Operation 8288 'add' 'add_ln712_2626' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8289 [1/1] (0.00ns)   --->   "%zext_ln712_705 = zext i12 %add_ln712_2629"   --->   Operation 8289 'zext' 'zext_ln712_705' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8290 [1/1] (0.00ns)   --->   "%zext_ln712_706 = zext i10 %add_ln712_2630"   --->   Operation 8290 'zext' 'zext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8291 [1/1] (1.48ns)   --->   "%add_ln712_2631 = add i11 %zext_ln712_706, i11 %mult_V_1100"   --->   Operation 8291 'add' 'add_ln712_2631' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8292 [1/1] (0.00ns)   --->   "%zext_ln712_707 = zext i11 %add_ln712_2631"   --->   Operation 8292 'zext' 'zext_ln712_707' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8293 [1/1] (1.54ns)   --->   "%add_ln712_2632 = add i13 %zext_ln712_707, i13 %zext_ln712_705"   --->   Operation 8293 'add' 'add_ln712_2632' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8294 [1/1] (0.00ns)   --->   "%zext_ln712_709 = zext i15 %add_ln712_2633"   --->   Operation 8294 'zext' 'zext_ln712_709' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2634 = add i16 %zext_ln712_709, i16 %zext_ln717_859"   --->   Operation 8295 'add' 'add_ln712_2634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8296 [1/1] (0.00ns)   --->   "%zext_ln712_710 = zext i12 %add_ln712_2636"   --->   Operation 8296 'zext' 'zext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8297 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2637 = add i16 %zext_ln712_710, i16 %add_ln712_2634"   --->   Operation 8297 'add' 'add_ln712_2637' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8298 [1/1] (0.00ns)   --->   "%zext_ln712_712 = zext i15 %add_ln712_2642"   --->   Operation 8298 'zext' 'zext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2643 = add i16 %zext_ln712_712, i16 %add_ln712_2640"   --->   Operation 8299 'add' 'add_ln712_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8300 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2649 = add i16 %add_ln712_2648, i16 %add_ln712_2643"   --->   Operation 8300 'add' 'add_ln712_2649' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8301 [1/1] (0.00ns)   --->   "%sext_ln712_786 = sext i13 %add_ln712_2654"   --->   Operation 8301 'sext' 'sext_ln712_786' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8302 [1/1] (0.00ns)   --->   "%sext_ln712_787 = sext i11 %add_ln712_2655"   --->   Operation 8302 'sext' 'sext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8303 [1/1] (0.00ns)   --->   "%sext_ln712_788 = sext i13 %add_ln712_2657"   --->   Operation 8303 'sext' 'sext_ln712_788' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2658 = add i14 %sext_ln712_788, i14 %sext_ln712_787"   --->   Operation 8304 'add' 'add_ln712_2658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8305 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2659 = add i14 %add_ln712_2658, i14 %sext_ln712_786"   --->   Operation 8305 'add' 'add_ln712_2659' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8306 [1/1] (0.00ns)   --->   "%sext_ln712_790 = sext i13 %add_ln712_2660"   --->   Operation 8306 'sext' 'sext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8307 [1/1] (0.00ns)   --->   "%sext_ln712_791 = sext i13 %add_ln712_2661"   --->   Operation 8307 'sext' 'sext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2662 = add i14 %sext_ln712_791, i14 %sext_ln42_188"   --->   Operation 8308 'add' 'add_ln712_2662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8309 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2663 = add i14 %add_ln712_2662, i14 %sext_ln712_790"   --->   Operation 8309 'add' 'add_ln712_2663' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2674 = add i12 %zext_ln717_874, i12 %zext_ln717_905"   --->   Operation 8310 'add' 'add_ln712_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8311 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln712_2675 = add i12 %add_ln712_2674, i12 %zext_ln42_438"   --->   Operation 8311 'add' 'add_ln712_2675' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8312 [1/1] (0.00ns)   --->   "%zext_ln712_721 = zext i15 %add_ln712_2678"   --->   Operation 8312 'zext' 'zext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2681 = add i16 %add_ln712_2680, i16 %zext_ln712_721"   --->   Operation 8313 'add' 'add_ln712_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8314 [1/1] (0.00ns)   --->   "%zext_ln712_725 = zext i15 %add_ln712_2685"   --->   Operation 8314 'zext' 'zext_ln712_725' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8315 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2686 = add i16 %zext_ln712_725, i16 %add_ln712_2681"   --->   Operation 8315 'add' 'add_ln712_2686' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8316 [1/1] (0.00ns)   --->   "%sext_ln712_800 = sext i11 %add_ln712_2692"   --->   Operation 8316 'sext' 'sext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8317 [1/1] (0.00ns)   --->   "%sext_ln712_801 = sext i12 %add_ln712_2693"   --->   Operation 8317 'sext' 'sext_ln712_801' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2694 = add i13 %sext_ln712_801, i13 %sext_ln42_195"   --->   Operation 8318 'add' 'add_ln712_2694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8319 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2695 = add i13 %add_ln712_2694, i13 %sext_ln712_800"   --->   Operation 8319 'add' 'add_ln712_2695' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8320 [1/1] (0.00ns)   --->   "%zext_ln712_729 = zext i15 %add_ln712_2709"   --->   Operation 8320 'zext' 'zext_ln712_729' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8321 [1/1] (0.00ns)   --->   "%zext_ln712_730 = zext i15 %add_ln712_2711"   --->   Operation 8321 'zext' 'zext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8322 [1/1] (1.53ns)   --->   "%add_ln712_2712 = add i16 %zext_ln712_730, i16 %zext_ln712_729"   --->   Operation 8322 'add' 'add_ln712_2712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8323 [1/1] (0.00ns)   --->   "%zext_ln712_731 = zext i15 %add_ln712_2714"   --->   Operation 8323 'zext' 'zext_ln712_731' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8324 [1/1] (0.00ns)   --->   "%zext_ln712_732 = zext i10 %add_ln712_2715"   --->   Operation 8324 'zext' 'zext_ln712_732' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2716 = add i16 %zext_ln712_732, i16 %zext_ln712_731"   --->   Operation 8325 'add' 'add_ln712_2716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8326 [1/1] (0.00ns)   --->   "%zext_ln712_735 = zext i13 %add_ln712_2719"   --->   Operation 8326 'zext' 'zext_ln712_735' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8327 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2720 = add i16 %zext_ln712_735, i16 %add_ln712_2716"   --->   Operation 8327 'add' 'add_ln712_2720' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8328 [1/1] (0.00ns)   --->   "%sext_ln712_807 = sext i13 %add_ln712_2723"   --->   Operation 8328 'sext' 'sext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8329 [1/1] (0.00ns)   --->   "%sext_ln712_808 = sext i11 %add_ln712_2724"   --->   Operation 8329 'sext' 'sext_ln712_808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2725 = add i14 %sext_ln712_808, i14 %sext_ln42_147"   --->   Operation 8330 'add' 'add_ln712_2725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8331 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2726 = add i14 %add_ln712_2725, i14 %sext_ln712_807"   --->   Operation 8331 'add' 'add_ln712_2726' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8332 [1/1] (0.00ns)   --->   "%sext_ln712_811 = sext i12 %add_ln712_2728"   --->   Operation 8332 'sext' 'sext_ln712_811' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8333 [1/1] (0.00ns)   --->   "%sext_ln712_812 = sext i12 %add_ln712_2730"   --->   Operation 8333 'sext' 'sext_ln712_812' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8334 [1/1] (1.54ns)   --->   "%add_ln712_2731 = add i13 %sext_ln712_812, i13 %sext_ln712_811"   --->   Operation 8334 'add' 'add_ln712_2731' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8335 [1/1] (0.00ns)   --->   "%sext_ln712_817 = sext i14 %add_ln712_2736"   --->   Operation 8335 'sext' 'sext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8336 [1/1] (0.00ns)   --->   "%sext_ln712_818 = sext i13 %add_ln712_2738"   --->   Operation 8336 'sext' 'sext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2741 = add i16 %add_ln712_2740, i16 %sext_ln712_818"   --->   Operation 8337 'add' 'add_ln712_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8338 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2742 = add i16 %add_ln712_2741, i16 %sext_ln712_817"   --->   Operation 8338 'add' 'add_ln712_2742' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8339 [1/1] (0.00ns)   --->   "%zext_ln712_740 = zext i15 %add_ln712_2749"   --->   Operation 8339 'zext' 'zext_ln712_740' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8340 [1/1] (0.00ns)   --->   "%zext_ln712_742 = zext i15 %add_ln712_2751"   --->   Operation 8340 'zext' 'zext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8341 [1/1] (1.53ns)   --->   "%add_ln712_2752 = add i16 %zext_ln712_742, i16 %zext_ln712_740"   --->   Operation 8341 'add' 'add_ln712_2752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8342 [1/1] (0.00ns)   --->   "%zext_ln712_745 = zext i13 %add_ln712_2757"   --->   Operation 8342 'zext' 'zext_ln712_745' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2758 = add i16 %zext_ln712_745, i16 %add_ln712_2755"   --->   Operation 8343 'add' 'add_ln712_2758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8344 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2764 = add i16 %add_ln712_2763, i16 %add_ln712_2758"   --->   Operation 8344 'add' 'add_ln712_2764' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2767 = add i14 %sext_ln717_479, i14 %sext_ln1171_372"   --->   Operation 8345 'add' 'add_ln712_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8346 [1/1] (0.00ns)   --->   "%sext_ln712_819 = sext i12 %add_ln712_2769"   --->   Operation 8346 'sext' 'sext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8347 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2770 = add i14 %sext_ln712_819, i14 %add_ln712_2767"   --->   Operation 8347 'add' 'add_ln712_2770' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8348 [1/1] (1.53ns)   --->   "%add_ln712_2771 = add i14 %sext_ln1171_407, i14 %sext_ln717_600"   --->   Operation 8348 'add' 'add_ln712_2771' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8349 [1/1] (0.00ns)   --->   "%sext_ln712_826 = sext i11 %add_ln712_2781"   --->   Operation 8349 'sext' 'sext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8350 [1/1] (0.00ns)   --->   "%sext_ln712_828 = sext i11 %add_ln712_2783"   --->   Operation 8350 'sext' 'sext_ln712_828' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8351 [1/1] (1.48ns)   --->   "%add_ln712_2784 = add i12 %sext_ln712_828, i12 %sext_ln712_826"   --->   Operation 8351 'add' 'add_ln712_2784' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8352 [1/1] (0.00ns)   --->   "%zext_ln712_749 = zext i15 %add_ln712_2792"   --->   Operation 8352 'zext' 'zext_ln712_749' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8353 [1/1] (0.00ns)   --->   "%zext_ln712_750 = zext i15 %add_ln712_2794"   --->   Operation 8353 'zext' 'zext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8354 [1/1] (1.53ns)   --->   "%add_ln712_2795 = add i16 %zext_ln712_750, i16 %zext_ln712_749"   --->   Operation 8354 'add' 'add_ln712_2795' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8355 [1/1] (0.00ns)   --->   "%zext_ln712_752 = zext i15 %add_ln712_2800"   --->   Operation 8355 'zext' 'zext_ln712_752' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8356 [1/1] (0.00ns)   --->   "%zext_ln712_755 = zext i10 %add_ln712_2804"   --->   Operation 8356 'zext' 'zext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2805 = add i16 %zext_ln712_755, i16 %add_ln712_2802"   --->   Operation 8357 'add' 'add_ln712_2805' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8358 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2806 = add i16 %add_ln712_2805, i16 %zext_ln712_752"   --->   Operation 8358 'add' 'add_ln712_2806' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8359 [1/1] (0.00ns)   --->   "%sext_ln712_831 = sext i12 %add_ln712_2809"   --->   Operation 8359 'sext' 'sext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8360 [1/1] (0.00ns)   --->   "%sext_ln712_832 = sext i13 %add_ln712_2811"   --->   Operation 8360 'sext' 'sext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8361 [1/1] (1.53ns)   --->   "%add_ln712_2812 = add i14 %sext_ln712_832, i14 %sext_ln712_831"   --->   Operation 8361 'add' 'add_ln712_2812' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8362 [1/1] (0.00ns)   --->   "%sext_ln712_839 = sext i13 %add_ln712_2819"   --->   Operation 8362 'sext' 'sext_ln712_839' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8363 [1/1] (0.00ns)   --->   "%sext_ln712_841 = sext i14 %add_ln712_2821"   --->   Operation 8363 'sext' 'sext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8364 [1/1] (1.52ns)   --->   "%add_ln712_2822 = add i15 %sext_ln712_841, i15 %sext_ln712_839"   --->   Operation 8364 'add' 'add_ln712_2822' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8365 [1/1] (0.00ns)   --->   "%sext_ln712_846 = sext i14 %add_ln712_2830"   --->   Operation 8365 'sext' 'sext_ln712_846' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8366 [1/1] (0.00ns)   --->   "%zext_ln712_756 = zext i15 %add_ln712_2831"   --->   Operation 8366 'zext' 'zext_ln712_756' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2832 = add i16 %zext_ln712_756, i16 %zext_ln717_620"   --->   Operation 8367 'add' 'add_ln712_2832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8368 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2833 = add i16 %add_ln712_2832, i16 %sext_ln712_846"   --->   Operation 8368 'add' 'add_ln712_2833' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8369 [1/1] (0.00ns)   --->   "%zext_ln712_758 = zext i15 %add_ln712_2835"   --->   Operation 8369 'zext' 'zext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8370 [1/1] (0.00ns)   --->   "%zext_ln712_759 = zext i15 %add_ln712_2837"   --->   Operation 8370 'zext' 'zext_ln712_759' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8371 [1/1] (1.53ns)   --->   "%add_ln712_2838 = add i16 %zext_ln712_759, i16 %zext_ln712_758"   --->   Operation 8371 'add' 'add_ln712_2838' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8372 [1/1] (0.00ns)   --->   "%zext_ln712_760 = zext i13 %add_ln712_2840"   --->   Operation 8372 'zext' 'zext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8373 [1/1] (0.00ns)   --->   "%zext_ln712_762 = zext i13 %add_ln712_2842"   --->   Operation 8373 'zext' 'zext_ln712_762' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2843 = add i14 %zext_ln712_762, i14 %zext_ln712_760"   --->   Operation 8374 'add' 'add_ln712_2843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8375 [1/1] (0.00ns)   --->   "%zext_ln712_766 = zext i12 %add_ln712_2848"   --->   Operation 8375 'zext' 'zext_ln712_766' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8376 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2849 = add i14 %zext_ln712_766, i14 %add_ln712_2843"   --->   Operation 8376 'add' 'add_ln712_2849' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8377 [1/1] (0.00ns)   --->   "%sext_ln712_847 = sext i13 %add_ln712_2852"   --->   Operation 8377 'sext' 'sext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2853 = add i14 %sext_ln712_847, i14 %sext_ln1171_368"   --->   Operation 8378 'add' 'add_ln712_2853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8379 [1/1] (0.00ns)   --->   "%sext_ln712_848 = sext i13 %add_ln712_2855"   --->   Operation 8379 'sext' 'sext_ln712_848' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8380 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2856 = add i14 %sext_ln712_848, i14 %add_ln712_2853"   --->   Operation 8380 'add' 'add_ln712_2856' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8381 [1/1] (0.00ns)   --->   "%sext_ln712_851 = sext i13 %add_ln712_2858"   --->   Operation 8381 'sext' 'sext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8382 [1/1] (0.00ns)   --->   "%sext_ln712_852 = sext i13 %add_ln712_2860"   --->   Operation 8382 'sext' 'sext_ln712_852' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8383 [1/1] (1.53ns)   --->   "%add_ln712_2861 = add i14 %sext_ln712_852, i14 %sext_ln712_851"   --->   Operation 8383 'add' 'add_ln712_2861' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8384 [1/1] (0.00ns)   --->   "%sext_ln712_855 = sext i13 %add_ln712_2863"   --->   Operation 8384 'sext' 'sext_ln712_855' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2864 = add i14 %sext_ln712_855, i14 %sext_ln1171_494"   --->   Operation 8385 'add' 'add_ln712_2864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8386 [1/1] (0.00ns)   --->   "%sext_ln712_856 = sext i12 %add_ln712_2866"   --->   Operation 8386 'sext' 'sext_ln712_856' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8387 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2867 = add i14 %sext_ln712_856, i14 %add_ln712_2864"   --->   Operation 8387 'add' 'add_ln712_2867' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8388 [1/1] (0.00ns)   --->   "%zext_ln712_768 = zext i15 %add_ln712_2875"   --->   Operation 8388 'zext' 'zext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2876 = add i16 %zext_ln712_768, i16 %sext_ln717_1109"   --->   Operation 8389 'add' 'add_ln712_2876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8390 [1/1] (0.00ns)   --->   "%zext_ln712_770 = zext i11 %add_ln712_2878"   --->   Operation 8390 'zext' 'zext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8391 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2879 = add i16 %zext_ln712_770, i16 %add_ln712_2876"   --->   Operation 8391 'add' 'add_ln712_2879' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8392 [1/1] (0.00ns)   --->   "%zext_ln712_777 = zext i15 %add_ln712_2890"   --->   Operation 8392 'zext' 'zext_ln712_777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8393 [1/1] (0.00ns)   --->   "%zext_ln712_780 = zext i12 %add_ln712_2895"   --->   Operation 8393 'zext' 'zext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2896 = add i16 %zext_ln712_780, i16 %add_ln712_2892"   --->   Operation 8394 'add' 'add_ln712_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8395 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2897 = add i16 %add_ln712_2896, i16 %zext_ln712_777"   --->   Operation 8395 'add' 'add_ln712_2897' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8396 [1/1] (1.54ns)   --->   "%add_ln712_2900 = add i13 %sext_ln1171_362, i13 %sext_ln42_94"   --->   Operation 8396 'add' 'add_ln712_2900' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8397 [1/1] (0.00ns)   --->   "%sext_ln712_862 = sext i13 %add_ln712_2900"   --->   Operation 8397 'sext' 'sext_ln712_862' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8398 [1/1] (0.00ns)   --->   "%sext_ln712_863 = sext i14 %add_ln712_2902"   --->   Operation 8398 'sext' 'sext_ln712_863' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8399 [1/1] (1.52ns)   --->   "%add_ln712_2903 = add i15 %sext_ln712_863, i15 %sext_ln712_862"   --->   Operation 8399 'add' 'add_ln712_2903' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8400 [1/1] (0.00ns)   --->   "%sext_ln712_865 = sext i12 %add_ln712_2905"   --->   Operation 8400 'sext' 'sext_ln712_865' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8401 [1/1] (0.00ns)   --->   "%sext_ln712_867 = sext i14 %add_ln712_2907"   --->   Operation 8401 'sext' 'sext_ln712_867' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8402 [1/1] (1.52ns)   --->   "%add_ln712_2908 = add i15 %sext_ln712_867, i15 %sext_ln712_865"   --->   Operation 8402 'add' 'add_ln712_2908' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8403 [1/1] (0.00ns)   --->   "%sext_ln712_869 = sext i14 %add_ln712_2910"   --->   Operation 8403 'sext' 'sext_ln712_869' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2911 = add i15 %sext_ln712_869, i15 %sext_ln1171_525"   --->   Operation 8404 'add' 'add_ln712_2911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8405 [1/1] (0.00ns)   --->   "%sext_ln712_870 = sext i13 %add_ln712_2913"   --->   Operation 8405 'sext' 'sext_ln712_870' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8406 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2914 = add i15 %sext_ln712_870, i15 %add_ln712_2911"   --->   Operation 8406 'add' 'add_ln712_2914' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8407 [1/1] (0.00ns)   --->   "%sext_ln712_872 = sext i13 %add_ln712_2916"   --->   Operation 8407 'sext' 'sext_ln712_872' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8408 [1/1] (0.00ns)   --->   "%sext_ln712_873 = sext i14 %add_ln712_2918"   --->   Operation 8408 'sext' 'sext_ln712_873' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8409 [1/1] (1.52ns)   --->   "%add_ln712_2919 = add i15 %sext_ln712_873, i15 %sext_ln712_872"   --->   Operation 8409 'add' 'add_ln712_2919' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8410 [1/1] (0.00ns)   --->   "%zext_ln712_785 = zext i15 %add_ln712_2927"   --->   Operation 8410 'zext' 'zext_ln712_785' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2928 = add i16 %zext_ln712_785, i16 %zext_ln717_820"   --->   Operation 8411 'add' 'add_ln712_2928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8412 [1/1] (0.00ns)   --->   "%zext_ln712_787 = zext i15 %add_ln712_2930"   --->   Operation 8412 'zext' 'zext_ln712_787' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8413 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2931 = add i16 %zext_ln712_787, i16 %add_ln712_2928"   --->   Operation 8413 'add' 'add_ln712_2931' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8414 [1/1] (0.00ns)   --->   "%zext_ln712_790 = zext i15 %add_ln712_2937"   --->   Operation 8414 'zext' 'zext_ln712_790' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8415 [1/1] (0.00ns)   --->   "%zext_ln712_791 = zext i15 %add_ln712_2939"   --->   Operation 8415 'zext' 'zext_ln712_791' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8416 [1/1] (0.00ns)   --->   "%zext_ln712_793 = zext i15 %add_ln712_2941"   --->   Operation 8416 'zext' 'zext_ln712_793' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2942 = add i16 %zext_ln712_793, i16 %zext_ln712_791"   --->   Operation 8417 'add' 'add_ln712_2942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8418 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2943 = add i16 %add_ln712_2942, i16 %zext_ln712_790"   --->   Operation 8418 'add' 'add_ln712_2943' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8419 [1/1] (0.00ns)   --->   "%sext_ln712_878 = sext i12 %add_ln712_2949"   --->   Operation 8419 'sext' 'sext_ln712_878' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8420 [1/1] (0.00ns)   --->   "%sext_ln712_879 = sext i13 %add_ln712_2951"   --->   Operation 8420 'sext' 'sext_ln712_879' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8421 [1/1] (0.00ns)   --->   "%sext_ln712_880 = sext i13 %add_ln712_2953"   --->   Operation 8421 'sext' 'sext_ln712_880' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2954 = add i14 %sext_ln712_880, i14 %sext_ln712_879"   --->   Operation 8422 'add' 'add_ln712_2954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8423 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2955 = add i14 %add_ln712_2954, i14 %sext_ln712_878"   --->   Operation 8423 'add' 'add_ln712_2955' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8424 [1/1] (0.00ns)   --->   "%sext_ln712_882 = sext i12 %add_ln712_2956"   --->   Operation 8424 'sext' 'sext_ln712_882' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8425 [1/1] (0.00ns)   --->   "%sext_ln712_883 = sext i13 %add_ln712_2958"   --->   Operation 8425 'sext' 'sext_ln712_883' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8426 [1/1] (1.53ns)   --->   "%add_ln712_2959 = add i14 %sext_ln712_883, i14 %sext_ln712_882"   --->   Operation 8426 'add' 'add_ln712_2959' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8427 [1/1] (0.00ns)   --->   "%sext_ln712_885 = sext i12 %add_ln712_2961"   --->   Operation 8427 'sext' 'sext_ln712_885' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8428 [1/1] (0.00ns)   --->   "%sext_ln712_886 = sext i13 %add_ln712_2962"   --->   Operation 8428 'sext' 'sext_ln712_886' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2963 = add i14 %sext_ln712_886, i14 %sext_ln717_1031"   --->   Operation 8429 'add' 'add_ln712_2963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8430 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2964 = add i14 %add_ln712_2963, i14 %sext_ln712_885"   --->   Operation 8430 'add' 'add_ln712_2964' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8431 [1/1] (0.00ns)   --->   "%sext_ln712_889 = sext i13 %add_ln712_2967"   --->   Operation 8431 'sext' 'sext_ln712_889' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8432 [1/1] (0.00ns)   --->   "%zext_ln712_794 = zext i15 %add_ln712_2969"   --->   Operation 8432 'zext' 'zext_ln712_794' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8433 [1/1] (1.53ns)   --->   "%add_ln712_2970 = add i16 %zext_ln712_794, i16 %sext_ln712_889"   --->   Operation 8433 'add' 'add_ln712_2970' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8434 [1/1] (0.00ns)   --->   "%zext_ln712_796 = zext i13 %add_ln712_2972"   --->   Operation 8434 'zext' 'zext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8435 [1/1] (0.00ns)   --->   "%zext_ln712_797 = zext i12 %add_ln712_2973"   --->   Operation 8435 'zext' 'zext_ln712_797' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2974 = add i15 %zext_ln712_797, i15 %zext_ln717_789"   --->   Operation 8436 'add' 'add_ln712_2974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8437 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2975 = add i15 %add_ln712_2974, i15 %zext_ln712_796"   --->   Operation 8437 'add' 'add_ln712_2975' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8438 [1/1] (0.00ns)   --->   "%zext_ln712_800 = zext i15 %add_ln712_2980"   --->   Operation 8438 'zext' 'zext_ln712_800' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2981 = add i16 %zext_ln712_800, i16 %add_ln712_2978"   --->   Operation 8439 'add' 'add_ln712_2981' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8440 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2987 = add i16 %add_ln712_2986, i16 %add_ln712_2981"   --->   Operation 8440 'add' 'add_ln712_2987' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8441 [1/1] (0.00ns)   --->   "%sext_ln712_890 = sext i12 %add_ln712_2990"   --->   Operation 8441 'sext' 'sext_ln712_890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8442 [1/1] (1.54ns)   --->   "%add_ln712_2991 = add i13 %sext_ln712_890, i13 %sext_ln1171_365"   --->   Operation 8442 'add' 'add_ln712_2991' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8443 [1/1] (0.00ns)   --->   "%sext_ln712_891 = sext i13 %add_ln712_2991"   --->   Operation 8443 'sext' 'sext_ln712_891' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8444 [1/1] (0.00ns)   --->   "%sext_ln712_892 = sext i12 %add_ln712_2992"   --->   Operation 8444 'sext' 'sext_ln712_892' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8445 [1/1] (1.54ns)   --->   "%add_ln712_2993 = add i13 %sext_ln712_892, i13 %sext_ln1171_421"   --->   Operation 8445 'add' 'add_ln712_2993' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8446 [1/1] (0.00ns)   --->   "%sext_ln712_893 = sext i13 %add_ln712_2993"   --->   Operation 8446 'sext' 'sext_ln712_893' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8447 [1/1] (1.53ns)   --->   "%add_ln712_2994 = add i14 %sext_ln712_893, i14 %sext_ln712_891"   --->   Operation 8447 'add' 'add_ln712_2994' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2995 = add i14 %sext_ln1171_498, i14 %sext_ln1171_509"   --->   Operation 8448 'add' 'add_ln712_2995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8449 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2996 = add i14 %add_ln712_2995, i14 %sext_ln717_684"   --->   Operation 8449 'add' 'add_ln712_2996' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2997 = add i14 %sext_ln42_214, i14 %sext_ln42_223"   --->   Operation 8450 'add' 'add_ln712_2997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8451 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2998 = add i14 %add_ln712_2997, i14 %sext_ln1171_526"   --->   Operation 8451 'add' 'add_ln712_2998' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8452 [1/1] (0.00ns)   --->   "%sext_ln712_898 = sext i12 %add_ln712_3001"   --->   Operation 8452 'sext' 'sext_ln712_898' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3002 = add i13 %sext_ln712_898, i13 %sext_ln717_836"   --->   Operation 8453 'add' 'add_ln712_3002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8454 [1/1] (0.00ns)   --->   "%sext_ln712_899 = sext i12 %add_ln712_3004"   --->   Operation 8454 'sext' 'sext_ln712_899' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8455 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3005 = add i13 %sext_ln712_899, i13 %add_ln712_3002"   --->   Operation 8455 'add' 'add_ln712_3005' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8456 [1/1] (0.00ns)   --->   "%zext_ln712_806 = zext i12 %add_ln712_3015"   --->   Operation 8456 'zext' 'zext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8457 [1/1] (0.00ns)   --->   "%zext_ln712_807 = zext i15 %add_ln712_3016"   --->   Operation 8457 'zext' 'zext_ln712_807' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3017 = add i16 %zext_ln712_807, i16 %zext_ln717_753"   --->   Operation 8458 'add' 'add_ln712_3017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8459 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3018 = add i16 %add_ln712_3017, i16 %zext_ln712_806"   --->   Operation 8459 'add' 'add_ln712_3018' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8460 [1/1] (0.00ns)   --->   "%zext_ln712_809 = zext i13 %add_ln712_3020"   --->   Operation 8460 'zext' 'zext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8461 [1/1] (0.00ns)   --->   "%zext_ln712_810 = zext i15 %add_ln712_3021"   --->   Operation 8461 'zext' 'zext_ln712_810' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3022 = add i16 %zext_ln712_810, i16 %zext_ln717_897"   --->   Operation 8462 'add' 'add_ln712_3022' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8463 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3023 = add i16 %add_ln712_3022, i16 %zext_ln712_809"   --->   Operation 8463 'add' 'add_ln712_3023' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8464 [1/1] (0.00ns)   --->   "%zext_ln712_813 = zext i12 %add_ln712_3028"   --->   Operation 8464 'zext' 'zext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3029 = add i15 %zext_ln712_813, i15 %add_ln712_3026"   --->   Operation 8465 'add' 'add_ln712_3029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8466 [1/1] (0.00ns)   --->   "%zext_ln712_817 = zext i13 %add_ln712_3035"   --->   Operation 8466 'zext' 'zext_ln712_817' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8467 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3036 = add i15 %zext_ln712_817, i15 %add_ln712_3029"   --->   Operation 8467 'add' 'add_ln712_3036' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3039 = add i13 %sext_ln717_475, i13 %sext_ln42_132"   --->   Operation 8468 'add' 'add_ln712_3039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8469 [1/1] (0.00ns)   --->   "%sext_ln712_901 = sext i12 %add_ln712_3041"   --->   Operation 8469 'sext' 'sext_ln712_901' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8470 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3042 = add i13 %sext_ln712_901, i13 %add_ln712_3039"   --->   Operation 8470 'add' 'add_ln712_3042' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3043 = add i14 %sext_ln717_713, i14 %sext_ln42_190"   --->   Operation 8471 'add' 'add_ln712_3043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8472 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3044 = add i14 %add_ln712_3043, i14 %sext_ln717_701"   --->   Operation 8472 'add' 'add_ln712_3044' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8473 [1/1] (1.54ns)   --->   "%add_ln712_3045 = add i13 %sext_ln42_202, i13 %sext_ln717_787"   --->   Operation 8473 'add' 'add_ln712_3045' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8474 [1/1] (0.00ns)   --->   "%sext_ln712_904 = sext i13 %add_ln712_3045"   --->   Operation 8474 'sext' 'sext_ln712_904' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8475 [1/1] (1.53ns)   --->   "%add_ln712_3046 = add i14 %sext_ln712_904, i14 %sext_ln42_197"   --->   Operation 8475 'add' 'add_ln712_3046' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8476 [1/1] (0.00ns)   --->   "%sext_ln712_907 = sext i13 %add_ln712_3050"   --->   Operation 8476 'sext' 'sext_ln712_907' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8477 [1/1] (0.00ns)   --->   "%sext_ln712_909 = sext i13 %add_ln712_3052"   --->   Operation 8477 'sext' 'sext_ln712_909' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8478 [1/1] (1.53ns)   --->   "%add_ln712_3053 = add i14 %sext_ln712_909, i14 %sext_ln712_907"   --->   Operation 8478 'add' 'add_ln712_3053' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8479 [1/1] (1.41ns)   --->   "%add_ln712_3061 = add i11 %sext_ln717_1075, i11 %sext_ln717_1082"   --->   Operation 8479 'add' 'add_ln712_3061' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8480 [1/1] (0.00ns)   --->   "%sext_ln712_915 = sext i11 %add_ln712_3061"   --->   Operation 8480 'sext' 'sext_ln712_915' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8481 [1/1] (0.00ns)   --->   "%zext_ln712_819 = zext i15 %add_ln712_3063"   --->   Operation 8481 'zext' 'zext_ln712_819' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8482 [1/1] (1.53ns)   --->   "%add_ln712_3064 = add i16 %zext_ln712_819, i16 %sext_ln712_915"   --->   Operation 8482 'add' 'add_ln712_3064' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8483 [1/1] (0.00ns)   --->   "%zext_ln712_821 = zext i12 %add_ln712_3066"   --->   Operation 8483 'zext' 'zext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8484 [1/1] (0.00ns)   --->   "%zext_ln712_822 = zext i15 %add_ln712_3067"   --->   Operation 8484 'zext' 'zext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3068 = add i16 %zext_ln712_822, i16 %zext_ln717_719"   --->   Operation 8485 'add' 'add_ln712_3068' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8486 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3069 = add i16 %add_ln712_3068, i16 %zext_ln712_821"   --->   Operation 8486 'add' 'add_ln712_3069' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8487 [1/1] (0.00ns)   --->   "%zext_ln712_823 = zext i15 %add_ln712_3072"   --->   Operation 8487 'zext' 'zext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8488 [1/1] (0.00ns)   --->   "%zext_ln712_824 = zext i15 %add_ln712_3074"   --->   Operation 8488 'zext' 'zext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3075 = add i16 %zext_ln712_824, i16 %zext_ln712_823"   --->   Operation 8489 'add' 'add_ln712_3075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8490 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i15 %add_ln712_3080"   --->   Operation 8490 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8491 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3081 = add i16 %sext_ln712_14, i16 %add_ln712_3075"   --->   Operation 8491 'add' 'add_ln712_3081' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8492 [1/1] (1.54ns)   --->   "%add_ln712_3084 = add i13 %sext_ln717_462, i13 %sext_ln1171_374"   --->   Operation 8492 'add' 'add_ln712_3084' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8493 [1/1] (0.00ns)   --->   "%sext_ln712_916 = sext i13 %add_ln712_3084"   --->   Operation 8493 'sext' 'sext_ln712_916' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8494 [1/1] (0.00ns)   --->   "%sext_ln712_918 = sext i12 %add_ln712_3086"   --->   Operation 8494 'sext' 'sext_ln712_918' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8495 [1/1] (1.53ns)   --->   "%add_ln712_3087 = add i14 %sext_ln712_918, i14 %sext_ln712_916"   --->   Operation 8495 'add' 'add_ln712_3087' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3088 = add i14 %sext_ln42_172, i14 %sext_ln1171_499"   --->   Operation 8496 'add' 'add_ln712_3088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8497 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3089 = add i14 %add_ln712_3088, i14 %sext_ln717_673"   --->   Operation 8497 'add' 'add_ln712_3089' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3090 = add i14 %sext_ln1171_515, i14 %sext_ln717_775"   --->   Operation 8498 'add' 'add_ln712_3090' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8499 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3091 = add i14 %add_ln712_3090, i14 %sext_ln717_753"   --->   Operation 8499 'add' 'add_ln712_3091' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8500 [1/1] (0.00ns)   --->   "%sext_ln712_923 = sext i12 %add_ln712_3094"   --->   Operation 8500 'sext' 'sext_ln712_923' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8501 [1/1] (0.00ns)   --->   "%sext_ln712_924 = sext i10 %add_ln712_3096"   --->   Operation 8501 'sext' 'sext_ln712_924' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8502 [1/1] (1.54ns)   --->   "%add_ln712_3097 = add i13 %sext_ln712_924, i13 %sext_ln712_923"   --->   Operation 8502 'add' 'add_ln712_3097' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8503 [1/1] (0.00ns)   --->   "%zext_ln712_830 = zext i12 %add_ln712_3110"   --->   Operation 8503 'zext' 'zext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8504 [1/1] (0.00ns)   --->   "%zext_ln712_831 = zext i11 %add_ln712_3111"   --->   Operation 8504 'zext' 'zext_ln712_831' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3112 = add i15 %zext_ln712_831, i15 %zext_ln717_906"   --->   Operation 8505 'add' 'add_ln712_3112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8506 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3113 = add i15 %add_ln712_3112, i15 %zext_ln712_830"   --->   Operation 8506 'add' 'add_ln712_3113' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8507 [1/1] (0.00ns)   --->   "%zext_ln712_833 = zext i12 %add_ln712_3115"   --->   Operation 8507 'zext' 'zext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3118 = add i16 %add_ln712_3117, i16 %zext_ln712_833"   --->   Operation 8508 'add' 'add_ln712_3118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8509 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3124 = add i16 %add_ln712_3123, i16 %add_ln712_3118"   --->   Operation 8509 'add' 'add_ln712_3124' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3127 = add i14 %sext_ln42_103, i14 %sext_ln1171_381"   --->   Operation 8510 'add' 'add_ln712_3127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8511 [1/1] (0.00ns)   --->   "%sext_ln712_931 = sext i13 %add_ln712_3129"   --->   Operation 8511 'sext' 'sext_ln712_931' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8512 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3130 = add i14 %sext_ln712_931, i14 %add_ln712_3127"   --->   Operation 8512 'add' 'add_ln712_3130' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8513 [1/1] (0.00ns)   --->   "%sext_ln712_933 = sext i12 %add_ln712_3131"   --->   Operation 8513 'sext' 'sext_ln712_933' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8514 [1/1] (0.00ns)   --->   "%sext_ln712_934 = sext i13 %add_ln712_3132"   --->   Operation 8514 'sext' 'sext_ln712_934' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3133 = add i14 %sext_ln712_934, i14 %sext_ln42_168"   --->   Operation 8515 'add' 'add_ln712_3133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8516 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3134 = add i14 %add_ln712_3133, i14 %sext_ln712_933"   --->   Operation 8516 'add' 'add_ln712_3134' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8517 [1/1] (0.00ns)   --->   "%sext_ln712_937 = sext i12 %add_ln712_3136"   --->   Operation 8517 'sext' 'sext_ln712_937' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8518 [1/1] (0.00ns)   --->   "%sext_ln712_938 = sext i12 %add_ln712_3137"   --->   Operation 8518 'sext' 'sext_ln712_938' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3138 = add i13 %sext_ln712_938, i13 %sext_ln1171_535"   --->   Operation 8519 'add' 'add_ln712_3138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8520 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3139 = add i13 %add_ln712_3138, i13 %sext_ln712_937"   --->   Operation 8520 'add' 'add_ln712_3139' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8521 [1/1] (0.00ns)   --->   "%zext_ln712_841 = zext i15 %add_ln712_3150"   --->   Operation 8521 'zext' 'zext_ln712_841' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8522 [1/1] (0.00ns)   --->   "%zext_ln712_842 = zext i15 %add_ln712_3152"   --->   Operation 8522 'zext' 'zext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8523 [1/1] (1.53ns)   --->   "%add_ln712_3153 = add i16 %zext_ln712_842, i16 %zext_ln712_841"   --->   Operation 8523 'add' 'add_ln712_3153' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8524 [1/1] (0.00ns)   --->   "%zext_ln712_843 = zext i8 %add_ln712_3155"   --->   Operation 8524 'zext' 'zext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3158 = add i16 %add_ln712_3157, i16 %zext_ln712_843"   --->   Operation 8525 'add' 'add_ln712_3158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8526 [1/1] (0.00ns)   --->   "%zext_ln712_847 = zext i12 %add_ln712_3162"   --->   Operation 8526 'zext' 'zext_ln712_847' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8527 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3163 = add i16 %zext_ln712_847, i16 %add_ln712_3158"   --->   Operation 8527 'add' 'add_ln712_3163' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8528 [1/1] (0.00ns)   --->   "%sext_ln712_944 = sext i12 %add_ln712_3166"   --->   Operation 8528 'sext' 'sext_ln712_944' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8529 [1/1] (0.00ns)   --->   "%sext_ln712_945 = sext i13 %add_ln712_3167"   --->   Operation 8529 'sext' 'sext_ln712_945' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3168 = add i14 %sext_ln712_945, i14 %sext_ln1171_422"   --->   Operation 8530 'add' 'add_ln712_3168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8531 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3169 = add i14 %add_ln712_3168, i14 %sext_ln712_944"   --->   Operation 8531 'add' 'add_ln712_3169' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8532 [1/1] (0.00ns)   --->   "%sext_ln712_947 = sext i12 %add_ln712_3170"   --->   Operation 8532 'sext' 'sext_ln712_947' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8533 [1/1] (0.00ns)   --->   "%sext_ln712_948 = sext i13 %add_ln712_3171"   --->   Operation 8533 'sext' 'sext_ln712_948' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3172 = add i14 %sext_ln712_948, i14 %sext_ln717_704"   --->   Operation 8534 'add' 'add_ln712_3172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8535 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3173 = add i14 %add_ln712_3172, i14 %sext_ln712_947"   --->   Operation 8535 'add' 'add_ln712_3173' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8536 [1/1] (0.00ns)   --->   "%sext_ln712_951 = sext i13 %add_ln712_3175"   --->   Operation 8536 'sext' 'sext_ln712_951' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8537 [1/1] (0.00ns)   --->   "%sext_ln712_952 = sext i13 %add_ln712_3177"   --->   Operation 8537 'sext' 'sext_ln712_952' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8538 [1/1] (1.53ns)   --->   "%add_ln712_3178 = add i14 %sext_ln712_952, i14 %sext_ln712_951"   --->   Operation 8538 'add' 'add_ln712_3178' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8539 [1/1] (0.00ns)   --->   "%sext_ln712_953 = sext i14 %add_ln712_3178"   --->   Operation 8539 'sext' 'sext_ln712_953' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8540 [1/1] (0.00ns)   --->   "%sext_ln712_954 = sext i13 %add_ln712_3179"   --->   Operation 8540 'sext' 'sext_ln712_954' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8541 [1/1] (0.00ns)   --->   "%sext_ln712_956 = sext i13 %add_ln712_3181"   --->   Operation 8541 'sext' 'sext_ln712_956' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8542 [1/1] (1.53ns)   --->   "%add_ln712_3182 = add i14 %sext_ln712_956, i14 %sext_ln712_954"   --->   Operation 8542 'add' 'add_ln712_3182' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8543 [1/1] (0.00ns)   --->   "%sext_ln712_957 = sext i14 %add_ln712_3182"   --->   Operation 8543 'sext' 'sext_ln712_957' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8544 [1/1] (1.52ns)   --->   "%add_ln712_3183 = add i15 %sext_ln712_957, i15 %sext_ln712_953"   --->   Operation 8544 'add' 'add_ln712_3183' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8545 [1/1] (0.00ns)   --->   "%zext_ln712_851 = zext i15 %add_ln712_3189"   --->   Operation 8545 'zext' 'zext_ln712_851' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8546 [1/1] (0.00ns)   --->   "%zext_ln712_852 = zext i15 %add_ln712_3190"   --->   Operation 8546 'zext' 'zext_ln712_852' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3191 = add i16 %zext_ln712_852, i16 %zext_ln717_864"   --->   Operation 8547 'add' 'add_ln712_3191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8548 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3192 = add i16 %add_ln712_3191, i16 %zext_ln712_851"   --->   Operation 8548 'add' 'add_ln712_3192' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8549 [1/1] (0.00ns)   --->   "%zext_ln712_853 = zext i15 %add_ln712_3194"   --->   Operation 8549 'zext' 'zext_ln712_853' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8550 [1/1] (0.00ns)   --->   "%zext_ln712_854 = zext i15 %add_ln712_3196"   --->   Operation 8550 'zext' 'zext_ln712_854' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3197 = add i16 %zext_ln712_854, i16 %zext_ln712_853"   --->   Operation 8551 'add' 'add_ln712_3197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8552 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3202 = add i16 %add_ln712_3201, i16 %add_ln712_3197"   --->   Operation 8552 'add' 'add_ln712_3202' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3205 = add i13 %sext_ln717_480, i13 %sext_ln42_104"   --->   Operation 8553 'add' 'add_ln712_3205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8554 [1/1] (0.00ns)   --->   "%sext_ln712_960 = sext i12 %add_ln712_3207"   --->   Operation 8554 'sext' 'sext_ln712_960' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8555 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3208 = add i13 %sext_ln712_960, i13 %add_ln712_3205"   --->   Operation 8555 'add' 'add_ln712_3208' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8556 [1/1] (0.00ns)   --->   "%sext_ln712_962 = sext i13 %add_ln712_3209"   --->   Operation 8556 'sext' 'sext_ln712_962' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3210 = add i14 %sext_ln712_962, i14 %sext_ln1171_439"   --->   Operation 8557 'add' 'add_ln712_3210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8558 [1/1] (0.00ns)   --->   "%sext_ln712_963 = sext i12 %add_ln712_3212"   --->   Operation 8558 'sext' 'sext_ln712_963' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8559 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3213 = add i14 %sext_ln712_963, i14 %add_ln712_3210"   --->   Operation 8559 'add' 'add_ln712_3213' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8560 [1/1] (0.00ns)   --->   "%sext_ln712_967 = sext i14 %add_ln712_3216"   --->   Operation 8560 'sext' 'sext_ln712_967' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8561 [1/1] (0.00ns)   --->   "%sext_ln712_969 = sext i14 %add_ln712_3218"   --->   Operation 8561 'sext' 'sext_ln712_969' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8562 [1/1] (1.52ns)   --->   "%add_ln712_3219 = add i15 %sext_ln712_969, i15 %sext_ln712_967"   --->   Operation 8562 'add' 'add_ln712_3219' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8563 [1/1] (1.52ns)   --->   "%add_ln712_3222 = add i15 %zext_ln717_611, i15 %zext_ln42_295"   --->   Operation 8563 'add' 'add_ln712_3222' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8564 [1/1] (0.00ns)   --->   "%zext_ln712_857 = zext i15 %add_ln712_3222"   --->   Operation 8564 'zext' 'zext_ln712_857' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8565 [1/1] (1.53ns)   --->   "%add_ln712_3223 = add i16 %zext_ln712_857, i16 %sext_ln717_1104"   --->   Operation 8565 'add' 'add_ln712_3223' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8566 [1/1] (0.00ns)   --->   "%zext_ln712_858 = zext i15 %add_ln712_3227"   --->   Operation 8566 'zext' 'zext_ln712_858' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8567 [1/1] (0.00ns)   --->   "%zext_ln712_859 = zext i15 %add_ln712_3228"   --->   Operation 8567 'zext' 'zext_ln712_859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3229 = add i16 %zext_ln712_859, i16 %zext_ln717_703"   --->   Operation 8568 'add' 'add_ln712_3229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8569 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3230 = add i16 %add_ln712_3229, i16 %zext_ln712_858"   --->   Operation 8569 'add' 'add_ln712_3230' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3232 = add i15 %add_ln712_3231, i15 %zext_ln42_387"   --->   Operation 8570 'add' 'add_ln712_3232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8571 [1/1] (0.00ns)   --->   "%zext_ln712_861 = zext i13 %add_ln712_3234"   --->   Operation 8571 'zext' 'zext_ln712_861' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8572 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3235 = add i15 %zext_ln712_861, i15 %add_ln712_3232"   --->   Operation 8572 'add' 'add_ln712_3235' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8573 [1/1] (0.00ns)   --->   "%zext_ln712_864 = zext i11 %add_ln712_3238"   --->   Operation 8573 'zext' 'zext_ln712_864' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3241 = add i16 %add_ln712_3240, i16 %zext_ln712_864"   --->   Operation 8574 'add' 'add_ln712_3241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8575 [1/1] (0.00ns)   --->   "%zext_ln712_869 = zext i12 %add_ln712_3246"   --->   Operation 8575 'zext' 'zext_ln712_869' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8576 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3247 = add i16 %zext_ln712_869, i16 %add_ln712_3241"   --->   Operation 8576 'add' 'add_ln712_3247' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8577 [1/1] (0.00ns)   --->   "%sext_ln712_977 = sext i13 %add_ln712_3256"   --->   Operation 8577 'sext' 'sext_ln712_977' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8578 [1/1] (0.00ns)   --->   "%sext_ln712_978 = sext i13 %add_ln712_3257"   --->   Operation 8578 'sext' 'sext_ln712_978' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3258 = add i14 %sext_ln712_978, i14 %sext_ln717_859"   --->   Operation 8579 'add' 'add_ln712_3258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8580 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3259 = add i14 %add_ln712_3258, i14 %sext_ln712_977"   --->   Operation 8580 'add' 'add_ln712_3259' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8581 [1/1] (0.00ns)   --->   "%sext_ln712_982 = sext i12 %add_ln712_3262"   --->   Operation 8581 'sext' 'sext_ln712_982' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8582 [1/1] (0.00ns)   --->   "%sext_ln712_984 = sext i13 %add_ln712_3264"   --->   Operation 8582 'sext' 'sext_ln712_984' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8583 [1/1] (1.53ns)   --->   "%add_ln712_3265 = add i14 %sext_ln712_984, i14 %sext_ln712_982"   --->   Operation 8583 'add' 'add_ln712_3265' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8584 [1/1] (0.00ns)   --->   "%sext_ln712_985 = sext i14 %add_ln712_3265"   --->   Operation 8584 'sext' 'sext_ln712_985' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8585 [1/1] (0.00ns)   --->   "%zext_ln712_874 = zext i15 %add_ln712_3271"   --->   Operation 8585 'zext' 'zext_ln712_874' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8586 [1/1] (1.53ns)   --->   "%add_ln712_3272 = add i16 %zext_ln712_874, i16 %sext_ln712_985"   --->   Operation 8586 'add' 'add_ln712_3272' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8587 [1/1] (0.00ns)   --->   "%zext_ln712_875 = zext i15 %add_ln712_3275"   --->   Operation 8587 'zext' 'zext_ln712_875' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8588 [1/1] (0.00ns)   --->   "%zext_ln712_876 = zext i15 %add_ln712_3277"   --->   Operation 8588 'zext' 'zext_ln712_876' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8589 [1/1] (1.53ns)   --->   "%add_ln712_3278 = add i16 %zext_ln712_876, i16 %zext_ln712_875"   --->   Operation 8589 'add' 'add_ln712_3278' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8590 [1/1] (0.00ns)   --->   "%zext_ln712_880 = zext i15 %add_ln712_3289"   --->   Operation 8590 'zext' 'zext_ln712_880' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8591 [1/1] (0.00ns)   --->   "%zext_ln712_885 = zext i15 %add_ln712_3295"   --->   Operation 8591 'zext' 'zext_ln712_885' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8592 [1/1] (1.53ns)   --->   "%add_ln712_3296 = add i16 %zext_ln712_885, i16 %zext_ln712_880"   --->   Operation 8592 'add' 'add_ln712_3296' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8593 [1/1] (0.00ns)   --->   "%sext_ln712_987 = sext i13 %add_ln712_3301"   --->   Operation 8593 'sext' 'sext_ln712_987' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8594 [1/1] (0.00ns)   --->   "%sext_ln712_988 = sext i12 %add_ln712_3302"   --->   Operation 8594 'sext' 'sext_ln712_988' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8595 [1/1] (0.00ns)   --->   "%sext_ln712_989 = sext i11 %add_ln712_3304"   --->   Operation 8595 'sext' 'sext_ln712_989' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8596 [1/1] (1.54ns)   --->   "%add_ln712_3305 = add i13 %sext_ln712_989, i13 %sext_ln712_988"   --->   Operation 8596 'add' 'add_ln712_3305' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8597 [1/1] (0.00ns)   --->   "%sext_ln712_990 = sext i13 %add_ln712_3305"   --->   Operation 8597 'sext' 'sext_ln712_990' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8598 [1/1] (1.53ns)   --->   "%add_ln712_3306 = add i14 %sext_ln712_990, i14 %sext_ln712_987"   --->   Operation 8598 'add' 'add_ln712_3306' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8599 [1/1] (0.00ns)   --->   "%zext_ln712_887 = zext i15 %add_ln712_3317"   --->   Operation 8599 'zext' 'zext_ln712_887' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8600 [1/1] (0.00ns)   --->   "%zext_ln712_888 = zext i15 %add_ln712_3319"   --->   Operation 8600 'zext' 'zext_ln712_888' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8601 [1/1] (1.53ns)   --->   "%add_ln712_3320 = add i16 %zext_ln712_888, i16 %zext_ln712_887"   --->   Operation 8601 'add' 'add_ln712_3320' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8602 [1/1] (0.00ns)   --->   "%zext_ln712_889 = zext i15 %add_ln712_3321"   --->   Operation 8602 'zext' 'zext_ln712_889' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8603 [1/1] (0.00ns)   --->   "%zext_ln712_890 = zext i15 %add_ln712_3323"   --->   Operation 8603 'zext' 'zext_ln712_890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8604 [1/1] (1.53ns)   --->   "%add_ln712_3324 = add i16 %zext_ln712_890, i16 %zext_ln712_889"   --->   Operation 8604 'add' 'add_ln712_3324' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8605 [1/1] (0.00ns)   --->   "%zext_ln712_892 = zext i15 %add_ln712_3329"   --->   Operation 8605 'zext' 'zext_ln712_892' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8606 [1/1] (0.00ns)   --->   "%zext_ln712_895 = zext i15 %add_ln712_3333"   --->   Operation 8606 'zext' 'zext_ln712_895' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8607 [1/1] (1.53ns)   --->   "%add_ln712_3334 = add i16 %zext_ln712_895, i16 %zext_ln712_892"   --->   Operation 8607 'add' 'add_ln712_3334' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3337 = add i14 %sext_ln42_106, i14 %sext_ln1171_418"   --->   Operation 8608 'add' 'add_ln712_3337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8609 [1/1] (0.00ns)   --->   "%sext_ln712_998 = sext i11 %add_ln712_3339"   --->   Operation 8609 'sext' 'sext_ln712_998' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8610 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3340 = add i14 %sext_ln712_998, i14 %add_ln712_3337"   --->   Operation 8610 'add' 'add_ln712_3340' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8611 [1/1] (0.00ns)   --->   "%sext_ln712_1000 = sext i13 %add_ln712_3341"   --->   Operation 8611 'sext' 'sext_ln712_1000' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8612 [1/1] (0.00ns)   --->   "%sext_ln712_1002 = sext i13 %add_ln712_3343"   --->   Operation 8612 'sext' 'sext_ln712_1002' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8613 [1/1] (1.53ns)   --->   "%add_ln712_3344 = add i14 %sext_ln712_1002, i14 %sext_ln712_1000"   --->   Operation 8613 'add' 'add_ln712_3344' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8614 [1/1] (0.00ns)   --->   "%sext_ln712_1005 = sext i11 %add_ln712_3346"   --->   Operation 8614 'sext' 'sext_ln712_1005' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8615 [1/1] (0.00ns)   --->   "%sext_ln712_1006 = sext i13 %add_ln712_3348"   --->   Operation 8615 'sext' 'sext_ln712_1006' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8616 [1/1] (1.53ns)   --->   "%add_ln712_3349 = add i14 %sext_ln712_1006, i14 %sext_ln712_1005"   --->   Operation 8616 'add' 'add_ln712_3349' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8617 [1/1] (0.00ns)   --->   "%zext_ln712_899 = zext i12 %add_ln712_3360"   --->   Operation 8617 'zext' 'zext_ln712_899' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8618 [1/1] (0.00ns)   --->   "%zext_ln712_900 = zext i12 %add_ln712_3362"   --->   Operation 8618 'zext' 'zext_ln712_900' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3365 = add i15 %add_ln712_3364, i15 %zext_ln712_900"   --->   Operation 8619 'add' 'add_ln712_3365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8620 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3366 = add i15 %add_ln712_3365, i15 %zext_ln712_899"   --->   Operation 8620 'add' 'add_ln712_3366' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8621 [1/1] (0.00ns)   --->   "%zext_ln712_905 = zext i12 %add_ln712_3372"   --->   Operation 8621 'zext' 'zext_ln712_905' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8622 [1/1] (0.00ns)   --->   "%zext_ln712_906 = zext i9 %add_ln712_3373"   --->   Operation 8622 'zext' 'zext_ln712_906' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8623 [1/1] (1.36ns)   --->   "%add_ln712_3374 = add i10 %zext_ln712_906, i10 832"   --->   Operation 8623 'add' 'add_ln712_3374' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8624 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i10 %add_ln712_3374"   --->   Operation 8624 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8625 [1/1] (1.54ns)   --->   "%add_ln712_3375 = add i14 %sext_ln712_15, i14 %zext_ln712_905"   --->   Operation 8625 'add' 'add_ln712_3375' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8626 [1/1] (1.53ns)   --->   "%add_ln712_3379 = add i16 %zext_ln712, i16 %sext_ln717_472"   --->   Operation 8626 'add' 'add_ln712_3379' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8627 [1/1] (0.00ns)   --->   "%sext_ln712_1011 = sext i12 %add_ln712_3384"   --->   Operation 8627 'sext' 'sext_ln712_1011' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8628 [1/1] (0.00ns)   --->   "%sext_ln712_1012 = sext i12 %add_ln712_3385"   --->   Operation 8628 'sext' 'sext_ln712_1012' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3386 = add i13 %sext_ln712_1012, i13 %sext_ln42_152"   --->   Operation 8629 'add' 'add_ln712_3386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8630 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3387 = add i13 %add_ln712_3386, i13 %sext_ln712_1011"   --->   Operation 8630 'add' 'add_ln712_3387' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8631 [1/1] (0.00ns)   --->   "%sext_ln712_1015 = sext i12 %add_ln712_3390"   --->   Operation 8631 'sext' 'sext_ln712_1015' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8632 [1/1] (0.00ns)   --->   "%sext_ln712_1016 = sext i12 %add_ln712_3392"   --->   Operation 8632 'sext' 'sext_ln712_1016' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8633 [1/1] (1.54ns)   --->   "%add_ln712_3393 = add i13 %sext_ln712_1016, i13 %sext_ln712_1015"   --->   Operation 8633 'add' 'add_ln712_3393' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8634 [1/1] (0.00ns)   --->   "%sext_ln712_1018 = sext i12 %add_ln712_3394"   --->   Operation 8634 'sext' 'sext_ln712_1018' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8635 [1/1] (1.53ns)   --->   "%add_ln712_3395 = add i14 %sext_ln712_1018, i14 %sext_ln42_251"   --->   Operation 8635 'add' 'add_ln712_3395' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3396 = add i13 %sext_ln1171_642, i13 %sext_ln717_1052"   --->   Operation 8636 'add' 'add_ln712_3396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8637 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3397 = add i13 %add_ln712_3396, i13 %sext_ln717_1009"   --->   Operation 8637 'add' 'add_ln712_3397' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8638 [1/1] (0.00ns)   --->   "%sext_ln712_1022 = sext i12 %add_ln712_3402"   --->   Operation 8638 'sext' 'sext_ln712_1022' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8639 [1/1] (0.00ns)   --->   "%zext_ln712_907 = zext i15 %add_ln712_3404"   --->   Operation 8639 'zext' 'zext_ln712_907' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8640 [1/1] (1.53ns)   --->   "%add_ln712_3405 = add i16 %zext_ln712_907, i16 %sext_ln712_1022"   --->   Operation 8640 'add' 'add_ln712_3405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3407 = add i15 %add_ln712_3406, i15 %zext_ln42_371"   --->   Operation 8641 'add' 'add_ln712_3407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8642 [1/1] (0.00ns)   --->   "%zext_ln712_908 = zext i12 %add_ln712_3409"   --->   Operation 8642 'zext' 'zext_ln712_908' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8643 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3410 = add i15 %zext_ln712_908, i15 %add_ln712_3407"   --->   Operation 8643 'add' 'add_ln712_3410' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8644 [1/1] (0.00ns)   --->   "%zext_ln712_911 = zext i15 %add_ln712_3413"   --->   Operation 8644 'zext' 'zext_ln712_911' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8645 [1/1] (0.00ns)   --->   "%zext_ln712_913 = zext i15 %add_ln712_3415"   --->   Operation 8645 'zext' 'zext_ln712_913' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3416 = add i16 %zext_ln712_913, i16 %zext_ln712_911"   --->   Operation 8646 'add' 'add_ln712_3416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8647 [1/1] (0.00ns)   --->   "%zext_ln712_915 = zext i15 %add_ln712_3421"   --->   Operation 8647 'zext' 'zext_ln712_915' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8648 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3422 = add i16 %zext_ln712_915, i16 %add_ln712_3416"   --->   Operation 8648 'add' 'add_ln712_3422' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8649 [1/1] (0.00ns)   --->   "%sext_ln712_1023 = sext i13 %add_ln712_3425"   --->   Operation 8649 'sext' 'sext_ln712_1023' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8650 [1/1] (0.00ns)   --->   "%sext_ln712_1024 = sext i13 %add_ln712_3427"   --->   Operation 8650 'sext' 'sext_ln712_1024' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8651 [1/1] (1.53ns)   --->   "%add_ln712_3428 = add i14 %sext_ln712_1024, i14 %sext_ln712_1023"   --->   Operation 8651 'add' 'add_ln712_3428' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8652 [1/1] (0.00ns)   --->   "%sext_ln712_1025 = sext i14 %add_ln712_3428"   --->   Operation 8652 'sext' 'sext_ln712_1025' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8653 [1/1] (0.00ns)   --->   "%sext_ln712_1026 = sext i13 %add_ln712_3430"   --->   Operation 8653 'sext' 'sext_ln712_1026' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8654 [1/1] (0.00ns)   --->   "%sext_ln712_1027 = sext i13 %add_ln712_3432"   --->   Operation 8654 'sext' 'sext_ln712_1027' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8655 [1/1] (1.53ns)   --->   "%add_ln712_3433 = add i14 %sext_ln712_1027, i14 %sext_ln712_1026"   --->   Operation 8655 'add' 'add_ln712_3433' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8656 [1/1] (0.00ns)   --->   "%sext_ln712_1028 = sext i14 %add_ln712_3433"   --->   Operation 8656 'sext' 'sext_ln712_1028' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8657 [1/1] (1.52ns)   --->   "%add_ln712_3434 = add i15 %sext_ln712_1028, i15 %sext_ln712_1025"   --->   Operation 8657 'add' 'add_ln712_3434' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3436 = add i14 %add_ln712_3435, i14 %sext_ln1171_472"   --->   Operation 8658 'add' 'add_ln712_3436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8659 [1/1] (0.00ns)   --->   "%sext_ln712_1031 = sext i13 %add_ln712_3438"   --->   Operation 8659 'sext' 'sext_ln712_1031' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8660 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3439 = add i14 %sext_ln712_1031, i14 %add_ln712_3436"   --->   Operation 8660 'add' 'add_ln712_3439' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8661 [1/1] (0.00ns)   --->   "%sext_ln712_1037 = sext i12 %add_ln712_3447"   --->   Operation 8661 'sext' 'sext_ln712_1037' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8662 [1/1] (0.00ns)   --->   "%zext_ln712_916 = zext i15 %add_ln712_3448"   --->   Operation 8662 'zext' 'zext_ln712_916' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3449 = add i16 %zext_ln712_916, i16 %sext_ln717_1107"   --->   Operation 8663 'add' 'add_ln712_3449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8664 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3450 = add i16 %add_ln712_3449, i16 %sext_ln712_1037"   --->   Operation 8664 'add' 'add_ln712_3450' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8665 [1/1] (0.00ns)   --->   "%zext_ln712_917 = zext i15 %add_ln712_3451"   --->   Operation 8665 'zext' 'zext_ln712_917' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3452 = add i16 %zext_ln712_917, i16 %zext_ln717_794"   --->   Operation 8666 'add' 'add_ln712_3452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8667 [1/1] (0.00ns)   --->   "%zext_ln712_918 = zext i12 %add_ln712_3454"   --->   Operation 8667 'zext' 'zext_ln712_918' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8668 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3455 = add i16 %zext_ln712_918, i16 %add_ln712_3452"   --->   Operation 8668 'add' 'add_ln712_3455' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8669 [1/1] (0.00ns)   --->   "%zext_ln712_921 = zext i15 %add_ln712_3461"   --->   Operation 8669 'zext' 'zext_ln712_921' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8670 [1/1] (0.00ns)   --->   "%zext_ln712_925 = zext i15 %add_ln712_3466"   --->   Operation 8670 'zext' 'zext_ln712_925' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8671 [1/1] (1.53ns)   --->   "%add_ln712_3467 = add i16 %zext_ln712_925, i16 %zext_ln712_921"   --->   Operation 8671 'add' 'add_ln712_3467' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8672 [1/1] (0.00ns)   --->   "%sext_ln712_1039 = sext i14 %add_ln712_3471"   --->   Operation 8672 'sext' 'sext_ln712_1039' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8673 [1/1] (0.00ns)   --->   "%sext_ln712_1041 = sext i14 %add_ln712_3473"   --->   Operation 8673 'sext' 'sext_ln712_1041' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8674 [1/1] (1.52ns)   --->   "%add_ln712_3474 = add i15 %sext_ln712_1041, i15 %sext_ln712_1039"   --->   Operation 8674 'add' 'add_ln712_3474' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8675 [1/1] (0.00ns)   --->   "%sext_ln712_1042 = sext i15 %add_ln712_3474"   --->   Operation 8675 'sext' 'sext_ln712_1042' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8676 [1/1] (0.00ns)   --->   "%sext_ln712_1043 = sext i13 %add_ln712_3476"   --->   Operation 8676 'sext' 'sext_ln712_1043' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8677 [1/1] (0.00ns)   --->   "%sext_ln712_1044 = sext i13 %add_ln712_3478"   --->   Operation 8677 'sext' 'sext_ln712_1044' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8678 [1/1] (1.53ns)   --->   "%add_ln712_3479 = add i14 %sext_ln712_1044, i14 %sext_ln712_1043"   --->   Operation 8678 'add' 'add_ln712_3479' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8679 [1/1] (0.00ns)   --->   "%sext_ln712_1045 = sext i14 %add_ln712_3479"   --->   Operation 8679 'sext' 'sext_ln712_1045' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8680 [1/1] (1.53ns)   --->   "%add_ln712_3480 = add i16 %sext_ln712_1045, i16 %sext_ln712_1042"   --->   Operation 8680 'add' 'add_ln712_3480' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8681 [1/1] (0.00ns)   --->   "%sext_ln712_1054 = sext i13 %add_ln712_3493"   --->   Operation 8681 'sext' 'sext_ln712_1054' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8682 [1/1] (1.53ns)   --->   "%add_ln712_3494 = add i14 %sext_ln712_1054, i14 %sext_ln42_337"   --->   Operation 8682 'add' 'add_ln712_3494' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8683 [1/1] (0.00ns)   --->   "%sext_ln712_1055 = sext i14 %add_ln712_3494"   --->   Operation 8683 'sext' 'sext_ln712_1055' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8684 [1/1] (0.00ns)   --->   "%zext_ln712_926 = zext i12 %add_ln712_3496"   --->   Operation 8684 'zext' 'zext_ln712_926' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8685 [1/1] (1.52ns)   --->   "%add_ln712_3497 = add i15 %zext_ln712_926, i15 %sext_ln712_1055"   --->   Operation 8685 'add' 'add_ln712_3497' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8686 [1/1] (0.00ns)   --->   "%zext_ln712_928 = zext i15 %add_ln712_3499"   --->   Operation 8686 'zext' 'zext_ln712_928' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8687 [1/1] (0.00ns)   --->   "%zext_ln712_929 = zext i15 %add_ln712_3500"   --->   Operation 8687 'zext' 'zext_ln712_929' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3501 = add i16 %zext_ln712_929, i16 %zext_ln717_757"   --->   Operation 8688 'add' 'add_ln712_3501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8689 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3502 = add i16 %add_ln712_3501, i16 %zext_ln712_928"   --->   Operation 8689 'add' 'add_ln712_3502' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3508 = add i16 %add_ln712_3507, i16 %add_ln712_3505"   --->   Operation 8690 'add' 'add_ln712_3508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8691 [1/1] (0.00ns)   --->   "%zext_ln712_934 = zext i13 %add_ln712_3513"   --->   Operation 8691 'zext' 'zext_ln712_934' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8692 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3514 = add i16 %zext_ln712_934, i16 %add_ln712_3508"   --->   Operation 8692 'add' 'add_ln712_3514' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8693 [1/1] (0.00ns)   --->   "%sext_ln712_1057 = sext i11 %add_ln712_3517"   --->   Operation 8693 'sext' 'sext_ln712_1057' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8694 [1/1] (0.00ns)   --->   "%sext_ln712_1058 = sext i12 %add_ln712_3519"   --->   Operation 8694 'sext' 'sext_ln712_1058' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8695 [1/1] (1.54ns)   --->   "%add_ln712_3520 = add i13 %sext_ln712_1058, i13 %sext_ln712_1057"   --->   Operation 8695 'add' 'add_ln712_3520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3522 = add i14 %sext_ln1171_505, i14 %sext_ln1171_539"   --->   Operation 8696 'add' 'add_ln712_3522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8697 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3523 = add i14 %add_ln712_3522, i14 %sext_ln717_662"   --->   Operation 8697 'add' 'add_ln712_3523' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8698 [1/1] (0.00ns)   --->   "%sext_ln712_1063 = sext i12 %add_ln712_3526"   --->   Operation 8698 'sext' 'sext_ln712_1063' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8699 [1/1] (0.00ns)   --->   "%sext_ln712_1064 = sext i11 %add_ln712_3528"   --->   Operation 8699 'sext' 'sext_ln712_1064' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8700 [1/1] (1.54ns)   --->   "%add_ln712_3529 = add i13 %sext_ln712_1064, i13 %sext_ln712_1063"   --->   Operation 8700 'add' 'add_ln712_3529' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8701 [1/1] (0.00ns)   --->   "%zext_ln712_935 = zext i15 %add_ln712_3530"   --->   Operation 8701 'zext' 'zext_ln712_935' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8702 [1/1] (1.53ns)   --->   "%add_ln712_3531 = add i16 %zext_ln712_935, i16 %sext_ln717_1030"   --->   Operation 8702 'add' 'add_ln712_3531' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8703 [1/1] (0.00ns)   --->   "%zext_ln712_943 = zext i15 %add_ln712_3549"   --->   Operation 8703 'zext' 'zext_ln712_943' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8704 [1/1] (0.00ns)   --->   "%zext_ln712_945 = zext i15 %add_ln712_3551"   --->   Operation 8704 'zext' 'zext_ln712_945' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3553 = add i16 %add_ln712_3552, i16 %zext_ln712_945"   --->   Operation 8705 'add' 'add_ln712_3553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8706 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3554 = add i16 %add_ln712_3553, i16 %zext_ln712_943"   --->   Operation 8706 'add' 'add_ln712_3554' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3557 = add i14 %sext_ln717_460, i14 %sext_ln42_114"   --->   Operation 8707 'add' 'add_ln712_3557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8708 [1/1] (0.00ns)   --->   "%sext_ln712_1066 = sext i11 %add_ln712_3559"   --->   Operation 8708 'sext' 'sext_ln712_1066' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8709 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3560 = add i14 %sext_ln712_1066, i14 %add_ln712_3557"   --->   Operation 8709 'add' 'add_ln712_3560' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8710 [1/1] (0.00ns)   --->   "%sext_ln712_1068 = sext i13 %add_ln712_3561"   --->   Operation 8710 'sext' 'sext_ln712_1068' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8711 [1/1] (0.00ns)   --->   "%sext_ln712_1069 = sext i13 %add_ln712_3562"   --->   Operation 8711 'sext' 'sext_ln712_1069' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8712 [1/1] (1.53ns)   --->   "%add_ln712_3563 = add i14 %sext_ln712_1069, i14 %sext_ln42_193"   --->   Operation 8712 'add' 'add_ln712_3563' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8713 [1/1] (0.00ns)   --->   "%sext_ln712_1070 = sext i14 %add_ln712_3563"   --->   Operation 8713 'sext' 'sext_ln712_1070' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8714 [1/1] (1.52ns)   --->   "%add_ln712_3564 = add i15 %sext_ln712_1070, i15 %sext_ln712_1068"   --->   Operation 8714 'add' 'add_ln712_3564' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3580 = add i15 %zext_ln42_434, i15 %zext_ln717_861"   --->   Operation 8715 'add' 'add_ln712_3580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8716 [1/1] (0.00ns)   --->   "%zext_ln712_950 = zext i13 %add_ln712_3582"   --->   Operation 8716 'zext' 'zext_ln712_950' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8717 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3583 = add i15 %zext_ln712_950, i15 %add_ln712_3580"   --->   Operation 8717 'add' 'add_ln712_3583' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8718 [1/1] (0.00ns)   --->   "%zext_ln712_952 = zext i15 %add_ln712_3585"   --->   Operation 8718 'zext' 'zext_ln712_952' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8719 [1/1] (0.00ns)   --->   "%zext_ln712_953 = zext i12 %add_ln712_3587"   --->   Operation 8719 'zext' 'zext_ln712_953' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3588 = add i16 %zext_ln712_953, i16 %zext_ln712_952"   --->   Operation 8720 'add' 'add_ln712_3588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8721 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i13 %add_ln712_3592"   --->   Operation 8721 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8722 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3593 = add i16 %sext_ln712_19, i16 %add_ln712_3588"   --->   Operation 8722 'add' 'add_ln712_3593' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8723 [1/1] (1.54ns)   --->   "%add_ln712_3596 = add i13 %sext_ln1171_427, i13 %sext_ln717_637"   --->   Operation 8723 'add' 'add_ln712_3596' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8724 [1/1] (0.00ns)   --->   "%sext_ln712_1077 = sext i13 %add_ln712_3596"   --->   Operation 8724 'sext' 'sext_ln712_1077' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8725 [1/1] (0.00ns)   --->   "%sext_ln712_1078 = sext i14 %add_ln712_3598"   --->   Operation 8725 'sext' 'sext_ln712_1078' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8726 [1/1] (1.52ns)   --->   "%add_ln712_3599 = add i15 %sext_ln712_1078, i15 %sext_ln712_1077"   --->   Operation 8726 'add' 'add_ln712_3599' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8727 [1/1] (0.00ns)   --->   "%sext_ln712_1084 = sext i12 %add_ln712_3605"   --->   Operation 8727 'sext' 'sext_ln712_1084' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8728 [1/1] (0.00ns)   --->   "%sext_ln712_1085 = sext i14 %add_ln712_3607"   --->   Operation 8728 'sext' 'sext_ln712_1085' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8729 [1/1] (1.52ns)   --->   "%add_ln712_3608 = add i15 %sext_ln712_1085, i15 %sext_ln712_1084"   --->   Operation 8729 'add' 'add_ln712_3608' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8730 [1/1] (0.00ns)   --->   "%zext_ln712_956 = zext i15 %add_ln712_3610"   --->   Operation 8730 'zext' 'zext_ln712_956' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8731 [1/1] (1.53ns)   --->   "%add_ln712_3611 = add i16 %zext_ln712_956, i16 %zext_ln717_596"   --->   Operation 8731 'add' 'add_ln712_3611' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8732 [1/1] (0.00ns)   --->   "%zext_ln712_957 = zext i12 %add_ln712_3615"   --->   Operation 8732 'zext' 'zext_ln712_957' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8733 [1/1] (0.00ns)   --->   "%zext_ln712_958 = zext i15 %add_ln712_3616"   --->   Operation 8733 'zext' 'zext_ln712_958' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3617 = add i16 %zext_ln712_958, i16 %zext_ln717_758"   --->   Operation 8734 'add' 'add_ln712_3617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8735 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3618 = add i16 %add_ln712_3617, i16 %zext_ln712_957"   --->   Operation 8735 'add' 'add_ln712_3618' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8736 [1/1] (0.00ns)   --->   "%zext_ln712_962 = zext i15 %add_ln712_3624"   --->   Operation 8736 'zext' 'zext_ln712_962' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8737 [1/1] (0.00ns)   --->   "%zext_ln712_964 = zext i15 %add_ln712_3626"   --->   Operation 8737 'zext' 'zext_ln712_964' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3627 = add i16 %zext_ln712_964, i16 %zext_ln712_962"   --->   Operation 8738 'add' 'add_ln712_3627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8739 [1/1] (0.00ns)   --->   "%zext_ln712_969 = zext i12 %add_ln712_3632"   --->   Operation 8739 'zext' 'zext_ln712_969' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8740 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3633 = add i16 %zext_ln712_969, i16 %add_ln712_3627"   --->   Operation 8740 'add' 'add_ln712_3633' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8741 [1/1] (0.00ns)   --->   "%sext_ln712_1087 = sext i13 %add_ln712_3636"   --->   Operation 8741 'sext' 'sext_ln712_1087' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8742 [1/1] (0.00ns)   --->   "%sext_ln712_1088 = sext i13 %add_ln712_3638"   --->   Operation 8742 'sext' 'sext_ln712_1088' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8743 [1/1] (1.53ns)   --->   "%add_ln712_3639 = add i14 %sext_ln712_1088, i14 %sext_ln712_1087"   --->   Operation 8743 'add' 'add_ln712_3639' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3641 = add i13 %sext_ln1171_517, i13 %sext_ln717_787"   --->   Operation 8744 'add' 'add_ln712_3641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8745 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3642 = add i13 %add_ln712_3641, i13 %sext_ln1171_512"   --->   Operation 8745 'add' 'add_ln712_3642' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8746 [1/1] (1.54ns)   --->   "%add_ln712_3645 = add i13 %sext_ln1171_535, i13 %sext_ln1171_552"   --->   Operation 8746 'add' 'add_ln712_3645' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8747 [1/1] (0.00ns)   --->   "%sext_ln712_1094 = sext i13 %add_ln712_3645"   --->   Operation 8747 'sext' 'sext_ln712_1094' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8748 [1/1] (0.00ns)   --->   "%sext_ln712_1096 = sext i13 %add_ln712_3647"   --->   Operation 8748 'sext' 'sext_ln712_1096' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8749 [1/1] (1.53ns)   --->   "%add_ln712_3648 = add i14 %sext_ln712_1096, i14 %sext_ln712_1094"   --->   Operation 8749 'add' 'add_ln712_3648' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8750 [1/1] (1.41ns)   --->   "%add_ln712_3656 = add i12 %sext_ln717_1081, i12 %zext_ln42_650"   --->   Operation 8750 'add' 'add_ln712_3656' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8751 [1/1] (0.00ns)   --->   "%sext_ln712_1102 = sext i12 %add_ln712_3656"   --->   Operation 8751 'sext' 'sext_ln712_1102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8752 [1/1] (0.00ns)   --->   "%zext_ln712_970 = zext i15 %add_ln712_3658"   --->   Operation 8752 'zext' 'zext_ln712_970' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8753 [1/1] (1.53ns)   --->   "%add_ln712_3659 = add i16 %zext_ln712_970, i16 %sext_ln712_1102"   --->   Operation 8753 'add' 'add_ln712_3659' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8754 [1/1] (0.00ns)   --->   "%zext_ln712_972 = zext i12 %add_ln712_3661"   --->   Operation 8754 'zext' 'zext_ln712_972' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8755 [1/1] (0.00ns)   --->   "%zext_ln712_973 = zext i12 %add_ln712_3663"   --->   Operation 8755 'zext' 'zext_ln712_973' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8756 [1/1] (1.54ns)   --->   "%add_ln712_3664 = add i13 %zext_ln712_973, i13 %zext_ln712_972"   --->   Operation 8756 'add' 'add_ln712_3664' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8757 [1/1] (0.00ns)   --->   "%zext_ln712_977 = zext i13 %add_ln712_3669"   --->   Operation 8757 'zext' 'zext_ln712_977' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8758 [1/1] (0.00ns)   --->   "%zext_ln712_979 = zext i10 %add_ln712_3673"   --->   Operation 8758 'zext' 'zext_ln712_979' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3674 = add i16 %zext_ln712_979, i16 %add_ln712_3671"   --->   Operation 8759 'add' 'add_ln712_3674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8760 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3675 = add i16 %add_ln712_3674, i16 %zext_ln712_977"   --->   Operation 8760 'add' 'add_ln712_3675' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8761 [1/1] (0.00ns)   --->   "%sext_ln712_1103 = sext i13 %add_ln712_3678"   --->   Operation 8761 'sext' 'sext_ln712_1103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3679 = add i14 %sext_ln712_1103, i14 %sext_ln42_95"   --->   Operation 8762 'add' 'add_ln712_3679' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8763 [1/1] (0.00ns)   --->   "%sext_ln712_1105 = sext i13 %add_ln712_3681"   --->   Operation 8763 'sext' 'sext_ln712_1105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8764 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3682 = add i14 %sext_ln712_1105, i14 %add_ln712_3679"   --->   Operation 8764 'add' 'add_ln712_3682' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8765 [1/1] (1.54ns)   --->   "%add_ln712_3683 = add i13 %sext_ln42_181, i13 %sext_ln42_227"   --->   Operation 8765 'add' 'add_ln712_3683' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8766 [1/1] (0.00ns)   --->   "%sext_ln712_1107 = sext i13 %add_ln712_3683"   --->   Operation 8766 'sext' 'sext_ln712_1107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8767 [1/1] (1.53ns)   --->   "%add_ln712_3684 = add i14 %sext_ln712_1107, i14 %sext_ln717_676"   --->   Operation 8767 'add' 'add_ln712_3684' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8768 [1/1] (1.52ns)   --->   "%add_ln712_3691 = add i15 %zext_ln717_661, i15 %zext_ln717_695"   --->   Operation 8768 'add' 'add_ln712_3691' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8769 [1/1] (0.00ns)   --->   "%zext_ln712_981 = zext i15 %add_ln712_3691"   --->   Operation 8769 'zext' 'zext_ln712_981' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8770 [1/1] (1.53ns)   --->   "%add_ln712_3692 = add i16 %zext_ln712_981, i16 %zext_ln717_650"   --->   Operation 8770 'add' 'add_ln712_3692' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8771 [1/1] (0.00ns)   --->   "%zext_ln712_982 = zext i15 %add_ln712_3695"   --->   Operation 8771 'zext' 'zext_ln712_982' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8772 [1/1] (0.00ns)   --->   "%zext_ln712_984 = zext i15 %add_ln712_3697"   --->   Operation 8772 'zext' 'zext_ln712_984' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8773 [1/1] (1.53ns)   --->   "%add_ln712_3698 = add i16 %zext_ln712_984, i16 %zext_ln712_982"   --->   Operation 8773 'add' 'add_ln712_3698' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8774 [1/1] (0.00ns)   --->   "%zext_ln712_985 = zext i11 %add_ln712_3702"   --->   Operation 8774 'zext' 'zext_ln712_985' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3704 = add i15 %add_ln712_3703, i15 %zext_ln42_449"   --->   Operation 8775 'add' 'add_ln712_3704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8776 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3705 = add i15 %add_ln712_3704, i15 %zext_ln712_985"   --->   Operation 8776 'add' 'add_ln712_3705' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8777 [1/1] (0.00ns)   --->   "%zext_ln712_987 = zext i15 %add_ln712_3707"   --->   Operation 8777 'zext' 'zext_ln712_987' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8778 [1/1] (0.00ns)   --->   "%zext_ln712_988 = zext i15 %add_ln712_3709"   --->   Operation 8778 'zext' 'zext_ln712_988' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8779 [1/1] (1.53ns)   --->   "%add_ln712_3710 = add i16 %zext_ln712_988, i16 %zext_ln712_987"   --->   Operation 8779 'add' 'add_ln712_3710' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8780 [1/1] (0.00ns)   --->   "%zext_ln712_991 = zext i12 %add_ln712_3715"   --->   Operation 8780 'zext' 'zext_ln712_991' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3716 = add i16 %zext_ln712_991, i16 %add_ln712_3713"   --->   Operation 8781 'add' 'add_ln712_3716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8782 [1/1] (0.00ns)   --->   "%zext_ln712_997 = zext i11 %add_ln712_3722"   --->   Operation 8782 'zext' 'zext_ln712_997' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8783 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3723 = add i16 %zext_ln712_997, i16 %add_ln712_3716"   --->   Operation 8783 'add' 'add_ln712_3723' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8784 [1/1] (0.00ns)   --->   "%sext_ln712_1111 = sext i12 %add_ln712_3726"   --->   Operation 8784 'sext' 'sext_ln712_1111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8785 [1/1] (0.00ns)   --->   "%sext_ln712_1112 = sext i13 %add_ln712_3727"   --->   Operation 8785 'sext' 'sext_ln712_1112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3728 = add i14 %sext_ln712_1112, i14 %sext_ln42_120"   --->   Operation 8786 'add' 'add_ln712_3728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8787 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3729 = add i14 %add_ln712_3728, i14 %sext_ln712_1111"   --->   Operation 8787 'add' 'add_ln712_3729' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8788 [1/1] (0.00ns)   --->   "%sext_ln712_1118 = sext i14 %add_ln712_3737"   --->   Operation 8788 'sext' 'sext_ln712_1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8789 [1/1] (0.00ns)   --->   "%sext_ln712_1119 = sext i14 %add_ln712_3739"   --->   Operation 8789 'sext' 'sext_ln712_1119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8790 [1/1] (1.52ns)   --->   "%add_ln712_3740 = add i15 %sext_ln712_1119, i15 %sext_ln712_1118"   --->   Operation 8790 'add' 'add_ln712_3740' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8791 [1/1] (0.00ns)   --->   "%zext_ln712_1004 = zext i15 %add_ln712_3758"   --->   Operation 8791 'zext' 'zext_ln712_1004' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8792 [1/1] (0.00ns)   --->   "%zext_ln712_1005 = zext i15 %add_ln712_3760"   --->   Operation 8792 'zext' 'zext_ln712_1005' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3761 = add i16 %zext_ln712_1005, i16 %zext_ln712_1004"   --->   Operation 8793 'add' 'add_ln712_3761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8794 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3767 = add i16 %add_ln712_3766, i16 %add_ln712_3761"   --->   Operation 8794 'add' 'add_ln712_3767' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8795 [1/1] (0.00ns)   --->   "%sext_ln712_1122 = sext i14 %add_ln712_3770"   --->   Operation 8795 'sext' 'sext_ln712_1122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8796 [1/1] (0.00ns)   --->   "%sext_ln712_1123 = sext i14 %add_ln712_3772"   --->   Operation 8796 'sext' 'sext_ln712_1123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8797 [1/1] (1.52ns)   --->   "%add_ln712_3773 = add i15 %sext_ln712_1123, i15 %sext_ln712_1122"   --->   Operation 8797 'add' 'add_ln712_3773' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8798 [1/1] (0.00ns)   --->   "%sext_ln712_1124 = sext i15 %add_ln712_3773"   --->   Operation 8798 'sext' 'sext_ln712_1124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8799 [1/1] (0.00ns)   --->   "%sext_ln712_1125 = sext i13 %add_ln712_3774"   --->   Operation 8799 'sext' 'sext_ln712_1125' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8800 [1/1] (0.00ns)   --->   "%sext_ln712_1126 = sext i14 %add_ln712_3776"   --->   Operation 8800 'sext' 'sext_ln712_1126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8801 [1/1] (1.52ns)   --->   "%add_ln712_3777 = add i15 %sext_ln712_1126, i15 %sext_ln712_1125"   --->   Operation 8801 'add' 'add_ln712_3777' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8802 [1/1] (0.00ns)   --->   "%sext_ln712_1127 = sext i15 %add_ln712_3777"   --->   Operation 8802 'sext' 'sext_ln712_1127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8803 [1/1] (1.53ns)   --->   "%add_ln712_3778 = add i16 %sext_ln712_1127, i16 %sext_ln712_1124"   --->   Operation 8803 'add' 'add_ln712_3778' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8804 [1/1] (0.00ns)   --->   "%sext_ln712_1128 = sext i12 %add_ln712_3779"   --->   Operation 8804 'sext' 'sext_ln712_1128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8805 [1/1] (0.00ns)   --->   "%sext_ln712_1129 = sext i13 %add_ln712_3781"   --->   Operation 8805 'sext' 'sext_ln712_1129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8806 [1/1] (1.53ns)   --->   "%add_ln712_3782 = add i14 %sext_ln712_1129, i14 %sext_ln712_1128"   --->   Operation 8806 'add' 'add_ln712_3782' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8807 [1/1] (0.00ns)   --->   "%zext_ln712_1015 = zext i15 %add_ln712_3798"   --->   Operation 8807 'zext' 'zext_ln712_1015' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8808 [1/1] (0.00ns)   --->   "%zext_ln712_1017 = zext i12 %add_ln712_3800"   --->   Operation 8808 'zext' 'zext_ln712_1017' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3801 = add i16 %zext_ln712_1017, i16 %zext_ln712_1015"   --->   Operation 8809 'add' 'add_ln712_3801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8810 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3807 = add i16 %add_ln712_3806, i16 %add_ln712_3801"   --->   Operation 8810 'add' 'add_ln712_3807' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8811 [1/1] (0.00ns)   --->   "%sext_ln712_1132 = sext i13 %add_ln712_3810"   --->   Operation 8811 'sext' 'sext_ln712_1132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8812 [1/1] (0.00ns)   --->   "%sext_ln712_1134 = sext i13 %add_ln712_3812"   --->   Operation 8812 'sext' 'sext_ln712_1134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8813 [1/1] (1.53ns)   --->   "%add_ln712_3813 = add i14 %sext_ln712_1134, i14 %sext_ln712_1132"   --->   Operation 8813 'add' 'add_ln712_3813' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8814 [1/1] (0.00ns)   --->   "%sext_ln712_1136 = sext i13 %add_ln712_3814"   --->   Operation 8814 'sext' 'sext_ln712_1136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3816 = add i14 %add_ln712_3815, i14 %sext_ln1171_566"   --->   Operation 8815 'add' 'add_ln712_3816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8816 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3817 = add i14 %add_ln712_3816, i14 %sext_ln712_1136"   --->   Operation 8816 'add' 'add_ln712_3817' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8817 [1/1] (0.00ns)   --->   "%sext_ln712_1139 = sext i12 %add_ln712_3819"   --->   Operation 8817 'sext' 'sext_ln712_1139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3821 = add i14 %add_ln712_3820, i14 %sext_ln42_273"   --->   Operation 8818 'add' 'add_ln712_3821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8819 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3822 = add i14 %add_ln712_3821, i14 %sext_ln712_1139"   --->   Operation 8819 'add' 'add_ln712_3822' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8820 [1/1] (0.00ns)   --->   "%sext_ln712_1141 = sext i14 %add_ln712_3824"   --->   Operation 8820 'sext' 'sext_ln712_1141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8821 [1/1] (0.00ns)   --->   "%zext_ln712_1021 = zext i12 %add_ln712_3825"   --->   Operation 8821 'zext' 'zext_ln712_1021' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8822 [1/1] (1.54ns)   --->   "%add_ln712_3826 = add i13 %zext_ln712_1021, i13 %zext_ln42_276"   --->   Operation 8822 'add' 'add_ln712_3826' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8823 [1/1] (0.00ns)   --->   "%zext_ln712_1022 = zext i13 %add_ln712_3826"   --->   Operation 8823 'zext' 'zext_ln712_1022' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8824 [1/1] (1.52ns)   --->   "%add_ln712_3827 = add i15 %zext_ln712_1022, i15 %sext_ln712_1141"   --->   Operation 8824 'add' 'add_ln712_3827' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8825 [1/1] (0.00ns)   --->   "%zext_ln712_1029 = zext i15 %add_ln712_3839"   --->   Operation 8825 'zext' 'zext_ln712_1029' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3842 = add i16 %add_ln712_3841, i16 %zext_ln712_1029"   --->   Operation 8826 'add' 'add_ln712_3842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8827 [1/1] (0.00ns)   --->   "%zext_ln712_1035 = zext i11 %add_ln712_3847"   --->   Operation 8827 'zext' 'zext_ln712_1035' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8828 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3848 = add i16 %zext_ln712_1035, i16 %add_ln712_3842"   --->   Operation 8828 'add' 'add_ln712_3848' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8829 [1/1] (0.00ns)   --->   "%sext_ln712_1147 = sext i13 %add_ln712_3855"   --->   Operation 8829 'sext' 'sext_ln712_1147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8830 [1/1] (0.00ns)   --->   "%sext_ln712_1148 = sext i13 %add_ln712_3856"   --->   Operation 8830 'sext' 'sext_ln712_1148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3857 = add i14 %sext_ln712_1148, i14 %sext_ln1171_542"   --->   Operation 8831 'add' 'add_ln712_3857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8832 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3858 = add i14 %add_ln712_3857, i14 %sext_ln712_1147"   --->   Operation 8832 'add' 'add_ln712_3858' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8833 [1/1] (0.00ns)   --->   "%sext_ln712_1151 = sext i12 %add_ln712_3860"   --->   Operation 8833 'sext' 'sext_ln712_1151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8834 [1/1] (0.00ns)   --->   "%sext_ln712_1152 = sext i13 %add_ln712_3861"   --->   Operation 8834 'sext' 'sext_ln712_1152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3862 = add i14 %sext_ln712_1152, i14 %sext_ln42_300"   --->   Operation 8835 'add' 'add_ln712_3862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8836 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3863 = add i14 %add_ln712_3862, i14 %sext_ln712_1151"   --->   Operation 8836 'add' 'add_ln712_3863' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8837 [1/1] (0.00ns)   --->   "%zext_ln712_1036 = zext i11 %add_ln712_3864"   --->   Operation 8837 'zext' 'zext_ln712_1036' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8838 [1/1] (0.00ns)   --->   "%zext_ln712_1037 = zext i11 %add_ln712_3866"   --->   Operation 8838 'zext' 'zext_ln712_1037' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8839 [1/1] (1.48ns)   --->   "%add_ln712_3867 = add i12 %zext_ln712_1037, i12 %zext_ln712_1036"   --->   Operation 8839 'add' 'add_ln712_3867' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8840 [1/1] (0.00ns)   --->   "%zext_ln712_1041 = zext i15 %add_ln712_3874"   --->   Operation 8840 'zext' 'zext_ln712_1041' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8841 [1/1] (0.00ns)   --->   "%zext_ln712_1042 = zext i15 %add_ln712_3876"   --->   Operation 8841 'zext' 'zext_ln712_1042' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8842 [1/1] (1.53ns)   --->   "%add_ln712_3877 = add i16 %zext_ln712_1042, i16 %zext_ln712_1041"   --->   Operation 8842 'add' 'add_ln712_3877' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8843 [1/1] (0.00ns)   --->   "%zext_ln712_1043 = zext i15 %add_ln712_3879"   --->   Operation 8843 'zext' 'zext_ln712_1043' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3882 = add i16 %add_ln712_3881, i16 %zext_ln712_1043"   --->   Operation 8844 'add' 'add_ln712_3882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8845 [1/1] (0.00ns)   --->   "%zext_ln712_1047 = zext i15 %add_ln712_3886"   --->   Operation 8845 'zext' 'zext_ln712_1047' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8846 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3887 = add i16 %zext_ln712_1047, i16 %add_ln712_3882"   --->   Operation 8846 'add' 'add_ln712_3887' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8847 [1/1] (0.00ns)   --->   "%sext_ln712_1155 = sext i14 %add_ln712_3890"   --->   Operation 8847 'sext' 'sext_ln712_1155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3891 = add i15 %sext_ln712_1155, i15 %sext_ln42_101"   --->   Operation 8848 'add' 'add_ln712_3891' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8849 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3892 = add i15 %add_ln712_3891, i15 %sext_ln712_1122"   --->   Operation 8849 'add' 'add_ln712_3892' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8850 [1/1] (0.00ns)   --->   "%sext_ln712_1157 = sext i13 %add_ln712_3894"   --->   Operation 8850 'sext' 'sext_ln712_1157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8851 [1/1] (0.00ns)   --->   "%sext_ln712_1158 = sext i14 %add_ln712_3896"   --->   Operation 8851 'sext' 'sext_ln712_1158' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8852 [1/1] (1.52ns)   --->   "%add_ln712_3897 = add i15 %sext_ln712_1158, i15 %sext_ln712_1157"   --->   Operation 8852 'add' 'add_ln712_3897' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8853 [1/1] (0.00ns)   --->   "%sext_ln712_1160 = sext i13 %add_ln712_3899"   --->   Operation 8853 'sext' 'sext_ln712_1160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8854 [1/1] (0.00ns)   --->   "%sext_ln712_1161 = sext i13 %add_ln712_3901"   --->   Operation 8854 'sext' 'sext_ln712_1161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8855 [1/1] (1.53ns)   --->   "%add_ln712_3902 = add i14 %sext_ln712_1161, i14 %sext_ln712_1160"   --->   Operation 8855 'add' 'add_ln712_3902' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8856 [1/1] (0.00ns)   --->   "%sext_ln712_1162 = sext i14 %add_ln712_3902"   --->   Operation 8856 'sext' 'sext_ln712_1162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8857 [1/1] (0.00ns)   --->   "%sext_ln712_1165 = sext i14 %add_ln712_3907"   --->   Operation 8857 'sext' 'sext_ln712_1165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8858 [1/1] (1.52ns)   --->   "%add_ln712_3908 = add i15 %sext_ln712_1165, i15 %sext_ln712_1162"   --->   Operation 8858 'add' 'add_ln712_3908' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3915 = add i15 %add_ln712_3914, i15 %zext_ln42_399"   --->   Operation 8859 'add' 'add_ln712_3915' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8860 [1/1] (0.00ns)   --->   "%zext_ln712_1052 = zext i13 %add_ln712_3917"   --->   Operation 8860 'zext' 'zext_ln712_1052' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8861 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3918 = add i15 %zext_ln712_1052, i15 %add_ln712_3915"   --->   Operation 8861 'add' 'add_ln712_3918' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8862 [1/1] (0.00ns)   --->   "%zext_ln712_1055 = zext i12 %add_ln712_3921"   --->   Operation 8862 'zext' 'zext_ln712_1055' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3924 = add i16 %add_ln712_3923, i16 %zext_ln712_1055"   --->   Operation 8863 'add' 'add_ln712_3924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8864 [1/1] (0.00ns)   --->   "%zext_ln712_1060 = zext i15 %add_ln712_3929"   --->   Operation 8864 'zext' 'zext_ln712_1060' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8865 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3930 = add i16 %zext_ln712_1060, i16 %add_ln712_3924"   --->   Operation 8865 'add' 'add_ln712_3930' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3933 = add i13 %sext_ln717_570, i13 %sext_ln717_609"   --->   Operation 8866 'add' 'add_ln712_3933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8867 [1/1] (0.00ns)   --->   "%sext_ln712_1168 = sext i10 %add_ln712_3935"   --->   Operation 8867 'sext' 'sext_ln712_1168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8868 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3936 = add i13 %sext_ln712_1168, i13 %add_ln712_3933"   --->   Operation 8868 'add' 'add_ln712_3936' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8869 [1/1] (0.00ns)   --->   "%sext_ln712_1170 = sext i12 %add_ln712_3937"   --->   Operation 8869 'sext' 'sext_ln712_1170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3938 = add i13 %sext_ln712_1170, i13 %sext_ln1171_463"   --->   Operation 8870 'add' 'add_ln712_3938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8871 [1/1] (0.00ns)   --->   "%sext_ln712_1171 = sext i12 %add_ln712_3940"   --->   Operation 8871 'sext' 'sext_ln712_1171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8872 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3941 = add i13 %sext_ln712_1171, i13 %add_ln712_3938"   --->   Operation 8872 'add' 'add_ln712_3941' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3949 = add i15 %zext_ln717_614, i15 %zext_ln42_278"   --->   Operation 8873 'add' 'add_ln712_3949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8874 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3950 = add i15 %add_ln712_3949, i15 %zext_ln42_266"   --->   Operation 8874 'add' 'add_ln712_3950' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8875 [1/1] (0.00ns)   --->   "%zext_ln712_1062 = zext i15 %add_ln712_3954"   --->   Operation 8875 'zext' 'zext_ln712_1062' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8876 [1/1] (0.00ns)   --->   "%zext_ln712_1064 = zext i15 %add_ln712_3956"   --->   Operation 8876 'zext' 'zext_ln712_1064' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8877 [1/1] (1.53ns)   --->   "%add_ln712_3957 = add i16 %zext_ln712_1064, i16 %zext_ln712_1062"   --->   Operation 8877 'add' 'add_ln712_3957' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8878 [1/1] (0.00ns)   --->   "%zext_ln712_1065 = zext i12 %add_ln712_3958"   --->   Operation 8878 'zext' 'zext_ln712_1065' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8879 [1/1] (0.00ns)   --->   "%zext_ln712_1067 = zext i13 %add_ln712_3960"   --->   Operation 8879 'zext' 'zext_ln712_1067' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8880 [1/1] (1.53ns)   --->   "%add_ln712_3961 = add i14 %zext_ln712_1067, i14 %zext_ln712_1065"   --->   Operation 8880 'add' 'add_ln712_3961' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8881 [1/1] (0.00ns)   --->   "%zext_ln712_1069 = zext i15 %add_ln712_3963"   --->   Operation 8881 'zext' 'zext_ln712_1069' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8882 [1/1] (0.00ns)   --->   "%zext_ln712_1070 = zext i15 %add_ln712_3965"   --->   Operation 8882 'zext' 'zext_ln712_1070' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3966 = add i16 %zext_ln712_1070, i16 %zext_ln712_1069"   --->   Operation 8883 'add' 'add_ln712_3966' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8884 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3972 = add i16 %add_ln712_3971, i16 %add_ln712_3966"   --->   Operation 8884 'add' 'add_ln712_3972' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8885 [1/1] (0.00ns)   --->   "%sext_ln712_1180 = sext i13 %add_ln712_3975"   --->   Operation 8885 'sext' 'sext_ln712_1180' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8886 [1/1] (0.00ns)   --->   "%sext_ln712_1181 = sext i14 %add_ln712_3976"   --->   Operation 8886 'sext' 'sext_ln712_1181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3977 = add i15 %sext_ln712_1181, i15 %sext_ln717_496"   --->   Operation 8887 'add' 'add_ln712_3977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8888 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3978 = add i15 %add_ln712_3977, i15 %sext_ln712_1180"   --->   Operation 8888 'add' 'add_ln712_3978' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8889 [1/1] (0.00ns)   --->   "%sext_ln712_1184 = sext i13 %add_ln712_3980"   --->   Operation 8889 'sext' 'sext_ln712_1184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8890 [1/1] (0.00ns)   --->   "%sext_ln712_1185 = sext i11 %add_ln712_3981"   --->   Operation 8890 'sext' 'sext_ln712_1185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3982 = add i14 %sext_ln712_1185, i14 %sext_ln717_708"   --->   Operation 8891 'add' 'add_ln712_3982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8892 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3983 = add i14 %add_ln712_3982, i14 %sext_ln712_1184"   --->   Operation 8892 'add' 'add_ln712_3983' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8893 [1/1] (0.00ns)   --->   "%sext_ln712_1187 = sext i13 %add_ln712_3985"   --->   Operation 8893 'sext' 'sext_ln712_1187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3986 = add i14 %sext_ln712_1187, i14 %sext_ln42_211"   --->   Operation 8894 'add' 'add_ln712_3986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8895 [1/1] (0.00ns)   --->   "%sext_ln712_1188 = sext i13 %add_ln712_3988"   --->   Operation 8895 'sext' 'sext_ln712_1188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8896 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3989 = add i14 %sext_ln712_1188, i14 %add_ln712_3986"   --->   Operation 8896 'add' 'add_ln712_3989' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8897 [1/1] (0.00ns)   --->   "%sext_ln712_1196 = sext i12 %add_ln712_3997"   --->   Operation 8897 'sext' 'sext_ln712_1196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8898 [1/1] (0.00ns)   --->   "%zext_ln712_1074 = zext i12 %add_ln712_3998"   --->   Operation 8898 'zext' 'zext_ln712_1074' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3999 = add i14 %zext_ln712_1074, i14 %sext_ln717_1074"   --->   Operation 8899 'add' 'add_ln712_3999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8900 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_4000 = add i14 %add_ln712_3999, i14 %sext_ln712_1196"   --->   Operation 8900 'add' 'add_ln712_4000' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8901 [1/1] (0.00ns)   --->   "%zext_ln712_1075 = zext i13 %add_ln712_4002"   --->   Operation 8901 'zext' 'zext_ln712_1075' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8902 [1/1] (0.00ns)   --->   "%zext_ln712_1076 = zext i15 %add_ln712_4003"   --->   Operation 8902 'zext' 'zext_ln712_1076' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4004 = add i16 %zext_ln712_1076, i16 %zext_ln717_740"   --->   Operation 8903 'add' 'add_ln712_4004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8904 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4005 = add i16 %add_ln712_4004, i16 %zext_ln712_1075"   --->   Operation 8904 'add' 'add_ln712_4005' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8905 [1/1] (0.00ns)   --->   "%zext_ln712_1078 = zext i15 %add_ln712_4008"   --->   Operation 8905 'zext' 'zext_ln712_1078' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8906 [1/1] (0.00ns)   --->   "%zext_ln712_1079 = zext i15 %add_ln712_4010"   --->   Operation 8906 'zext' 'zext_ln712_1079' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4011 = add i16 %zext_ln712_1079, i16 %zext_ln712_1078"   --->   Operation 8907 'add' 'add_ln712_4011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8908 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4016 = add i16 %add_ln712_4015, i16 %add_ln712_4011"   --->   Operation 8908 'add' 'add_ln712_4016' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8909 [1/1] (0.00ns)   --->   "%sext_ln712_1198 = sext i13 %add_ln712_4019"   --->   Operation 8909 'sext' 'sext_ln712_1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8910 [1/1] (0.00ns)   --->   "%sext_ln712_1199 = sext i13 %add_ln712_4021"   --->   Operation 8910 'sext' 'sext_ln712_1199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8911 [1/1] (1.53ns)   --->   "%add_ln712_4022 = add i14 %sext_ln712_1199, i14 %sext_ln712_1198"   --->   Operation 8911 'add' 'add_ln712_4022' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8912 [1/1] (1.54ns)   --->   "%add_ln712_4024 = add i13 %sext_ln1171_504, i13 %sext_ln1171_533"   --->   Operation 8912 'add' 'add_ln712_4024' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8913 [1/1] (0.00ns)   --->   "%sext_ln712_1202 = sext i13 %add_ln712_4024"   --->   Operation 8913 'sext' 'sext_ln712_1202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8914 [1/1] (1.53ns)   --->   "%add_ln712_4025 = add i14 %sext_ln712_1202, i14 %sext_ln1171_499"   --->   Operation 8914 'add' 'add_ln712_4025' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8915 [1/1] (1.53ns)   --->   "%add_ln712_4028 = add i14 %sext_ln1171_539, i14 %sext_ln1171_553"   --->   Operation 8915 'add' 'add_ln712_4028' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4044 = add i15 %add_ln712_4043, i15 %zext_ln42_325"   --->   Operation 8916 'add' 'add_ln712_4044' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8917 [1/1] (0.00ns)   --->   "%zext_ln712_1086 = zext i13 %add_ln712_4046"   --->   Operation 8917 'zext' 'zext_ln712_1086' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8918 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4047 = add i15 %zext_ln712_1086, i15 %add_ln712_4044"   --->   Operation 8918 'add' 'add_ln712_4047' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8919 [1/1] (0.00ns)   --->   "%zext_ln712_1089 = zext i15 %add_ln712_4052"   --->   Operation 8919 'zext' 'zext_ln712_1089' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8920 [1/1] (0.00ns)   --->   "%zext_ln712_1093 = zext i15 %add_ln712_4057"   --->   Operation 8920 'zext' 'zext_ln712_1093' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8921 [1/1] (1.53ns)   --->   "%add_ln712_4058 = add i16 %zext_ln712_1093, i16 %zext_ln712_1089"   --->   Operation 8921 'add' 'add_ln712_4058' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 8922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4061 = add i13 %sext_ln42_124, i13 %sext_ln42_143"   --->   Operation 8922 'add' 'add_ln712_4061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8923 [1/1] (0.00ns)   --->   "%sext_ln712_1213 = sext i12 %add_ln712_4063"   --->   Operation 8923 'sext' 'sext_ln712_1213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8924 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_4064 = add i13 %sext_ln712_1213, i13 %add_ln712_4061"   --->   Operation 8924 'add' 'add_ln712_4064' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8925 [1/1] (0.00ns)   --->   "%sext_ln712_1219 = sext i11 %add_ln712_4070"   --->   Operation 8925 'sext' 'sext_ln712_1219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4072 = add i14 %add_ln712_4071, i14 %sext_ln42_249"   --->   Operation 8926 'add' 'add_ln712_4072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8927 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_4073 = add i14 %add_ln712_4072, i14 %sext_ln712_1219"   --->   Operation 8927 'add' 'add_ln712_4073' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8928 [1/1] (0.00ns)   --->   "%sext_ln712_1221 = sext i13 %add_ln712_4074"   --->   Operation 8928 'sext' 'sext_ln712_1221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4075 = add i14 %sext_ln712_1221, i14 %sext_ln1171_631"   --->   Operation 8929 'add' 'add_ln712_4075' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8930 [1/1] (0.00ns)   --->   "%sext_ln712_1222 = sext i10 %add_ln712_4077"   --->   Operation 8930 'sext' 'sext_ln712_1222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8931 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_4078 = add i14 %sext_ln712_1222, i14 %add_ln712_4075"   --->   Operation 8931 'add' 'add_ln712_4078' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8932 [1/1] (0.00ns)   --->   "%zext_ln712_1098 = zext i12 %add_ln712_4090"   --->   Operation 8932 'zext' 'zext_ln712_1098' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4093 = add i16 %add_ln712_4092, i16 %zext_ln712_1098"   --->   Operation 8933 'add' 'add_ln712_4093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 8934 [1/1] (0.00ns)   --->   "%zext_ln712_1104 = zext i12 %add_ln712_4098"   --->   Operation 8934 'zext' 'zext_ln712_1104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 8935 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4099 = add i16 %zext_ln712_1104, i16 %add_ln712_4093"   --->   Operation 8935 'add' 'add_ln712_4099' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.81>
ST_9 : Operation 8936 [1/1] (0.00ns)   --->   "%sext_ln717_469 = sext i12 %trunc_ln717_853"   --->   Operation 8936 'sext' 'sext_ln717_469' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8937 [1/1] (0.00ns)   --->   "%zext_ln717_586 = zext i14 %sext_ln717_469"   --->   Operation 8937 'zext' 'zext_ln717_586' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8938 [1/1] (0.00ns)   --->   "%sext_ln1171_540 = sext i12 %trunc_ln717_1309"   --->   Operation 8938 'sext' 'sext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8939 [1/1] (0.00ns)   --->   "%sext_ln1171_550 = sext i12 %trunc_ln717_1337"   --->   Operation 8939 'sext' 'sext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8940 [1/1] (0.00ns)   --->   "%sext_ln42_234 = sext i12 %trunc_ln717_1367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8940 'sext' 'sext_ln42_234' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8941 [1/1] (0.00ns)   --->   "%sext_ln42_235 = sext i10 %trunc_ln717_1369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8941 'sext' 'sext_ln42_235' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8942 [1/1] (0.00ns)   --->   "%sext_ln717_838 = sext i13 %trunc_ln717_1370"   --->   Operation 8942 'sext' 'sext_ln717_838' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8943 [1/1] (0.00ns)   --->   "%sext_ln717_843 = sext i8 %trunc_ln717_1377"   --->   Operation 8943 'sext' 'sext_ln717_843' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8944 [1/1] (0.00ns)   --->   "%sext_ln1171_564 = sext i12 %trunc_ln717_1378"   --->   Operation 8944 'sext' 'sext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8945 [1/1] (0.00ns)   --->   "%sext_ln717_854 = sext i12 %trunc_ln717_1389"   --->   Operation 8945 'sext' 'sext_ln717_854' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8946 [1/1] (0.00ns)   --->   "%sext_ln1171_573 = sext i12 %trunc_ln717_1398"   --->   Operation 8946 'sext' 'sext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8947 [1/1] (0.00ns)   --->   "%sext_ln42_244 = sext i12 %trunc_ln717_1402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8947 'sext' 'sext_ln42_244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8948 [1/1] (0.00ns)   --->   "%sext_ln717_862 = sext i13 %trunc_ln717_1405"   --->   Operation 8948 'sext' 'sext_ln717_862' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8949 [1/1] (0.00ns)   --->   "%sext_ln717_866 = sext i12 %trunc_ln717_1409"   --->   Operation 8949 'sext' 'sext_ln717_866' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8950 [1/1] (0.00ns)   --->   "%sext_ln42_245 = sext i12 %trunc_ln717_1410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8950 'sext' 'sext_ln42_245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8951 [1/1] (0.00ns)   --->   "%sext_ln1171_579 = sext i11 %trunc_ln717_1414"   --->   Operation 8951 'sext' 'sext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8952 [1/1] (0.00ns)   --->   "%sext_ln1171_586 = sext i12 %trunc_ln717_1431"   --->   Operation 8952 'sext' 'sext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8953 [1/1] (0.00ns)   --->   "%sext_ln42_252 = sext i13 %trunc_ln717_1439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8953 'sext' 'sext_ln42_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8954 [1/1] (0.00ns)   --->   "%sext_ln1171_591 = sext i12 %trunc_ln717_1440"   --->   Operation 8954 'sext' 'sext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8955 [1/1] (0.00ns)   --->   "%sext_ln1171_597 = sext i13 %trunc_ln717_1466"   --->   Operation 8955 'sext' 'sext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8956 [1/1] (0.00ns)   --->   "%sext_ln42_259 = sext i9 %trunc_ln717_1467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8956 'sext' 'sext_ln42_259' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8957 [1/1] (0.00ns)   --->   "%sext_ln42_266 = sext i13 %trunc_ln717_1476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8957 'sext' 'sext_ln42_266' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8958 [1/1] (0.00ns)   --->   "%sext_ln1171_601 = sext i11 %trunc_ln717_1485"   --->   Operation 8958 'sext' 'sext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8959 [1/1] (0.00ns)   --->   "%sext_ln42_268 = sext i12 %trunc_ln717_1489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8959 'sext' 'sext_ln42_268' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8960 [1/1] (0.00ns)   --->   "%sext_ln717_928 = sext i10 %trunc_ln717_1494"   --->   Operation 8960 'sext' 'sext_ln717_928' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8961 [1/1] (0.00ns)   --->   "%sext_ln717_939 = sext i12 %trunc_ln717_1512"   --->   Operation 8961 'sext' 'sext_ln717_939' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8962 [1/1] (0.00ns)   --->   "%sext_ln42_277 = sext i13 %trunc_ln717_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8962 'sext' 'sext_ln42_277' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8963 [1/1] (0.00ns)   --->   "%sext_ln42_281 = sext i11 %trunc_ln717_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8963 'sext' 'sext_ln42_281' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8964 [1/1] (0.00ns)   --->   "%sext_ln42_296 = sext i12 %trunc_ln717_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8964 'sext' 'sext_ln42_296' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8965 [1/1] (0.00ns)   --->   "%sext_ln1171_625 = sext i12 %trunc_ln717_1569"   --->   Operation 8965 'sext' 'sext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8966 [1/1] (0.00ns)   --->   "%sext_ln42_301 = sext i11 %trunc_ln717_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8966 'sext' 'sext_ln42_301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8967 [1/1] (0.00ns)   --->   "%sext_ln717_996 = sext i13 %trunc_ln717_1589"   --->   Operation 8967 'sext' 'sext_ln717_996' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8968 [1/1] (0.00ns)   --->   "%sext_ln717_998 = sext i11 %trunc_ln717_1593"   --->   Operation 8968 'sext' 'sext_ln717_998' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8969 [1/1] (0.00ns)   --->   "%sext_ln42_310 = sext i8 %trunc_ln717_1606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8969 'sext' 'sext_ln42_310' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8970 [1/1] (0.00ns)   --->   "%sext_ln1171_636 = sext i13 %trunc_ln717_1611"   --->   Operation 8970 'sext' 'sext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8971 [1/1] (0.00ns)   --->   "%sext_ln42_311 = sext i12 %trunc_ln717_1615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8971 'sext' 'sext_ln42_311' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8972 [1/1] (0.00ns)   --->   "%sext_ln42_312 = sext i12 %trunc_ln717_1615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8972 'sext' 'sext_ln42_312' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8973 [1/1] (0.00ns)   --->   "%sext_ln42_313 = sext i12 %trunc_ln717_1617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8973 'sext' 'sext_ln42_313' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8974 [1/1] (0.00ns)   --->   "%sext_ln717_1024 = sext i12 %trunc_ln717_1626"   --->   Operation 8974 'sext' 'sext_ln717_1024' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8975 [1/1] (0.00ns)   --->   "%sext_ln717_1038 = sext i12 %trunc_ln717_1649"   --->   Operation 8975 'sext' 'sext_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8976 [1/1] (0.00ns)   --->   "%sext_ln1171_652 = sext i13 %trunc_ln717_1652"   --->   Operation 8976 'sext' 'sext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8977 [1/1] (0.00ns)   --->   "%sext_ln717_1041 = sext i10 %trunc_ln717_1653"   --->   Operation 8977 'sext' 'sext_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8978 [1/1] (0.00ns)   --->   "%sext_ln717_1048 = sext i9 %trunc_ln717_1663"   --->   Operation 8978 'sext' 'sext_ln717_1048' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8979 [1/1] (0.00ns)   --->   "%sext_ln42_330 = sext i8 %trunc_ln717_1666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8979 'sext' 'sext_ln42_330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8980 [1/1] (0.00ns)   --->   "%sext_ln42_332 = sext i8 %trunc_ln717_1666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8980 'sext' 'sext_ln42_332' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8981 [1/1] (0.00ns)   --->   "%sext_ln1171_657 = sext i12 %trunc_ln717_1670"   --->   Operation 8981 'sext' 'sext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8982 [1/1] (0.00ns)   --->   "%sext_ln717_1067 = sext i12 %trunc_ln717_1685"   --->   Operation 8982 'sext' 'sext_ln717_1067' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8983 [1/1] (0.00ns)   --->   "%sext_ln42_340 = sext i13 %trunc_ln717_1691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8983 'sext' 'sext_ln42_340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8984 [1/1] (0.00ns)   --->   "%sext_ln717_1071 = sext i11 %trunc_ln717_1692"   --->   Operation 8984 'sext' 'sext_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8985 [1/1] (0.00ns)   --->   "%sext_ln42_343 = sext i12 %trunc_ln717_1697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8985 'sext' 'sext_ln42_343' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8986 [1/1] (0.00ns)   --->   "%sext_ln42_344 = sext i13 %trunc_ln717_1698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8986 'sext' 'sext_ln42_344' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8987 [1/1] (0.00ns)   --->   "%sext_ln1171_670 = sext i12 %trunc_ln717_1710"   --->   Operation 8987 'sext' 'sext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8988 [1/1] (0.00ns)   --->   "%sext_ln717_1088 = sext i13 %trunc_ln717_1713"   --->   Operation 8988 'sext' 'sext_ln717_1088' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8989 [1/1] (0.00ns)   --->   "%sext_ln717_1093 = sext i12 %trunc_ln717_1716"   --->   Operation 8989 'sext' 'sext_ln717_1093' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8990 [1/1] (0.00ns)   --->   "%sext_ln717_1098 = sext i13 %trunc_ln717_1724"   --->   Operation 8990 'sext' 'sext_ln717_1098' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8991 [1/1] (0.00ns)   --->   "%zext_ln1171_932 = zext i8 %p_read_195"   --->   Operation 8991 'zext' 'zext_ln1171_932' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8992 [1/1] (3.81ns)   --->   "%mul_ln1171_163 = mul i13 %zext_ln1171_935, i13 8179"   --->   Operation 8992 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 8993 [1/1] (0.00ns)   --->   "%trunc_ln717_1734 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_163, i32 1, i32 12"   --->   Operation 8993 'partselect' 'trunc_ln717_1734' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8994 [1/1] (3.81ns)   --->   "%mul_ln1171_164 = mul i14 %zext_ln1171_932, i14 16362"   --->   Operation 8994 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 8995 [1/1] (0.00ns)   --->   "%trunc_ln717_1741 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_164, i32 1, i32 13"   --->   Operation 8995 'partselect' 'trunc_ln717_1741' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8996 [1/1] (3.81ns)   --->   "%mul_ln1171_165 = mul i13 %zext_ln1171_935, i13 8181"   --->   Operation 8996 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 8997 [1/1] (0.00ns)   --->   "%trunc_ln717_1742 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_165, i32 1, i32 12"   --->   Operation 8997 'partselect' 'trunc_ln717_1742' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8998 [1/1] (0.00ns)   --->   "%sext_ln42_357 = sext i12 %trunc_ln717_1744" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8998 'sext' 'sext_ln42_357' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 8999 [1/1] (0.00ns)   --->   "%zext_ln712_389 = zext i15 %add_ln712_1489"   --->   Operation 8999 'zext' 'zext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9000 [1/1] (0.00ns)   --->   "%zext_ln712_391 = zext i15 %add_ln712_1492"   --->   Operation 9000 'zext' 'zext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1493 = add i16 %zext_ln712_391, i16 %zext_ln712_389"   --->   Operation 9001 'add' 'add_ln712_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9002 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1501 = add i16 %add_ln712_1500, i16 %add_ln712_1493"   --->   Operation 9002 'add' 'add_ln712_1501' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9003 [1/1] (0.00ns)   --->   "%sext_ln712_434 = sext i14 %add_ln712_1505"   --->   Operation 9003 'sext' 'sext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9004 [1/1] (0.00ns)   --->   "%sext_ln712_435 = sext i13 %add_ln712_1506"   --->   Operation 9004 'sext' 'sext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9005 [1/1] (0.00ns)   --->   "%sext_ln712_436 = sext i14 %add_ln712_1508"   --->   Operation 9005 'sext' 'sext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1509 = add i15 %sext_ln712_436, i15 %sext_ln712_435"   --->   Operation 9006 'add' 'add_ln712_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9007 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1510 = add i15 %add_ln712_1509, i15 %sext_ln712_434"   --->   Operation 9007 'add' 'add_ln712_1510' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9008 [1/1] (1.54ns)   --->   "%add_ln712_1520 = add i13 %sext_ln1171_645, i13 %sext_ln717_1038"   --->   Operation 9008 'add' 'add_ln712_1520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9009 [1/1] (0.00ns)   --->   "%sext_ln712_443 = sext i13 %add_ln712_1520"   --->   Operation 9009 'sext' 'sext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9010 [1/1] (0.00ns)   --->   "%zext_ln712_396 = zext i15 %add_ln712_1521"   --->   Operation 9010 'zext' 'zext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9011 [1/1] (1.53ns)   --->   "%add_ln712_1522 = add i16 %zext_ln712_396, i16 %sext_ln712_443"   --->   Operation 9011 'add' 'add_ln712_1522' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1567 = add i16 %add_ln712_1566, i16 %add_ln712_1561"   --->   Operation 9012 'add' 'add_ln712_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9013 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1578 = add i16 %add_ln712_1577, i16 %add_ln712_1567"   --->   Operation 9013 'add' 'add_ln712_1578' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9014 [1/1] (0.00ns)   --->   "%sext_ln712_462 = sext i14 %add_ln712_1583"   --->   Operation 9014 'sext' 'sext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9015 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i13 %add_ln712_1587"   --->   Operation 9015 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9016 [1/1] (1.52ns)   --->   "%add_ln712_1588 = add i15 %sext_ln712_465, i15 %sext_ln712_462"   --->   Operation 9016 'add' 'add_ln712_1588' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9017 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i13 %add_ln712_1589"   --->   Operation 9017 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9018 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i12 %add_ln712_1590"   --->   Operation 9018 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9019 [1/1] (1.54ns)   --->   "%add_ln712_1591 = add i13 %sext_ln712_468, i13 %sext_ln717_939"   --->   Operation 9019 'add' 'add_ln712_1591' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9020 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i13 %add_ln712_1591"   --->   Operation 9020 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9021 [1/1] (1.53ns)   --->   "%add_ln712_1592 = add i14 %sext_ln712_469, i14 %sext_ln712_467"   --->   Operation 9021 'add' 'add_ln712_1592' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9022 [1/1] (1.53ns)   --->   "%add_ln712_1593 = add i14 %sext_ln1171_652, i14 %sext_ln717_1067"   --->   Operation 9022 'add' 'add_ln712_1593' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9023 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i14 %add_ln712_1593"   --->   Operation 9023 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9024 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i14 %add_ln712_1595"   --->   Operation 9024 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9025 [1/1] (1.52ns)   --->   "%add_ln712_1596 = add i15 %sext_ln712_472, i15 %sext_ln712_471"   --->   Operation 9025 'add' 'add_ln712_1596' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9026 [1/1] (0.00ns)   --->   "%zext_ln712_415 = zext i12 %add_ln712_1602"   --->   Operation 9026 'zext' 'zext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1607 = add i16 %add_ln712_1606, i16 %zext_ln712_415"   --->   Operation 9027 'add' 'add_ln712_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9028 [1/1] (0.00ns)   --->   "%zext_ln712_422 = zext i15 %add_ln712_1616"   --->   Operation 9028 'zext' 'zext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9029 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1617 = add i16 %zext_ln712_422, i16 %add_ln712_1607"   --->   Operation 9029 'add' 'add_ln712_1617' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9030 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i13 %add_ln712_1624"   --->   Operation 9030 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9031 [1/1] (0.00ns)   --->   "%zext_ln712_425 = zext i12 %add_ln712_1629"   --->   Operation 9031 'zext' 'zext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1630 = add i16 %zext_ln712_425, i16 %add_ln712_1626"   --->   Operation 9032 'add' 'add_ln712_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9033 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1631 = add i16 %add_ln712_1630, i16 %sext_ln712_476"   --->   Operation 9033 'add' 'add_ln712_1631' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9034 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1635"   --->   Operation 9034 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9035 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i14 %add_ln712_1639"   --->   Operation 9035 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9036 [1/1] (1.52ns)   --->   "%add_ln712_1640 = add i15 %sext_ln712_481, i15 %sext_ln712_478"   --->   Operation 9036 'add' 'add_ln712_1640' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9037 [1/1] (0.00ns)   --->   "%zext_ln712_430 = zext i13 %add_ln712_1658"   --->   Operation 9037 'zext' 'zext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1659 = add i16 %zext_ln712_430, i16 %add_ln712_1654"   --->   Operation 9038 'add' 'add_ln712_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9039 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1669 = add i16 %add_ln712_1668, i16 %add_ln712_1659"   --->   Operation 9039 'add' 'add_ln712_1669' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9040 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i12 %add_ln712_1672"   --->   Operation 9040 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9041 [1/1] (0.00ns)   --->   "%sext_ln712_491 = sext i14 %add_ln712_1674"   --->   Operation 9041 'sext' 'sext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1675 = add i15 %sext_ln712_491, i15 %sext_ln712_490"   --->   Operation 9042 'add' 'add_ln712_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9043 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i14 %add_ln712_1680"   --->   Operation 9043 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9044 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1681 = add i15 %sext_ln712_496, i15 %add_ln712_1675"   --->   Operation 9044 'add' 'add_ln712_1681' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9045 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i10 %add_ln712_1683"   --->   Operation 9045 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9046 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i13 %add_ln712_1684"   --->   Operation 9046 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1685 = add i14 %sext_ln712_499, i14 %sext_ln1171_597"   --->   Operation 9047 'add' 'add_ln712_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9048 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_1686 = add i14 %add_ln712_1685, i14 %sext_ln712_498"   --->   Operation 9048 'add' 'add_ln712_1686' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9049 [1/1] (1.53ns)   --->   "%add_ln712_1689 = add i14 %sext_ln42_340, i14 %sext_ln717_1093"   --->   Operation 9049 'add' 'add_ln712_1689' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9050 [1/1] (0.00ns)   --->   "%sext_ln712_502 = sext i14 %add_ln712_1689"   --->   Operation 9050 'sext' 'sext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9051 [1/1] (0.00ns)   --->   "%zext_ln712_436 = zext i15 %add_ln712_1690"   --->   Operation 9051 'zext' 'zext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9052 [1/1] (1.53ns)   --->   "%add_ln712_1691 = add i16 %zext_ln712_436, i16 %sext_ln712_502"   --->   Operation 9052 'add' 'add_ln712_1691' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9053 [1/1] (0.00ns)   --->   "%zext_ln712_439 = zext i15 %add_ln712_1699"   --->   Operation 9053 'zext' 'zext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9054 [1/1] (0.00ns)   --->   "%zext_ln712_443 = zext i15 %add_ln712_1704"   --->   Operation 9054 'zext' 'zext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1705 = add i16 %zext_ln712_443, i16 %zext_ln712_439"   --->   Operation 9055 'add' 'add_ln712_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9056 [1/1] (0.00ns)   --->   "%zext_ln712_452 = zext i15 %add_ln712_1717"   --->   Operation 9056 'zext' 'zext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9057 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1718 = add i16 %zext_ln712_452, i16 %add_ln712_1705"   --->   Operation 9057 'add' 'add_ln712_1718' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9058 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i11 %add_ln712_1721"   --->   Operation 9058 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1722 = add i16 %sext_ln712_503, i16 %add_ln712_1720"   --->   Operation 9059 'add' 'add_ln712_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9060 [1/1] (0.00ns)   --->   "%sext_ln712_506 = sext i14 %add_ln712_1726"   --->   Operation 9060 'sext' 'sext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9061 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1727 = add i16 %sext_ln712_506, i16 %add_ln712_1722"   --->   Operation 9061 'add' 'add_ln712_1727' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9062 [1/1] (0.00ns)   --->   "%zext_ln712_455 = zext i15 %add_ln712_1739"   --->   Operation 9062 'zext' 'zext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i16 %add_ln712_1743, i16 %zext_ln712_455"   --->   Operation 9063 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9064 [1/1] (0.00ns)   --->   "%zext_ln712_463 = zext i15 %add_ln712_1753"   --->   Operation 9064 'zext' 'zext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9065 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1754 = add i16 %zext_ln712_463, i16 %add_ln712_1744"   --->   Operation 9065 'add' 'add_ln712_1754' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9066 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i14 %add_ln712_1759"   --->   Operation 9066 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9067 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i14 %add_ln712_1764"   --->   Operation 9067 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9068 [1/1] (1.52ns)   --->   "%add_ln712_1765 = add i15 %sext_ln712_516, i15 %sext_ln712_513"   --->   Operation 9068 'add' 'add_ln712_1765' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9069 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1769"   --->   Operation 9069 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9070 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i12 %add_ln712_1771"   --->   Operation 9070 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9071 [1/1] (0.00ns)   --->   "%zext_ln712_464 = zext i15 %add_ln712_1773"   --->   Operation 9071 'zext' 'zext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1774 = add i16 %zext_ln712_464, i16 %sext_ln712_522"   --->   Operation 9072 'add' 'add_ln712_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9073 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1775 = add i16 %add_ln712_1774, i16 %sext_ln712_520"   --->   Operation 9073 'add' 'add_ln712_1775' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9074 [1/1] (0.00ns)   --->   "%zext_ln712_466 = zext i15 %add_ln712_1780"   --->   Operation 9074 'zext' 'zext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1786 = add i16 %add_ln712_1785, i16 %zext_ln712_466"   --->   Operation 9075 'add' 'add_ln712_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9076 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1796 = add i16 %add_ln712_1795, i16 %add_ln712_1786"   --->   Operation 9076 'add' 'add_ln712_1796' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9077 [1/1] (0.00ns)   --->   "%sext_ln712_525 = sext i14 %add_ln712_1801"   --->   Operation 9077 'sext' 'sext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9078 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i14 %add_ln712_1803"   --->   Operation 9078 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9079 [1/1] (0.00ns)   --->   "%sext_ln712_529 = sext i14 %add_ln712_1805"   --->   Operation 9079 'sext' 'sext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9080 [1/1] (1.52ns)   --->   "%add_ln712_1806 = add i15 %sext_ln712_529, i15 %sext_ln712_527"   --->   Operation 9080 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9081 [1/1] (0.00ns)   --->   "%sext_ln712_530 = sext i15 %add_ln712_1806"   --->   Operation 9081 'sext' 'sext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9082 [1/1] (1.53ns)   --->   "%add_ln712_1807 = add i16 %sext_ln712_530, i16 %sext_ln712_525"   --->   Operation 9082 'add' 'add_ln712_1807' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9083 [1/1] (0.00ns)   --->   "%sext_ln712_534 = sext i14 %add_ln712_1811"   --->   Operation 9083 'sext' 'sext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9084 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i14 %add_ln712_1816"   --->   Operation 9084 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9085 [1/1] (1.52ns)   --->   "%add_ln712_1817 = add i15 %sext_ln712_537, i15 %sext_ln712_534"   --->   Operation 9085 'add' 'add_ln712_1817' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9086 [1/1] (0.00ns)   --->   "%zext_ln712_478 = zext i15 %add_ln712_1822"   --->   Operation 9086 'zext' 'zext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9087 [1/1] (0.00ns)   --->   "%zext_ln712_481 = zext i15 %add_ln712_1827"   --->   Operation 9087 'zext' 'zext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1828 = add i16 %zext_ln712_481, i16 %zext_ln712_478"   --->   Operation 9088 'add' 'add_ln712_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9089 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1840 = add i16 %add_ln712_1839, i16 %add_ln712_1828"   --->   Operation 9089 'add' 'add_ln712_1840' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1872 = add i16 %add_ln712_1871, i16 %add_ln712_1866"   --->   Operation 9090 'add' 'add_ln712_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9091 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1883 = add i16 %add_ln712_1882, i16 %add_ln712_1872"   --->   Operation 9091 'add' 'add_ln712_1883' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9092 [1/1] (0.00ns)   --->   "%sext_ln712_559 = sext i14 %add_ln712_1888"   --->   Operation 9092 'sext' 'sext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9093 [1/1] (0.00ns)   --->   "%sext_ln712_563 = sext i14 %add_ln712_1892"   --->   Operation 9093 'sext' 'sext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9094 [1/1] (1.52ns)   --->   "%add_ln712_1893 = add i15 %sext_ln712_563, i15 %sext_ln712_559"   --->   Operation 9094 'add' 'add_ln712_1893' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9095 [1/1] (0.00ns)   --->   "%sext_ln712_567 = sext i14 %add_ln712_1897"   --->   Operation 9095 'sext' 'sext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9096 [1/1] (0.00ns)   --->   "%sext_ln712_571 = sext i14 %add_ln712_1902"   --->   Operation 9096 'sext' 'sext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9097 [1/1] (1.52ns)   --->   "%add_ln712_1903 = add i15 %sext_ln712_571, i15 %sext_ln712_567"   --->   Operation 9097 'add' 'add_ln712_1903' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1914 = add i16 %add_ln712_1913, i16 %add_ln712_1908"   --->   Operation 9098 'add' 'add_ln712_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9099 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1925 = add i16 %add_ln712_1924, i16 %add_ln712_1914"   --->   Operation 9099 'add' 'add_ln712_1925' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9100 [1/1] (0.00ns)   --->   "%sext_ln712_573 = sext i13 %add_ln712_1928"   --->   Operation 9100 'sext' 'sext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9101 [1/1] (0.00ns)   --->   "%sext_ln712_574 = sext i14 %add_ln712_1930"   --->   Operation 9101 'sext' 'sext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9102 [1/1] (1.52ns)   --->   "%add_ln712_1931 = add i15 %sext_ln712_574, i15 %sext_ln712_573"   --->   Operation 9102 'add' 'add_ln712_1931' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9103 [1/1] (1.54ns)   --->   "%add_ln712_1932 = add i13 %sext_ln1171_601, i13 %sext_ln717_939"   --->   Operation 9103 'add' 'add_ln712_1932' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9104 [1/1] (0.00ns)   --->   "%sext_ln712_576 = sext i13 %add_ln712_1932"   --->   Operation 9104 'sext' 'sext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9105 [1/1] (1.53ns)   --->   "%add_ln712_1933 = add i14 %sext_ln712_576, i14 %sext_ln42_244"   --->   Operation 9105 'add' 'add_ln712_1933' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9106 [1/1] (0.00ns)   --->   "%sext_ln712_581 = sext i14 %add_ln712_1955"   --->   Operation 9106 'sext' 'sext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9107 [1/1] (0.00ns)   --->   "%sext_ln712_583 = sext i14 %add_ln712_1957"   --->   Operation 9107 'sext' 'sext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9108 [1/1] (0.00ns)   --->   "%sext_ln712_585 = sext i14 %add_ln712_1959"   --->   Operation 9108 'sext' 'sext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1960 = add i15 %sext_ln712_585, i15 %sext_ln712_583"   --->   Operation 9109 'add' 'add_ln712_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9110 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1961 = add i15 %add_ln712_1960, i15 %sext_ln712_581"   --->   Operation 9110 'add' 'add_ln712_1961' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9111 [1/1] (1.54ns)   --->   "%add_ln712_1962 = add i13 %sext_ln42_230, i13 %sext_ln717_854"   --->   Operation 9111 'add' 'add_ln712_1962' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9112 [1/1] (0.00ns)   --->   "%zext_ln712_518 = zext i15 %add_ln712_1981"   --->   Operation 9112 'zext' 'zext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1982 = add i16 %zext_ln712_518, i16 %add_ln712_1976"   --->   Operation 9113 'add' 'add_ln712_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9114 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i15 %add_ln712_1992"   --->   Operation 9114 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9115 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1993 = add i16 %sext_ln712_5, i16 %add_ln712_1982"   --->   Operation 9115 'add' 'add_ln712_1993' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9116 [1/1] (0.00ns)   --->   "%sext_ln712_595 = sext i14 %add_ln712_1995"   --->   Operation 9116 'sext' 'sext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9117 [1/1] (0.00ns)   --->   "%sext_ln712_596 = sext i13 %add_ln712_1996"   --->   Operation 9117 'sext' 'sext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1997 = add i15 %sext_ln712_596, i15 %sext_ln712_595"   --->   Operation 9118 'add' 'add_ln712_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9119 [1/1] (0.00ns)   --->   "%sext_ln712_599 = sext i14 %add_ln712_2001"   --->   Operation 9119 'sext' 'sext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9120 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2002 = add i15 %sext_ln712_599, i15 %add_ln712_1997"   --->   Operation 9120 'add' 'add_ln712_2002' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9121 [1/1] (0.00ns)   --->   "%sext_ln712_609 = sext i13 %add_ln712_2031"   --->   Operation 9121 'sext' 'sext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9122 [1/1] (0.00ns)   --->   "%sext_ln712_611 = sext i14 %add_ln712_2033"   --->   Operation 9122 'sext' 'sext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2034 = add i15 %sext_ln712_611, i15 %sext_ln712_609"   --->   Operation 9123 'add' 'add_ln712_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9124 [1/1] (0.00ns)   --->   "%sext_ln712_614 = sext i14 %add_ln712_2038"   --->   Operation 9124 'sext' 'sext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9125 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2039 = add i15 %sext_ln712_614, i15 %add_ln712_2034"   --->   Operation 9125 'add' 'add_ln712_2039' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2058 = add i16 %add_ln712_2057, i16 %add_ln712_2053"   --->   Operation 9126 'add' 'add_ln712_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9127 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2069 = add i16 %add_ln712_2068, i16 %add_ln712_2058"   --->   Operation 9127 'add' 'add_ln712_2069' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9128 [1/1] (0.00ns)   --->   "%sext_ln712_630 = sext i15 %add_ln712_2085"   --->   Operation 9128 'sext' 'sext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9129 [1/1] (0.00ns)   --->   "%sext_ln712_632 = sext i13 %add_ln712_2087"   --->   Operation 9129 'sext' 'sext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2090 = add i16 %add_ln712_2089, i16 %sext_ln712_632"   --->   Operation 9130 'add' 'add_ln712_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9131 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2091 = add i16 %add_ln712_2090, i16 %sext_ln712_630"   --->   Operation 9131 'add' 'add_ln712_2091' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9132 [1/1] (0.00ns)   --->   "%zext_ln712_550 = zext i15 %add_ln712_2101"   --->   Operation 9132 'zext' 'zext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2102 = add i16 %zext_ln712_550, i16 %add_ln712_2096"   --->   Operation 9133 'add' 'add_ln712_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9134 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2114 = add i16 %add_ln712_2113, i16 %add_ln712_2102"   --->   Operation 9134 'add' 'add_ln712_2114' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9135 [1/1] (0.00ns)   --->   "%sext_ln712_635 = sext i14 %add_ln712_2121"   --->   Operation 9135 'sext' 'sext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9136 [1/1] (0.00ns)   --->   "%sext_ln712_641 = sext i15 %add_ln712_2128"   --->   Operation 9136 'sext' 'sext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2129 = add i16 %sext_ln712_641, i16 %sext_ln712_635"   --->   Operation 9137 'add' 'add_ln712_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9138 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2144 = add i16 %add_ln712_2143, i16 %add_ln712_2129"   --->   Operation 9138 'add' 'add_ln712_2144' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9139 [1/1] (0.00ns)   --->   "%sext_ln712_644 = sext i14 %add_ln712_2148"   --->   Operation 9139 'sext' 'sext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9140 [1/1] (0.00ns)   --->   "%sext_ln712_648 = sext i14 %add_ln712_2153"   --->   Operation 9140 'sext' 'sext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9141 [1/1] (1.52ns)   --->   "%add_ln712_2154 = add i15 %sext_ln712_648, i15 %sext_ln712_644"   --->   Operation 9141 'add' 'add_ln712_2154' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9142 [1/1] (0.00ns)   --->   "%sext_ln712_653 = sext i9 %add_ln712_2160"   --->   Operation 9142 'sext' 'sext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9143 [1/1] (1.54ns)   --->   "%add_ln712_2161 = add i13 %sext_ln712_653, i13 %sext_ln42_313"   --->   Operation 9143 'add' 'add_ln712_2161' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2176 = add i16 %add_ln712_2175, i16 %add_ln712_2170"   --->   Operation 9144 'add' 'add_ln712_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9145 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2188 = add i16 %add_ln712_2187, i16 %add_ln712_2176"   --->   Operation 9145 'add' 'add_ln712_2188' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2199 = add i14 %sext_ln717_843, i14 %sext_ln42_266"   --->   Operation 9146 'add' 'add_ln712_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9147 [1/1] (0.00ns)   --->   "%sext_ln712_664 = sext i12 %add_ln712_2201"   --->   Operation 9147 'sext' 'sext_ln712_664' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9148 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2202 = add i14 %sext_ln712_664, i14 %add_ln712_2199"   --->   Operation 9148 'add' 'add_ln712_2202' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9149 [1/1] (0.00ns)   --->   "%zext_ln712_579 = zext i15 %add_ln712_2213"   --->   Operation 9149 'zext' 'zext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2218 = add i16 %add_ln712_2217, i16 %zext_ln712_579"   --->   Operation 9150 'add' 'add_ln712_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9151 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2229 = add i16 %add_ln712_2228, i16 %add_ln712_2218"   --->   Operation 9151 'add' 'add_ln712_2229' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9152 [1/1] (0.00ns)   --->   "%sext_ln712_672 = sext i14 %add_ln712_2234"   --->   Operation 9152 'sext' 'sext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9153 [1/1] (0.00ns)   --->   "%sext_ln712_673 = sext i14 %add_ln712_2235"   --->   Operation 9153 'sext' 'sext_ln712_673' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9154 [1/1] (0.00ns)   --->   "%sext_ln712_674 = sext i13 %add_ln712_2237"   --->   Operation 9154 'sext' 'sext_ln712_674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2238 = add i15 %sext_ln712_674, i15 %sext_ln712_673"   --->   Operation 9155 'add' 'add_ln712_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9156 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2239 = add i15 %add_ln712_2238, i15 %sext_ln712_672"   --->   Operation 9156 'add' 'add_ln712_2239' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9157 [1/1] (0.00ns)   --->   "%zext_ln712_590 = zext i15 %add_ln712_2254"   --->   Operation 9157 'zext' 'zext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2259 = add i16 %add_ln712_2258, i16 %zext_ln712_590"   --->   Operation 9158 'add' 'add_ln712_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9159 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2270 = add i16 %add_ln712_2269, i16 %add_ln712_2259"   --->   Operation 9159 'add' 'add_ln712_2270' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9160 [1/1] (0.00ns)   --->   "%sext_ln712_681 = sext i13 %add_ln712_2275"   --->   Operation 9160 'sext' 'sext_ln712_681' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9161 [1/1] (0.00ns)   --->   "%sext_ln712_685 = sext i14 %add_ln712_2280"   --->   Operation 9161 'sext' 'sext_ln712_685' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9162 [1/1] (1.52ns)   --->   "%add_ln712_2281 = add i15 %sext_ln712_685, i15 %sext_ln712_681"   --->   Operation 9162 'add' 'add_ln712_2281' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2302 = add i16 %add_ln712_2301, i16 %add_ln712_2296"   --->   Operation 9163 'add' 'add_ln712_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9164 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2314 = add i16 %add_ln712_2313, i16 %add_ln712_2302"   --->   Operation 9164 'add' 'add_ln712_2314' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9165 [1/1] (0.00ns)   --->   "%sext_ln712_691 = sext i14 %add_ln712_2319"   --->   Operation 9165 'sext' 'sext_ln712_691' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9166 [1/1] (0.00ns)   --->   "%sext_ln712_694 = sext i13 %add_ln712_2323"   --->   Operation 9166 'sext' 'sext_ln712_694' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9167 [1/1] (1.52ns)   --->   "%add_ln712_2324 = add i15 %sext_ln712_694, i15 %sext_ln712_691"   --->   Operation 9167 'add' 'add_ln712_2324' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9168 [1/1] (1.54ns)   --->   "%add_ln712_2325 = add i13 %sext_ln1171_563, i13 %sext_ln717_866"   --->   Operation 9168 'add' 'add_ln712_2325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2326 = add i14 %sext_ln717_996, i14 %sext_ln42_310"   --->   Operation 9169 'add' 'add_ln712_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9170 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2327 = add i14 %add_ln712_2326, i14 %sext_ln717_928"   --->   Operation 9170 'add' 'add_ln712_2327' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9171 [1/1] (0.00ns)   --->   "%zext_ln712_619 = zext i13 %add_ln712_2339"   --->   Operation 9171 'zext' 'zext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2345 = add i16 %add_ln712_2344, i16 %zext_ln712_619"   --->   Operation 9172 'add' 'add_ln712_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9173 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2356 = add i16 %add_ln712_2355, i16 %add_ln712_2345"   --->   Operation 9173 'add' 'add_ln712_2356' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9174 [1/1] (0.00ns)   --->   "%sext_ln712_710 = sext i14 %add_ln712_2370"   --->   Operation 9174 'sext' 'sext_ln712_710' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9175 [1/1] (0.00ns)   --->   "%sext_ln712_712 = sext i14 %add_ln712_2372"   --->   Operation 9175 'sext' 'sext_ln712_712' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9176 [1/1] (0.00ns)   --->   "%sext_ln712_713 = sext i13 %add_ln712_2374"   --->   Operation 9176 'sext' 'sext_ln712_713' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2375 = add i15 %sext_ln712_713, i15 %sext_ln712_712"   --->   Operation 9177 'add' 'add_ln712_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9178 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2376 = add i15 %add_ln712_2375, i15 %sext_ln712_710"   --->   Operation 9178 'add' 'add_ln712_2376' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2386 = add i16 %add_ln712_2385, i16 %add_ln712_2381"   --->   Operation 9179 'add' 'add_ln712_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9180 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2397 = add i16 %add_ln712_2396, i16 %add_ln712_2386"   --->   Operation 9180 'add' 'add_ln712_2397' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9181 [1/1] (0.00ns)   --->   "%sext_ln712_717 = sext i14 %add_ln712_2401"   --->   Operation 9181 'sext' 'sext_ln712_717' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9182 [1/1] (0.00ns)   --->   "%sext_ln712_720 = sext i14 %add_ln712_2405"   --->   Operation 9182 'sext' 'sext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9183 [1/1] (1.52ns)   --->   "%add_ln712_2406 = add i15 %sext_ln712_720, i15 %sext_ln712_717"   --->   Operation 9183 'add' 'add_ln712_2406' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9184 [1/1] (0.00ns)   --->   "%zext_ln712_646 = zext i12 %add_ln712_2423"   --->   Operation 9184 'zext' 'zext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2424 = add i16 %zext_ln712_646, i16 %add_ln712_2419"   --->   Operation 9185 'add' 'add_ln712_2424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9186 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2434 = add i16 %add_ln712_2433, i16 %add_ln712_2424"   --->   Operation 9186 'add' 'add_ln712_2434' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9187 [1/1] (0.00ns)   --->   "%zext_ln712_656 = zext i15 %add_ln712_2463"   --->   Operation 9187 'zext' 'zext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9188 [1/1] (0.00ns)   --->   "%zext_ln712_659 = zext i15 %add_ln712_2468"   --->   Operation 9188 'zext' 'zext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2469 = add i16 %zext_ln712_659, i16 %zext_ln712_656"   --->   Operation 9189 'add' 'add_ln712_2469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9190 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2482 = add i16 %add_ln712_2481, i16 %add_ln712_2469"   --->   Operation 9190 'add' 'add_ln712_2482' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9191 [1/1] (0.00ns)   --->   "%sext_ln712_738 = sext i14 %add_ln712_2487"   --->   Operation 9191 'sext' 'sext_ln712_738' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9192 [1/1] (0.00ns)   --->   "%sext_ln712_742 = sext i14 %add_ln712_2491"   --->   Operation 9192 'sext' 'sext_ln712_742' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9193 [1/1] (1.52ns)   --->   "%add_ln712_2492 = add i15 %sext_ln712_742, i15 %sext_ln712_738"   --->   Operation 9193 'add' 'add_ln712_2492' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9194 [1/1] (0.00ns)   --->   "%sext_ln712_746 = sext i14 %add_ln712_2496"   --->   Operation 9194 'sext' 'sext_ln712_746' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9195 [1/1] (0.00ns)   --->   "%sext_ln712_747 = sext i14 %add_ln712_2500"   --->   Operation 9195 'sext' 'sext_ln712_747' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9196 [1/1] (1.52ns)   --->   "%add_ln712_2501 = add i15 %sext_ln712_747, i15 %sext_ln712_746"   --->   Operation 9196 'add' 'add_ln712_2501' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9197 [1/1] (0.00ns)   --->   "%zext_ln712_672 = zext i13 %add_ln712_2510"   --->   Operation 9197 'zext' 'zext_ln712_672' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2511 = add i16 %zext_ln712_672, i16 %add_ln712_2506"   --->   Operation 9198 'add' 'add_ln712_2511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9199 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2521 = add i16 %add_ln712_2520, i16 %add_ln712_2511"   --->   Operation 9199 'add' 'add_ln712_2521' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9200 [1/1] (0.00ns)   --->   "%sext_ln712_750 = sext i14 %add_ln712_2526"   --->   Operation 9200 'sext' 'sext_ln712_750' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9201 [1/1] (0.00ns)   --->   "%sext_ln712_753 = sext i13 %add_ln712_2530"   --->   Operation 9201 'sext' 'sext_ln712_753' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9202 [1/1] (1.52ns)   --->   "%add_ln712_2531 = add i15 %sext_ln712_753, i15 %sext_ln712_750"   --->   Operation 9202 'add' 'add_ln712_2531' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9203 [1/1] (1.54ns)   --->   "%add_ln712_2532 = add i13 %sext_ln1171_564, i13 %sext_ln42_245"   --->   Operation 9203 'add' 'add_ln712_2532' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9204 [1/1] (0.00ns)   --->   "%sext_ln712_755 = sext i13 %add_ln712_2532"   --->   Operation 9204 'sext' 'sext_ln712_755' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9205 [1/1] (0.00ns)   --->   "%sext_ln712_757 = sext i13 %add_ln712_2534"   --->   Operation 9205 'sext' 'sext_ln712_757' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9206 [1/1] (1.53ns)   --->   "%add_ln712_2535 = add i14 %sext_ln712_757, i14 %sext_ln712_755"   --->   Operation 9206 'add' 'add_ln712_2535' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9207 [1/1] (0.00ns)   --->   "%zext_ln712_679 = zext i15 %add_ln712_2546"   --->   Operation 9207 'zext' 'zext_ln712_679' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2551 = add i16 %add_ln712_2550, i16 %zext_ln712_679"   --->   Operation 9208 'add' 'add_ln712_2551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9209 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2562 = add i16 %add_ln712_2561, i16 %add_ln712_2551"   --->   Operation 9209 'add' 'add_ln712_2562' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9210 [1/1] (0.00ns)   --->   "%sext_ln712_764 = sext i14 %add_ln712_2567"   --->   Operation 9210 'sext' 'sext_ln712_764' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9211 [1/1] (0.00ns)   --->   "%sext_ln712_765 = sext i13 %add_ln712_2569"   --->   Operation 9211 'sext' 'sext_ln712_765' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9212 [1/1] (0.00ns)   --->   "%sext_ln712_767 = sext i14 %add_ln712_2571"   --->   Operation 9212 'sext' 'sext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2572 = add i15 %sext_ln712_767, i15 %sext_ln712_765"   --->   Operation 9213 'add' 'add_ln712_2572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9214 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2573 = add i15 %add_ln712_2572, i15 %sext_ln712_764"   --->   Operation 9214 'add' 'add_ln712_2573' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9215 [1/1] (0.00ns)   --->   "%sext_ln712_770 = sext i13 %add_ln712_2577"   --->   Operation 9215 'sext' 'sext_ln712_770' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9216 [1/1] (0.00ns)   --->   "%sext_ln712_772 = sext i13 %add_ln712_2579"   --->   Operation 9216 'sext' 'sext_ln712_772' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9217 [1/1] (0.00ns)   --->   "%zext_ln712_689 = zext i15 %add_ln712_2581"   --->   Operation 9217 'zext' 'zext_ln712_689' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2582 = add i16 %zext_ln712_689, i16 %sext_ln712_772"   --->   Operation 9218 'add' 'add_ln712_2582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9219 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2583 = add i16 %add_ln712_2582, i16 %sext_ln712_770"   --->   Operation 9219 'add' 'add_ln712_2583' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2594 = add i16 %add_ln712_2593, i16 %add_ln712_2588"   --->   Operation 9220 'add' 'add_ln712_2594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9221 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2605 = add i16 %add_ln712_2604, i16 %add_ln712_2594"   --->   Operation 9221 'add' 'add_ln712_2605' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9222 [1/1] (0.00ns)   --->   "%sext_ln712_776 = sext i14 %add_ln712_2610"   --->   Operation 9222 'sext' 'sext_ln712_776' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9223 [1/1] (0.00ns)   --->   "%sext_ln712_779 = sext i14 %add_ln712_2615"   --->   Operation 9223 'sext' 'sext_ln712_779' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9224 [1/1] (1.52ns)   --->   "%add_ln712_2616 = add i15 %sext_ln712_779, i15 %sext_ln712_776"   --->   Operation 9224 'add' 'add_ln712_2616' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9225 [1/1] (0.00ns)   --->   "%sext_ln712_783 = sext i14 %add_ln712_2621"   --->   Operation 9225 'sext' 'sext_ln712_783' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9226 [1/1] (0.00ns)   --->   "%zext_ln712_704 = zext i14 %add_ln712_2626"   --->   Operation 9226 'zext' 'zext_ln712_704' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9227 [1/1] (1.52ns)   --->   "%add_ln712_2627 = add i16 %zext_ln712_704, i16 %sext_ln712_783"   --->   Operation 9227 'add' 'add_ln712_2627' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9228 [1/1] (0.00ns)   --->   "%zext_ln712_708 = zext i13 %add_ln712_2632"   --->   Operation 9228 'zext' 'zext_ln712_708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2638 = add i16 %add_ln712_2637, i16 %zext_ln712_708"   --->   Operation 9229 'add' 'add_ln712_2638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9230 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2650 = add i16 %add_ln712_2649, i16 %add_ln712_2638"   --->   Operation 9230 'add' 'add_ln712_2650' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9231 [1/1] (0.00ns)   --->   "%sext_ln712_789 = sext i14 %add_ln712_2659"   --->   Operation 9231 'sext' 'sext_ln712_789' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9232 [1/1] (0.00ns)   --->   "%sext_ln712_792 = sext i14 %add_ln712_2663"   --->   Operation 9232 'sext' 'sext_ln712_792' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9233 [1/1] (0.00ns)   --->   "%sext_ln712_795 = sext i12 %add_ln712_2667"   --->   Operation 9233 'sext' 'sext_ln712_795' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2668 = add i15 %sext_ln712_795, i15 %sext_ln712_792"   --->   Operation 9234 'add' 'add_ln712_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9235 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2669 = add i15 %add_ln712_2668, i15 %sext_ln712_789"   --->   Operation 9235 'add' 'add_ln712_2669' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9236 [1/1] (0.00ns)   --->   "%zext_ln712_718 = zext i12 %add_ln712_2672"   --->   Operation 9236 'zext' 'zext_ln712_718' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9237 [1/1] (0.00ns)   --->   "%zext_ln712_719 = zext i12 %add_ln712_2675"   --->   Operation 9237 'zext' 'zext_ln712_719' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2676 = add i15 %zext_ln712_719, i15 %add_ln712_2673"   --->   Operation 9238 'add' 'add_ln712_2676' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9239 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2677 = add i15 %add_ln712_2676, i15 %zext_ln712_718"   --->   Operation 9239 'add' 'add_ln712_2677' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9240 [1/1] (0.00ns)   --->   "%sext_ln712_799 = sext i13 %add_ln712_2691"   --->   Operation 9240 'sext' 'sext_ln712_799' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9241 [1/1] (0.00ns)   --->   "%sext_ln712_802 = sext i13 %add_ln712_2695"   --->   Operation 9241 'sext' 'sext_ln712_802' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9242 [1/1] (1.53ns)   --->   "%add_ln712_2696 = add i14 %sext_ln712_802, i14 %sext_ln712_799"   --->   Operation 9242 'add' 'add_ln712_2696' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9243 [1/1] (0.00ns)   --->   "%sext_ln712_804 = sext i13 %add_ln712_2697"   --->   Operation 9243 'sext' 'sext_ln712_804' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2698 = add i14 %sext_ln1171_636, i14 %sext_ln717_1041"   --->   Operation 9244 'add' 'add_ln712_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9245 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2699 = add i14 %add_ln712_2698, i14 %sext_ln712_804"   --->   Operation 9245 'add' 'add_ln712_2699' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2713 = add i16 %add_ln712_2712, i16 %add_ln712_2708"   --->   Operation 9246 'add' 'add_ln712_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9247 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2721 = add i16 %add_ln712_2720, i16 %add_ln712_2713"   --->   Operation 9247 'add' 'add_ln712_2721' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9248 [1/1] (0.00ns)   --->   "%sext_ln712_809 = sext i14 %add_ln712_2726"   --->   Operation 9248 'sext' 'sext_ln712_809' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9249 [1/1] (0.00ns)   --->   "%sext_ln712_813 = sext i13 %add_ln712_2731"   --->   Operation 9249 'sext' 'sext_ln712_813' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9250 [1/1] (1.52ns)   --->   "%add_ln712_2732 = add i15 %sext_ln712_813, i15 %sext_ln712_809"   --->   Operation 9250 'add' 'add_ln712_2732' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9251 [1/1] (0.00ns)   --->   "%zext_ln712_739 = zext i13 %add_ln712_2747"   --->   Operation 9251 'zext' 'zext_ln712_739' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2753 = add i16 %add_ln712_2752, i16 %zext_ln712_739"   --->   Operation 9252 'add' 'add_ln712_2753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9253 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2765 = add i16 %add_ln712_2764, i16 %add_ln712_2753"   --->   Operation 9253 'add' 'add_ln712_2765' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9254 [1/1] (0.00ns)   --->   "%sext_ln712_820 = sext i14 %add_ln712_2770"   --->   Operation 9254 'sext' 'sext_ln712_820' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9255 [1/1] (0.00ns)   --->   "%sext_ln712_821 = sext i14 %add_ln712_2771"   --->   Operation 9255 'sext' 'sext_ln712_821' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9256 [1/1] (0.00ns)   --->   "%sext_ln712_822 = sext i13 %add_ln712_2773"   --->   Operation 9256 'sext' 'sext_ln712_822' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2774 = add i15 %sext_ln712_822, i15 %sext_ln712_821"   --->   Operation 9257 'add' 'add_ln712_2774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9258 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_2775 = add i15 %add_ln712_2774, i15 %sext_ln712_820"   --->   Operation 9258 'add' 'add_ln712_2775' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9259 [1/1] (1.54ns)   --->   "%add_ln712_2777 = add i13 %sext_ln1171_614, i13 %sext_ln42_312"   --->   Operation 9259 'add' 'add_ln712_2777' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9260 [1/1] (0.00ns)   --->   "%sext_ln712_825 = sext i13 %add_ln712_2777"   --->   Operation 9260 'sext' 'sext_ln712_825' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9261 [1/1] (1.53ns)   --->   "%add_ln712_2778 = add i14 %sext_ln712_825, i14 %sext_ln1171_586"   --->   Operation 9261 'add' 'add_ln712_2778' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9262 [1/1] (0.00ns)   --->   "%zext_ln712_748 = zext i15 %add_ln712_2790"   --->   Operation 9262 'zext' 'zext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2796 = add i16 %add_ln712_2795, i16 %zext_ln712_748"   --->   Operation 9263 'add' 'add_ln712_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9264 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2807 = add i16 %add_ln712_2806, i16 %add_ln712_2796"   --->   Operation 9264 'add' 'add_ln712_2807' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2815 = add i13 %sext_ln717_846, i13 %sext_ln1171_573"   --->   Operation 9265 'add' 'add_ln712_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9266 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2816 = add i13 %add_ln712_2815, i13 %sext_ln717_833"   --->   Operation 9266 'add' 'add_ln712_2816' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2823 = add i13 %sext_ln717_1009, i13 %sext_ln717_1024"   --->   Operation 9267 'add' 'add_ln712_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9268 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2824 = add i13 %add_ln712_2823, i13 %sext_ln717_998"   --->   Operation 9268 'add' 'add_ln712_2824' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2839 = add i16 %add_ln712_2838, i16 %add_ln712_2833"   --->   Operation 9269 'add' 'add_ln712_2839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9270 [1/1] (0.00ns)   --->   "%zext_ln712_767 = zext i14 %add_ln712_2849"   --->   Operation 9270 'zext' 'zext_ln712_767' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9271 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2850 = add i16 %zext_ln712_767, i16 %add_ln712_2839"   --->   Operation 9271 'add' 'add_ln712_2850' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9272 [1/1] (0.00ns)   --->   "%sext_ln712_849 = sext i14 %add_ln712_2856"   --->   Operation 9272 'sext' 'sext_ln712_849' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9273 [1/1] (0.00ns)   --->   "%sext_ln712_853 = sext i14 %add_ln712_2861"   --->   Operation 9273 'sext' 'sext_ln712_853' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9274 [1/1] (1.52ns)   --->   "%add_ln712_2862 = add i15 %sext_ln712_853, i15 %sext_ln712_849"   --->   Operation 9274 'add' 'add_ln712_2862' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2870 = add i14 %sext_ln717_1071, i14 %sext_ln717_1098"   --->   Operation 9275 'add' 'add_ln712_2870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9276 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2871 = add i14 %add_ln712_2870, i14 %sext_ln42_311"   --->   Operation 9276 'add' 'add_ln712_2871' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9277 [1/1] (0.00ns)   --->   "%zext_ln712_774 = zext i15 %add_ln712_2884"   --->   Operation 9277 'zext' 'zext_ln712_774' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2885 = add i16 %zext_ln712_774, i16 %add_ln712_2879"   --->   Operation 9278 'add' 'add_ln712_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9279 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2898 = add i16 %add_ln712_2897, i16 %add_ln712_2885"   --->   Operation 9279 'add' 'add_ln712_2898' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9280 [1/1] (0.00ns)   --->   "%sext_ln712_864 = sext i15 %add_ln712_2903"   --->   Operation 9280 'sext' 'sext_ln712_864' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9281 [1/1] (0.00ns)   --->   "%sext_ln712_868 = sext i15 %add_ln712_2908"   --->   Operation 9281 'sext' 'sext_ln712_868' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9282 [1/1] (1.53ns)   --->   "%add_ln712_2909 = add i16 %sext_ln712_868, i16 %sext_ln712_864"   --->   Operation 9282 'add' 'add_ln712_2909' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9283 [1/1] (0.00ns)   --->   "%sext_ln712_871 = sext i15 %add_ln712_2914"   --->   Operation 9283 'sext' 'sext_ln712_871' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9284 [1/1] (0.00ns)   --->   "%sext_ln712_874 = sext i15 %add_ln712_2919"   --->   Operation 9284 'sext' 'sext_ln712_874' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9285 [1/1] (1.53ns)   --->   "%add_ln712_2920 = add i16 %sext_ln712_874, i16 %sext_ln712_871"   --->   Operation 9285 'add' 'add_ln712_2920' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2932 = add i16 %add_ln712_2931, i16 %add_ln712_2926"   --->   Operation 9286 'add' 'add_ln712_2932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9287 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2944 = add i16 %add_ln712_2943, i16 %add_ln712_2932"   --->   Operation 9287 'add' 'add_ln712_2944' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9288 [1/1] (0.00ns)   --->   "%sext_ln712_884 = sext i14 %add_ln712_2959"   --->   Operation 9288 'sext' 'sext_ln712_884' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9289 [1/1] (0.00ns)   --->   "%sext_ln712_887 = sext i14 %add_ln712_2964"   --->   Operation 9289 'sext' 'sext_ln712_887' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9290 [1/1] (1.52ns)   --->   "%add_ln712_2965 = add i15 %sext_ln712_887, i15 %sext_ln712_884"   --->   Operation 9290 'add' 'add_ln712_2965' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9291 [1/1] (0.00ns)   --->   "%zext_ln712_798 = zext i15 %add_ln712_2975"   --->   Operation 9291 'zext' 'zext_ln712_798' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2976 = add i16 %zext_ln712_798, i16 %add_ln712_2970"   --->   Operation 9292 'add' 'add_ln712_2976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9293 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2988 = add i16 %add_ln712_2987, i16 %add_ln712_2976"   --->   Operation 9293 'add' 'add_ln712_2988' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9294 [1/1] (0.00ns)   --->   "%sext_ln712_894 = sext i14 %add_ln712_2994"   --->   Operation 9294 'sext' 'sext_ln712_894' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9295 [1/1] (0.00ns)   --->   "%sext_ln712_895 = sext i14 %add_ln712_2996"   --->   Operation 9295 'sext' 'sext_ln712_895' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9296 [1/1] (0.00ns)   --->   "%sext_ln712_896 = sext i14 %add_ln712_2998"   --->   Operation 9296 'sext' 'sext_ln712_896' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9297 [1/1] (1.52ns)   --->   "%add_ln712_2999 = add i15 %sext_ln712_896, i15 %sext_ln712_895"   --->   Operation 9297 'add' 'add_ln712_2999' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9298 [1/1] (0.00ns)   --->   "%sext_ln712_897 = sext i15 %add_ln712_2999"   --->   Operation 9298 'sext' 'sext_ln712_897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9299 [1/1] (1.53ns)   --->   "%add_ln712_3000 = add i16 %sext_ln712_897, i16 %sext_ln712_894"   --->   Operation 9299 'add' 'add_ln712_3000' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3024 = add i16 %add_ln712_3023, i16 %add_ln712_3018"   --->   Operation 9300 'add' 'add_ln712_3024' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9301 [1/1] (0.00ns)   --->   "%zext_ln712_818 = zext i15 %add_ln712_3036"   --->   Operation 9301 'zext' 'zext_ln712_818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9302 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3037 = add i16 %zext_ln712_818, i16 %add_ln712_3024"   --->   Operation 9302 'add' 'add_ln712_3037' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9303 [1/1] (0.00ns)   --->   "%sext_ln712_902 = sext i13 %add_ln712_3042"   --->   Operation 9303 'sext' 'sext_ln712_902' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9304 [1/1] (0.00ns)   --->   "%sext_ln712_903 = sext i14 %add_ln712_3044"   --->   Operation 9304 'sext' 'sext_ln712_903' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9305 [1/1] (0.00ns)   --->   "%sext_ln712_905 = sext i14 %add_ln712_3046"   --->   Operation 9305 'sext' 'sext_ln712_905' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9306 [1/1] (1.52ns)   --->   "%add_ln712_3047 = add i15 %sext_ln712_905, i15 %sext_ln712_903"   --->   Operation 9306 'add' 'add_ln712_3047' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9307 [1/1] (0.00ns)   --->   "%sext_ln712_906 = sext i15 %add_ln712_3047"   --->   Operation 9307 'sext' 'sext_ln712_906' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9308 [1/1] (1.53ns)   --->   "%add_ln712_3048 = add i16 %sext_ln712_906, i16 %sext_ln712_902"   --->   Operation 9308 'add' 'add_ln712_3048' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9309 [1/1] (0.00ns)   --->   "%sext_ln712_910 = sext i14 %add_ln712_3053"   --->   Operation 9309 'sext' 'sext_ln712_910' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9310 [1/1] (0.00ns)   --->   "%sext_ln712_911 = sext i13 %add_ln712_3055"   --->   Operation 9310 'sext' 'sext_ln712_911' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9311 [1/1] (0.00ns)   --->   "%sext_ln712_913 = sext i14 %add_ln712_3057"   --->   Operation 9311 'sext' 'sext_ln712_913' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3058 = add i15 %sext_ln712_913, i15 %sext_ln712_911"   --->   Operation 9312 'add' 'add_ln712_3058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9313 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3059 = add i15 %add_ln712_3058, i15 %sext_ln712_910"   --->   Operation 9313 'add' 'add_ln712_3059' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3070 = add i16 %add_ln712_3069, i16 %add_ln712_3064"   --->   Operation 9314 'add' 'add_ln712_3070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9315 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3082 = add i16 %add_ln712_3081, i16 %add_ln712_3070"   --->   Operation 9315 'add' 'add_ln712_3082' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9316 [1/1] (0.00ns)   --->   "%sext_ln712_919 = sext i14 %add_ln712_3087"   --->   Operation 9316 'sext' 'sext_ln712_919' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9317 [1/1] (0.00ns)   --->   "%sext_ln712_920 = sext i14 %add_ln712_3089"   --->   Operation 9317 'sext' 'sext_ln712_920' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9318 [1/1] (0.00ns)   --->   "%sext_ln712_921 = sext i14 %add_ln712_3091"   --->   Operation 9318 'sext' 'sext_ln712_921' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9319 [1/1] (1.52ns)   --->   "%add_ln712_3092 = add i15 %sext_ln712_921, i15 %sext_ln712_920"   --->   Operation 9319 'add' 'add_ln712_3092' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9320 [1/1] (0.00ns)   --->   "%sext_ln712_922 = sext i15 %add_ln712_3092"   --->   Operation 9320 'sext' 'sext_ln712_922' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9321 [1/1] (1.53ns)   --->   "%add_ln712_3093 = add i16 %sext_ln712_922, i16 %sext_ln712_919"   --->   Operation 9321 'add' 'add_ln712_3093' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9322 [1/1] (0.00ns)   --->   "%zext_ln712_832 = zext i15 %add_ln712_3113"   --->   Operation 9322 'zext' 'zext_ln712_832' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3114 = add i16 %zext_ln712_832, i16 %add_ln712_3108"   --->   Operation 9323 'add' 'add_ln712_3114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9324 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3125 = add i16 %add_ln712_3124, i16 %add_ln712_3114"   --->   Operation 9324 'add' 'add_ln712_3125' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9325 [1/1] (0.00ns)   --->   "%sext_ln712_932 = sext i14 %add_ln712_3130"   --->   Operation 9325 'sext' 'sext_ln712_932' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9326 [1/1] (0.00ns)   --->   "%sext_ln712_935 = sext i14 %add_ln712_3134"   --->   Operation 9326 'sext' 'sext_ln712_935' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9327 [1/1] (1.52ns)   --->   "%add_ln712_3135 = add i15 %sext_ln712_935, i15 %sext_ln712_932"   --->   Operation 9327 'add' 'add_ln712_3135' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9328 [1/1] (0.00ns)   --->   "%sext_ln712_939 = sext i13 %add_ln712_3139"   --->   Operation 9328 'sext' 'sext_ln712_939' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9329 [1/1] (0.00ns)   --->   "%sext_ln712_942 = sext i13 %add_ln712_3143"   --->   Operation 9329 'sext' 'sext_ln712_942' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9330 [1/1] (1.53ns)   --->   "%add_ln712_3144 = add i14 %sext_ln712_942, i14 %sext_ln712_939"   --->   Operation 9330 'add' 'add_ln712_3144' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9331 [1/1] (0.00ns)   --->   "%zext_ln712_840 = zext i15 %add_ln712_3149"   --->   Operation 9331 'zext' 'zext_ln712_840' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3154 = add i16 %add_ln712_3153, i16 %zext_ln712_840"   --->   Operation 9332 'add' 'add_ln712_3154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9333 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3164 = add i16 %add_ln712_3163, i16 %add_ln712_3154"   --->   Operation 9333 'add' 'add_ln712_3164' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9334 [1/1] (0.00ns)   --->   "%sext_ln712_946 = sext i14 %add_ln712_3169"   --->   Operation 9334 'sext' 'sext_ln712_946' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9335 [1/1] (0.00ns)   --->   "%sext_ln712_949 = sext i14 %add_ln712_3173"   --->   Operation 9335 'sext' 'sext_ln712_949' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9336 [1/1] (1.52ns)   --->   "%add_ln712_3174 = add i15 %sext_ln712_949, i15 %sext_ln712_946"   --->   Operation 9336 'add' 'add_ln712_3174' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9337 [1/1] (0.00ns)   --->   "%zext_ln712_850 = zext i13 %add_ln712_3188"   --->   Operation 9337 'zext' 'zext_ln712_850' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3193 = add i16 %add_ln712_3192, i16 %zext_ln712_850"   --->   Operation 9338 'add' 'add_ln712_3193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9339 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3203 = add i16 %add_ln712_3202, i16 %add_ln712_3193"   --->   Operation 9339 'add' 'add_ln712_3203' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9340 [1/1] (0.00ns)   --->   "%sext_ln712_961 = sext i13 %add_ln712_3208"   --->   Operation 9340 'sext' 'sext_ln712_961' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9341 [1/1] (0.00ns)   --->   "%sext_ln712_964 = sext i14 %add_ln712_3213"   --->   Operation 9341 'sext' 'sext_ln712_964' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9342 [1/1] (1.52ns)   --->   "%add_ln712_3214 = add i15 %sext_ln712_964, i15 %sext_ln712_961"   --->   Operation 9342 'add' 'add_ln712_3214' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9343 [1/1] (0.00ns)   --->   "%sext_ln712_970 = sext i15 %add_ln712_3219"   --->   Operation 9343 'sext' 'sext_ln712_970' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9344 [1/1] (0.00ns)   --->   "%sext_ln712_972 = sext i14 %add_ln712_3221"   --->   Operation 9344 'sext' 'sext_ln712_972' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3224 = add i16 %add_ln712_3223, i16 %sext_ln712_972"   --->   Operation 9345 'add' 'add_ln712_3224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9346 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3225 = add i16 %add_ln712_3224, i16 %sext_ln712_970"   --->   Operation 9346 'add' 'add_ln712_3225' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9347 [1/1] (0.00ns)   --->   "%zext_ln712_862 = zext i15 %add_ln712_3235"   --->   Operation 9347 'zext' 'zext_ln712_862' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3236 = add i16 %zext_ln712_862, i16 %add_ln712_3230"   --->   Operation 9348 'add' 'add_ln712_3236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9349 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3248 = add i16 %add_ln712_3247, i16 %add_ln712_3236"   --->   Operation 9349 'add' 'add_ln712_3248' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9350 [1/1] (0.00ns)   --->   "%sext_ln712_973 = sext i14 %add_ln712_3251"   --->   Operation 9350 'sext' 'sext_ln712_973' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9351 [1/1] (0.00ns)   --->   "%sext_ln712_975 = sext i13 %add_ln712_3253"   --->   Operation 9351 'sext' 'sext_ln712_975' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3254 = add i15 %sext_ln712_975, i15 %sext_ln712_973"   --->   Operation 9352 'add' 'add_ln712_3254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9353 [1/1] (0.00ns)   --->   "%sext_ln712_979 = sext i14 %add_ln712_3259"   --->   Operation 9353 'sext' 'sext_ln712_979' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9354 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3260 = add i15 %sext_ln712_979, i15 %add_ln712_3254"   --->   Operation 9354 'add' 'add_ln712_3260' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9355 [1/1] (0.00ns)   --->   "%zext_ln712_878 = zext i15 %add_ln712_3283"   --->   Operation 9355 'zext' 'zext_ln712_878' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3284 = add i16 %zext_ln712_878, i16 %add_ln712_3278"   --->   Operation 9356 'add' 'add_ln712_3284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9357 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3297 = add i16 %add_ln712_3296, i16 %add_ln712_3284"   --->   Operation 9357 'add' 'add_ln712_3297' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9358 [1/1] (1.53ns)   --->   "%add_ln712_3307 = add i14 %sext_ln42_234, i14 %sext_ln42_277"   --->   Operation 9358 'add' 'add_ln712_3307' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9359 [1/1] (0.00ns)   --->   "%sext_ln712_992 = sext i14 %add_ln712_3307"   --->   Operation 9359 'sext' 'sext_ln712_992' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9360 [1/1] (0.00ns)   --->   "%sext_ln712_993 = sext i13 %add_ln712_3309"   --->   Operation 9360 'sext' 'sext_ln712_993' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9361 [1/1] (1.52ns)   --->   "%add_ln712_3310 = add i15 %sext_ln712_993, i15 %sext_ln712_992"   --->   Operation 9361 'add' 'add_ln712_3310' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9362 [1/1] (1.54ns)   --->   "%add_ln712_3311 = add i13 %sext_ln42_332, i13 %sext_ln42_343"   --->   Operation 9362 'add' 'add_ln712_3311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9363 [1/1] (0.00ns)   --->   "%sext_ln712_995 = sext i13 %add_ln712_3311"   --->   Operation 9363 'sext' 'sext_ln712_995' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9364 [1/1] (0.00ns)   --->   "%zext_ln712_886 = zext i11 %add_ln712_3312"   --->   Operation 9364 'zext' 'zext_ln712_886' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9365 [1/1] (1.54ns)   --->   "%add_ln712_3313 = add i13 %zext_ln712_886, i13 %sext_ln1171_670"   --->   Operation 9365 'add' 'add_ln712_3313' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9366 [1/1] (0.00ns)   --->   "%sext_ln712_996 = sext i13 %add_ln712_3313"   --->   Operation 9366 'sext' 'sext_ln712_996' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9367 [1/1] (1.53ns)   --->   "%add_ln712_3314 = add i14 %sext_ln712_996, i14 %sext_ln712_995"   --->   Operation 9367 'add' 'add_ln712_3314' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3325 = add i16 %add_ln712_3324, i16 %add_ln712_3320"   --->   Operation 9368 'add' 'add_ln712_3325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9369 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3335 = add i16 %add_ln712_3334, i16 %add_ln712_3325"   --->   Operation 9369 'add' 'add_ln712_3335' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9370 [1/1] (0.00ns)   --->   "%sext_ln712_999 = sext i14 %add_ln712_3340"   --->   Operation 9370 'sext' 'sext_ln712_999' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9371 [1/1] (0.00ns)   --->   "%sext_ln712_1003 = sext i14 %add_ln712_3344"   --->   Operation 9371 'sext' 'sext_ln712_1003' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9372 [1/1] (1.52ns)   --->   "%add_ln712_3345 = add i15 %sext_ln712_1003, i15 %sext_ln712_999"   --->   Operation 9372 'add' 'add_ln712_3345' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9373 [1/1] (0.00ns)   --->   "%sext_ln712_1007 = sext i14 %add_ln712_3349"   --->   Operation 9373 'sext' 'sext_ln712_1007' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9374 [1/1] (0.00ns)   --->   "%sext_ln712_1009 = sext i13 %add_ln712_3351"   --->   Operation 9374 'sext' 'sext_ln712_1009' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9375 [1/1] (0.00ns)   --->   "%zext_ln712_896 = zext i15 %add_ln712_3353"   --->   Operation 9375 'zext' 'zext_ln712_896' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3354 = add i16 %zext_ln712_896, i16 %sext_ln712_1009"   --->   Operation 9376 'add' 'add_ln712_3354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9377 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3355 = add i16 %add_ln712_3354, i16 %sext_ln712_1007"   --->   Operation 9377 'add' 'add_ln712_3355' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9378 [1/1] (0.00ns)   --->   "%zext_ln712_902 = zext i15 %add_ln712_3366"   --->   Operation 9378 'zext' 'zext_ln712_902' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9379 [1/1] (0.00ns)   --->   "%zext_ln712_904 = zext i15 %add_ln712_3370"   --->   Operation 9379 'zext' 'zext_ln712_904' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9380 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i14 %add_ln712_3375"   --->   Operation 9380 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3376 = add i16 %sext_ln712_16, i16 %zext_ln712_904"   --->   Operation 9381 'add' 'add_ln712_3376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9382 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3377 = add i16 %add_ln712_3376, i16 %zext_ln712_902"   --->   Operation 9382 'add' 'add_ln712_3377' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9383 [1/1] (0.00ns)   --->   "%sext_ln712_1010 = sext i13 %add_ln712_3381"   --->   Operation 9383 'sext' 'sext_ln712_1010' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3382 = add i16 %sext_ln712_1010, i16 %add_ln712_3379"   --->   Operation 9384 'add' 'add_ln712_3382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9385 [1/1] (0.00ns)   --->   "%sext_ln712_1013 = sext i13 %add_ln712_3387"   --->   Operation 9385 'sext' 'sext_ln712_1013' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9386 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3388 = add i16 %sext_ln712_1013, i16 %add_ln712_3382"   --->   Operation 9386 'add' 'add_ln712_3388' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9387 [1/1] (0.00ns)   --->   "%sext_ln712_1017 = sext i13 %add_ln712_3393"   --->   Operation 9387 'sext' 'sext_ln712_1017' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9388 [1/1] (0.00ns)   --->   "%sext_ln712_1019 = sext i14 %add_ln712_3395"   --->   Operation 9388 'sext' 'sext_ln712_1019' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9389 [1/1] (0.00ns)   --->   "%sext_ln712_1020 = sext i13 %add_ln712_3397"   --->   Operation 9389 'sext' 'sext_ln712_1020' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3398 = add i15 %sext_ln712_1020, i15 %sext_ln712_1019"   --->   Operation 9390 'add' 'add_ln712_3398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9391 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3399 = add i15 %add_ln712_3398, i15 %sext_ln712_1017"   --->   Operation 9391 'add' 'add_ln712_3399' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9392 [1/1] (0.00ns)   --->   "%zext_ln712_909 = zext i15 %add_ln712_3410"   --->   Operation 9392 'zext' 'zext_ln712_909' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3411 = add i16 %zext_ln712_909, i16 %add_ln712_3405"   --->   Operation 9393 'add' 'add_ln712_3411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9394 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3423 = add i16 %add_ln712_3422, i16 %add_ln712_3411"   --->   Operation 9394 'add' 'add_ln712_3423' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3440 = add i14 %sext_ln1171_575, i14 %sext_ln42_252"   --->   Operation 9395 'add' 'add_ln712_3440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9396 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3441 = add i14 %add_ln712_3440, i14 %sext_ln42_235"   --->   Operation 9396 'add' 'add_ln712_3441' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9397 [1/1] (1.54ns)   --->   "%add_ln712_3442 = add i13 %sext_ln42_296, i13 %sext_ln717_1024"   --->   Operation 9397 'add' 'add_ln712_3442' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9398 [1/1] (0.00ns)   --->   "%sext_ln712_1034 = sext i13 %add_ln712_3442"   --->   Operation 9398 'sext' 'sext_ln712_1034' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9399 [1/1] (1.53ns)   --->   "%add_ln712_3443 = add i14 %sext_ln712_1034, i14 %sext_ln42_281"   --->   Operation 9399 'add' 'add_ln712_3443' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3456 = add i16 %add_ln712_3455, i16 %add_ln712_3450"   --->   Operation 9400 'add' 'add_ln712_3456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9401 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3468 = add i16 %add_ln712_3467, i16 %add_ln712_3456"   --->   Operation 9401 'add' 'add_ln712_3468' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3481 = add i14 %sext_ln717_862, i14 %sext_ln1171_579"   --->   Operation 9402 'add' 'add_ln712_3481' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9403 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3482 = add i14 %add_ln712_3481, i14 %sext_ln1171_550"   --->   Operation 9403 'add' 'add_ln712_3482' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9404 [1/1] (0.00ns)   --->   "%sext_ln712_1047 = sext i13 %add_ln712_3483"   --->   Operation 9404 'sext' 'sext_ln712_1047' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9405 [1/1] (1.53ns)   --->   "%add_ln712_3484 = add i14 %sext_ln712_1047, i14 %sext_ln1171_586"   --->   Operation 9405 'add' 'add_ln712_3484' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3488 = add i13 %sext_ln717_1038, i13 %sext_ln717_1048"   --->   Operation 9406 'add' 'add_ln712_3488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9407 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_3489 = add i13 %add_ln712_3488, i13 %sext_ln42_301"   --->   Operation 9407 'add' 'add_ln712_3489' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9408 [1/1] (0.00ns)   --->   "%sext_ln712_1056 = sext i15 %add_ln712_3497"   --->   Operation 9408 'sext' 'sext_ln712_1056' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3503 = add i16 %add_ln712_3502, i16 %sext_ln712_1056"   --->   Operation 9409 'add' 'add_ln712_3503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9410 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3515 = add i16 %add_ln712_3514, i16 %add_ln712_3503"   --->   Operation 9410 'add' 'add_ln712_3515' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9411 [1/1] (0.00ns)   --->   "%sext_ln712_1059 = sext i13 %add_ln712_3520"   --->   Operation 9411 'sext' 'sext_ln712_1059' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9412 [1/1] (0.00ns)   --->   "%sext_ln712_1060 = sext i13 %add_ln712_3521"   --->   Operation 9412 'sext' 'sext_ln712_1060' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9413 [1/1] (0.00ns)   --->   "%sext_ln712_1061 = sext i14 %add_ln712_3523"   --->   Operation 9413 'sext' 'sext_ln712_1061' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3524 = add i15 %sext_ln712_1061, i15 %sext_ln712_1060"   --->   Operation 9414 'add' 'add_ln712_3524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9415 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_3525 = add i15 %add_ln712_3524, i15 %sext_ln712_1059"   --->   Operation 9415 'add' 'add_ln712_3525' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9416 [1/1] (0.00ns)   --->   "%sext_ln712_1065 = sext i13 %add_ln712_3529"   --->   Operation 9416 'sext' 'sext_ln712_1065' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3534 = add i16 %add_ln712_3533, i16 %add_ln712_3531"   --->   Operation 9417 'add' 'add_ln712_3534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9418 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3535 = add i16 %add_ln712_3534, i16 %sext_ln712_1065"   --->   Operation 9418 'add' 'add_ln712_3535' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9419 [1/1] (0.00ns)   --->   "%zext_ln712_939 = zext i15 %add_ln712_3540"   --->   Operation 9419 'zext' 'zext_ln712_939' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3545 = add i16 %add_ln712_3544, i16 %zext_ln712_939"   --->   Operation 9420 'add' 'add_ln712_3545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9421 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3555 = add i16 %add_ln712_3554, i16 %add_ln712_3545"   --->   Operation 9421 'add' 'add_ln712_3555' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9422 [1/1] (0.00ns)   --->   "%sext_ln712_1067 = sext i14 %add_ln712_3560"   --->   Operation 9422 'sext' 'sext_ln712_1067' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9423 [1/1] (0.00ns)   --->   "%sext_ln712_1071 = sext i15 %add_ln712_3564"   --->   Operation 9423 'sext' 'sext_ln712_1071' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9424 [1/1] (1.53ns)   --->   "%add_ln712_3565 = add i16 %sext_ln712_1071, i16 %sext_ln712_1067"   --->   Operation 9424 'add' 'add_ln712_3565' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9425 [1/1] (1.54ns)   --->   "%add_ln712_3566 = add i13 %sext_ln42_230, i13 %sext_ln717_833"   --->   Operation 9425 'add' 'add_ln712_3566' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9426 [1/1] (0.00ns)   --->   "%sext_ln712_1072 = sext i13 %add_ln712_3566"   --->   Operation 9426 'sext' 'sext_ln712_1072' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9427 [1/1] (0.00ns)   --->   "%sext_ln712_1074 = sext i14 %add_ln712_3568"   --->   Operation 9427 'sext' 'sext_ln712_1074' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9428 [1/1] (1.52ns)   --->   "%add_ln712_3569 = add i15 %sext_ln712_1074, i15 %sext_ln712_1072"   --->   Operation 9428 'add' 'add_ln712_3569' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9429 [1/1] (1.54ns)   --->   "%add_ln712_3570 = add i13 %sext_ln1171_625, i13 %sext_ln42_357"   --->   Operation 9429 'add' 'add_ln712_3570' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9430 [1/1] (0.00ns)   --->   "%zext_ln712_951 = zext i15 %add_ln712_3583"   --->   Operation 9430 'zext' 'zext_ln712_951' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3584 = add i16 %zext_ln712_951, i16 %add_ln712_3579"   --->   Operation 9431 'add' 'add_ln712_3584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9432 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3594 = add i16 %add_ln712_3593, i16 %add_ln712_3584"   --->   Operation 9432 'add' 'add_ln712_3594' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9433 [1/1] (1.53ns)   --->   "%add_ln712_3600 = add i14 %sext_ln1171_540, i14 %sext_ln717_838"   --->   Operation 9433 'add' 'add_ln712_3600' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9434 [1/1] (1.54ns)   --->   "%add_ln712_3601 = add i13 %sext_ln1171_591, i13 %sext_ln42_268"   --->   Operation 9434 'add' 'add_ln712_3601' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9435 [1/1] (0.00ns)   --->   "%sext_ln712_1081 = sext i13 %add_ln712_3601"   --->   Operation 9435 'sext' 'sext_ln712_1081' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9436 [1/1] (1.53ns)   --->   "%add_ln712_3602 = add i14 %sext_ln712_1081, i14 %sext_ln42_244"   --->   Operation 9436 'add' 'add_ln712_3602' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9437 [1/1] (1.52ns)   --->   "%add_ln712_3609 = add i16 %sext_ln717_1088, i16 %zext_ln717_586"   --->   Operation 9437 'add' 'add_ln712_3609' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9438 [1/1] (0.00ns)   --->   "%zext_ln712_961 = zext i15 %add_ln712_3622"   --->   Operation 9438 'zext' 'zext_ln712_961' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3623 = add i16 %zext_ln712_961, i16 %add_ln712_3618"   --->   Operation 9439 'add' 'add_ln712_3623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9440 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3634 = add i16 %add_ln712_3633, i16 %add_ln712_3623"   --->   Operation 9440 'add' 'add_ln712_3634' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9441 [1/1] (0.00ns)   --->   "%sext_ln712_1089 = sext i14 %add_ln712_3639"   --->   Operation 9441 'sext' 'sext_ln712_1089' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9442 [1/1] (0.00ns)   --->   "%sext_ln712_1090 = sext i13 %add_ln712_3640"   --->   Operation 9442 'sext' 'sext_ln712_1090' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9443 [1/1] (0.00ns)   --->   "%sext_ln712_1091 = sext i13 %add_ln712_3642"   --->   Operation 9443 'sext' 'sext_ln712_1091' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9444 [1/1] (1.53ns)   --->   "%add_ln712_3643 = add i14 %sext_ln712_1091, i14 %sext_ln712_1090"   --->   Operation 9444 'add' 'add_ln712_3643' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9445 [1/1] (0.00ns)   --->   "%sext_ln712_1092 = sext i14 %add_ln712_3643"   --->   Operation 9445 'sext' 'sext_ln712_1092' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9446 [1/1] (1.52ns)   --->   "%add_ln712_3644 = add i15 %sext_ln712_1092, i15 %sext_ln712_1089"   --->   Operation 9446 'add' 'add_ln712_3644' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3651 = add i14 %sext_ln717_1063, i14 %sext_ln42_344"   --->   Operation 9447 'add' 'add_ln712_3651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9448 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3652 = add i14 %add_ln712_3651, i14 %sext_ln42_330"   --->   Operation 9448 'add' 'add_ln712_3652' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9449 [1/1] (0.00ns)   --->   "%zext_ln712_974 = zext i13 %add_ln712_3664"   --->   Operation 9449 'zext' 'zext_ln712_974' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3665 = add i16 %zext_ln712_974, i16 %add_ln712_3659"   --->   Operation 9450 'add' 'add_ln712_3665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9451 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3676 = add i16 %add_ln712_3675, i16 %add_ln712_3665"   --->   Operation 9451 'add' 'add_ln712_3676' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9452 [1/1] (0.00ns)   --->   "%sext_ln712_1106 = sext i14 %add_ln712_3682"   --->   Operation 9452 'sext' 'sext_ln712_1106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9453 [1/1] (0.00ns)   --->   "%sext_ln712_1108 = sext i14 %add_ln712_3684"   --->   Operation 9453 'sext' 'sext_ln712_1108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9454 [1/1] (0.00ns)   --->   "%sext_ln712_1109 = sext i14 %add_ln712_3686"   --->   Operation 9454 'sext' 'sext_ln712_1109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9455 [1/1] (1.52ns)   --->   "%add_ln712_3687 = add i15 %sext_ln712_1109, i15 %sext_ln712_1108"   --->   Operation 9455 'add' 'add_ln712_3687' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9456 [1/1] (0.00ns)   --->   "%sext_ln712_1110 = sext i15 %add_ln712_3687"   --->   Operation 9456 'sext' 'sext_ln712_1110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9457 [1/1] (1.53ns)   --->   "%add_ln712_3688 = add i16 %sext_ln712_1110, i16 %sext_ln712_1106"   --->   Operation 9457 'add' 'add_ln712_3688' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3693 = add i16 %add_ln712_3692, i16 %add_ln712_3690"   --->   Operation 9458 'add' 'add_ln712_3693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9459 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3699 = add i16 %add_ln712_3698, i16 %add_ln712_3693"   --->   Operation 9459 'add' 'add_ln712_3699' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9460 [1/1] (0.00ns)   --->   "%zext_ln712_986 = zext i15 %add_ln712_3705"   --->   Operation 9460 'zext' 'zext_ln712_986' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3711 = add i16 %add_ln712_3710, i16 %zext_ln712_986"   --->   Operation 9461 'add' 'add_ln712_3711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9462 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3724 = add i16 %add_ln712_3723, i16 %add_ln712_3711"   --->   Operation 9462 'add' 'add_ln712_3724' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9463 [1/1] (0.00ns)   --->   "%sext_ln712_1113 = sext i14 %add_ln712_3729"   --->   Operation 9463 'sext' 'sext_ln712_1113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9464 [1/1] (0.00ns)   --->   "%sext_ln712_1116 = sext i14 %add_ln712_3734"   --->   Operation 9464 'sext' 'sext_ln712_1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9465 [1/1] (1.52ns)   --->   "%add_ln712_3735 = add i15 %sext_ln712_1116, i15 %sext_ln712_1113"   --->   Operation 9465 'add' 'add_ln712_3735' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9466 [1/1] (0.00ns)   --->   "%sext_ln712_1120 = sext i15 %add_ln712_3740"   --->   Operation 9466 'sext' 'sext_ln712_1120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9467 [1/1] (0.00ns)   --->   "%sext_ln712_1121 = sext i13 %add_ln712_3742"   --->   Operation 9467 'sext' 'sext_ln712_1121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3745 = add i16 %add_ln712_3744, i16 %sext_ln712_1121"   --->   Operation 9468 'add' 'add_ln712_3745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9469 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3746 = add i16 %add_ln712_3745, i16 %sext_ln712_1120"   --->   Operation 9469 'add' 'add_ln712_3746' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9470 [1/1] (0.00ns)   --->   "%zext_ln712_999 = zext i15 %add_ln712_3750"   --->   Operation 9470 'zext' 'zext_ln712_999' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3756 = add i16 %add_ln712_3755, i16 %zext_ln712_999"   --->   Operation 9471 'add' 'add_ln712_3756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9472 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3768 = add i16 %add_ln712_3767, i16 %add_ln712_3756"   --->   Operation 9472 'add' 'add_ln712_3768' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9473 [1/1] (0.00ns)   --->   "%sext_ln712_1130 = sext i14 %add_ln712_3782"   --->   Operation 9473 'sext' 'sext_ln712_1130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9474 [1/1] (0.00ns)   --->   "%sext_ln712_1131 = sext i11 %add_ln712_3783"   --->   Operation 9474 'sext' 'sext_ln712_1131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3786 = add i16 %add_ln712_3785, i16 %sext_ln712_1131"   --->   Operation 9475 'add' 'add_ln712_3786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9476 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3787 = add i16 %add_ln712_3786, i16 %sext_ln712_1130"   --->   Operation 9476 'add' 'add_ln712_3787' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3797 = add i16 %add_ln712_3796, i16 %add_ln712_3792"   --->   Operation 9477 'add' 'add_ln712_3797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9478 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3808 = add i16 %add_ln712_3807, i16 %add_ln712_3797"   --->   Operation 9478 'add' 'add_ln712_3808' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9479 [1/1] (0.00ns)   --->   "%sext_ln712_1135 = sext i14 %add_ln712_3813"   --->   Operation 9479 'sext' 'sext_ln712_1135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9480 [1/1] (0.00ns)   --->   "%sext_ln712_1137 = sext i14 %add_ln712_3817"   --->   Operation 9480 'sext' 'sext_ln712_1137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9481 [1/1] (1.52ns)   --->   "%add_ln712_3818 = add i15 %sext_ln712_1137, i15 %sext_ln712_1135"   --->   Operation 9481 'add' 'add_ln712_3818' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9482 [1/1] (0.00ns)   --->   "%sext_ln712_1140 = sext i14 %add_ln712_3822"   --->   Operation 9482 'sext' 'sext_ln712_1140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9483 [1/1] (0.00ns)   --->   "%sext_ln712_1142 = sext i15 %add_ln712_3827"   --->   Operation 9483 'sext' 'sext_ln712_1142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9484 [1/1] (1.53ns)   --->   "%add_ln712_3828 = add i16 %sext_ln712_1142, i16 %sext_ln712_1140"   --->   Operation 9484 'add' 'add_ln712_3828' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9485 [1/1] (0.00ns)   --->   "%zext_ln712_1025 = zext i13 %add_ln712_3833"   --->   Operation 9485 'zext' 'zext_ln712_1025' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3838 = add i16 %add_ln712_3837, i16 %zext_ln712_1025"   --->   Operation 9486 'add' 'add_ln712_3838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9487 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3849 = add i16 %add_ln712_3848, i16 %add_ln712_3838"   --->   Operation 9487 'add' 'add_ln712_3849' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9488 [1/1] (0.00ns)   --->   "%sext_ln712_1146 = sext i14 %add_ln712_3854"   --->   Operation 9488 'sext' 'sext_ln712_1146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9489 [1/1] (0.00ns)   --->   "%sext_ln712_1149 = sext i14 %add_ln712_3858"   --->   Operation 9489 'sext' 'sext_ln712_1149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9490 [1/1] (1.52ns)   --->   "%add_ln712_3859 = add i15 %sext_ln712_1149, i15 %sext_ln712_1146"   --->   Operation 9490 'add' 'add_ln712_3859' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9491 [1/1] (0.00ns)   --->   "%sext_ln712_1153 = sext i14 %add_ln712_3863"   --->   Operation 9491 'sext' 'sext_ln712_1153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9492 [1/1] (0.00ns)   --->   "%zext_ln712_1038 = zext i12 %add_ln712_3867"   --->   Operation 9492 'zext' 'zext_ln712_1038' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9493 [1/1] (1.52ns)   --->   "%add_ln712_3868 = add i15 %zext_ln712_1038, i15 %sext_ln712_1153"   --->   Operation 9493 'add' 'add_ln712_3868' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9494 [1/1] (0.00ns)   --->   "%zext_ln712_1040 = zext i15 %add_ln712_3873"   --->   Operation 9494 'zext' 'zext_ln712_1040' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3878 = add i16 %add_ln712_3877, i16 %zext_ln712_1040"   --->   Operation 9495 'add' 'add_ln712_3878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9496 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3888 = add i16 %add_ln712_3887, i16 %add_ln712_3878"   --->   Operation 9496 'add' 'add_ln712_3888' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9497 [1/1] (0.00ns)   --->   "%sext_ln712_1156 = sext i15 %add_ln712_3892"   --->   Operation 9497 'sext' 'sext_ln712_1156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9498 [1/1] (0.00ns)   --->   "%sext_ln712_1159 = sext i15 %add_ln712_3897"   --->   Operation 9498 'sext' 'sext_ln712_1159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9499 [1/1] (1.53ns)   --->   "%add_ln712_3898 = add i16 %sext_ln712_1159, i16 %sext_ln712_1156"   --->   Operation 9499 'add' 'add_ln712_3898' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9500 [1/1] (0.00ns)   --->   "%zext_ln712_1050 = zext i15 %add_ln712_3913"   --->   Operation 9500 'zext' 'zext_ln712_1050' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9501 [1/1] (0.00ns)   --->   "%zext_ln712_1053 = zext i15 %add_ln712_3918"   --->   Operation 9501 'zext' 'zext_ln712_1053' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3919 = add i16 %zext_ln712_1053, i16 %zext_ln712_1050"   --->   Operation 9502 'add' 'add_ln712_3919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9503 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3931 = add i16 %add_ln712_3930, i16 %add_ln712_3919"   --->   Operation 9503 'add' 'add_ln712_3931' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9504 [1/1] (0.00ns)   --->   "%sext_ln712_1169 = sext i13 %add_ln712_3936"   --->   Operation 9504 'sext' 'sext_ln712_1169' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9505 [1/1] (0.00ns)   --->   "%sext_ln712_1172 = sext i13 %add_ln712_3941"   --->   Operation 9505 'sext' 'sext_ln712_1172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9506 [1/1] (1.53ns)   --->   "%add_ln712_3942 = add i14 %sext_ln712_1172, i14 %sext_ln712_1169"   --->   Operation 9506 'add' 'add_ln712_3942' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9507 [1/1] (1.54ns)   --->   "%add_ln712_3943 = add i13 %sext_ln1171_564, i13 %sext_ln42_259"   --->   Operation 9507 'add' 'add_ln712_3943' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9508 [1/1] (0.00ns)   --->   "%sext_ln712_1174 = sext i13 %add_ln712_3943"   --->   Operation 9508 'sext' 'sext_ln712_1174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9509 [1/1] (0.00ns)   --->   "%sext_ln712_1176 = sext i13 %add_ln712_3945"   --->   Operation 9509 'sext' 'sext_ln712_1176' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9510 [1/1] (1.53ns)   --->   "%add_ln712_3946 = add i14 %sext_ln712_1176, i14 %sext_ln712_1174"   --->   Operation 9510 'add' 'add_ln712_3946' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9511 [1/1] (0.00ns)   --->   "%zext_ln712_1068 = zext i14 %add_ln712_3961"   --->   Operation 9511 'zext' 'zext_ln712_1068' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3962 = add i16 %zext_ln712_1068, i16 %add_ln712_3957"   --->   Operation 9512 'add' 'add_ln712_3962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9513 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3973 = add i16 %add_ln712_3972, i16 %add_ln712_3962"   --->   Operation 9513 'add' 'add_ln712_3973' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9514 [1/1] (0.00ns)   --->   "%sext_ln712_1182 = sext i15 %add_ln712_3978"   --->   Operation 9514 'sext' 'sext_ln712_1182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9515 [1/1] (0.00ns)   --->   "%sext_ln712_1186 = sext i14 %add_ln712_3983"   --->   Operation 9515 'sext' 'sext_ln712_1186' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9516 [1/1] (1.53ns)   --->   "%add_ln712_3984 = add i16 %sext_ln712_1186, i16 %sext_ln712_1182"   --->   Operation 9516 'add' 'add_ln712_3984' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9517 [1/1] (0.00ns)   --->   "%sext_ln712_1189 = sext i14 %add_ln712_3989"   --->   Operation 9517 'sext' 'sext_ln712_1189' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9518 [1/1] (0.00ns)   --->   "%sext_ln712_1194 = sext i13 %add_ln712_3994"   --->   Operation 9518 'sext' 'sext_ln712_1194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9519 [1/1] (1.52ns)   --->   "%add_ln712_3995 = add i15 %sext_ln712_1194, i15 %sext_ln712_1189"   --->   Operation 9519 'add' 'add_ln712_3995' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9520 [1/1] (0.00ns)   --->   "%sext_ln712_1197 = sext i14 %add_ln712_4000"   --->   Operation 9520 'sext' 'sext_ln712_1197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4006 = add i16 %add_ln712_4005, i16 %sext_ln712_1197"   --->   Operation 9521 'add' 'add_ln712_4006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9522 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4017 = add i16 %add_ln712_4016, i16 %add_ln712_4006"   --->   Operation 9522 'add' 'add_ln712_4017' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9523 [1/1] (0.00ns)   --->   "%sext_ln712_1200 = sext i14 %add_ln712_4022"   --->   Operation 9523 'sext' 'sext_ln712_1200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9524 [1/1] (0.00ns)   --->   "%sext_ln712_1201 = sext i13 %add_ln712_4023"   --->   Operation 9524 'sext' 'sext_ln712_1201' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9525 [1/1] (0.00ns)   --->   "%sext_ln712_1203 = sext i14 %add_ln712_4025"   --->   Operation 9525 'sext' 'sext_ln712_1203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4026 = add i15 %sext_ln712_1203, i15 %sext_ln712_1201"   --->   Operation 9526 'add' 'add_ln712_4026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9527 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4027 = add i15 %add_ln712_4026, i15 %sext_ln712_1200"   --->   Operation 9527 'add' 'add_ln712_4027' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9528 [1/1] (0.00ns)   --->   "%sext_ln712_1208 = sext i12 %add_ln712_4033"   --->   Operation 9528 'sext' 'sext_ln712_1208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9529 [1/1] (0.00ns)   --->   "%sext_ln712_1209 = sext i12 %add_ln712_4034"   --->   Operation 9529 'sext' 'sext_ln712_1209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9530 [1/1] (1.54ns)   --->   "%add_ln712_4035 = add i13 %sext_ln712_1209, i13 %sext_ln1171_657"   --->   Operation 9530 'add' 'add_ln712_4035' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9531 [1/1] (0.00ns)   --->   "%sext_ln712_1210 = sext i13 %add_ln712_4035"   --->   Operation 9531 'sext' 'sext_ln712_1210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9532 [1/1] (1.53ns)   --->   "%add_ln712_4036 = add i14 %sext_ln712_1210, i14 %sext_ln712_1208"   --->   Operation 9532 'add' 'add_ln712_4036' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9533 [1/1] (0.00ns)   --->   "%zext_ln712_1087 = zext i15 %add_ln712_4047"   --->   Operation 9533 'zext' 'zext_ln712_1087' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4048 = add i16 %zext_ln712_1087, i16 %add_ln712_4042"   --->   Operation 9534 'add' 'add_ln712_4048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9535 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4059 = add i16 %add_ln712_4058, i16 %add_ln712_4048"   --->   Operation 9535 'add' 'add_ln712_4059' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9536 [1/1] (0.00ns)   --->   "%sext_ln712_1214 = sext i13 %add_ln712_4064"   --->   Operation 9536 'sext' 'sext_ln712_1214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9537 [1/1] (0.00ns)   --->   "%sext_ln712_1217 = sext i13 %add_ln712_4068"   --->   Operation 9537 'sext' 'sext_ln712_1217' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9538 [1/1] (1.53ns)   --->   "%add_ln712_4069 = add i14 %sext_ln712_1217, i14 %sext_ln712_1214"   --->   Operation 9538 'add' 'add_ln712_4069' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9539 [1/1] (0.00ns)   --->   "%sext_ln712_1220 = sext i14 %add_ln712_4073"   --->   Operation 9539 'sext' 'sext_ln712_1220' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9540 [1/1] (0.00ns)   --->   "%sext_ln712_1223 = sext i14 %add_ln712_4078"   --->   Operation 9540 'sext' 'sext_ln712_1223' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9541 [1/1] (1.52ns)   --->   "%add_ln712_4079 = add i15 %sext_ln712_1223, i15 %sext_ln712_1220"   --->   Operation 9541 'add' 'add_ln712_4079' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 9542 [1/1] (0.00ns)   --->   "%zext_ln712_1097 = zext i15 %add_ln712_4088"   --->   Operation 9542 'zext' 'zext_ln712_1097' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 9543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4089 = add i16 %zext_ln712_1097, i16 %add_ln712_4084"   --->   Operation 9543 'add' 'add_ln712_4089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 9544 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4100 = add i16 %add_ln712_4099, i16 %add_ln712_4089"   --->   Operation 9544 'add' 'add_ln712_4100' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.18>
ST_10 : Operation 9545 [1/1] (0.00ns)   --->   "%zext_ln717_585 = zext i14 %sext_ln717_466"   --->   Operation 9545 'zext' 'zext_ln717_585' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9546 [1/1] (0.00ns)   --->   "%sext_ln1171_646 = sext i11 %trunc_ln717_1638"   --->   Operation 9546 'sext' 'sext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9547 [1/1] (0.00ns)   --->   "%sext_ln717_1057 = sext i10 %trunc_ln717_1673"   --->   Operation 9547 'sext' 'sext_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9548 [1/1] (0.00ns)   --->   "%sext_ln717_1062 = sext i10 %trunc_ln717_1677"   --->   Operation 9548 'sext' 'sext_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9549 [1/1] (0.00ns)   --->   "%sext_ln717_1106 = sext i12 %trunc_ln717_1734"   --->   Operation 9549 'sext' 'sext_ln717_1106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9550 [1/1] (0.00ns)   --->   "%sext_ln717_1112 = sext i13 %trunc_ln717_1741"   --->   Operation 9550 'sext' 'sext_ln717_1112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9551 [1/1] (0.00ns)   --->   "%sext_ln717_1113 = sext i12 %trunc_ln717_1742"   --->   Operation 9551 'sext' 'sext_ln717_1113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9552 [1/1] (0.00ns)   --->   "%sext_ln712_425 = sext i14 %add_ln712_1479"   --->   Operation 9552 'sext' 'sext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9553 [1/1] (0.00ns)   --->   "%sext_ln712_431 = sext i15 %add_ln712_1486"   --->   Operation 9553 'sext' 'sext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1487 = add i16 %sext_ln712_431, i16 %sext_ln712_425"   --->   Operation 9554 'add' 'add_ln712_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9555 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1502 = add i16 %add_ln712_1501, i16 %add_ln712_1487"   --->   Operation 9555 'add' 'add_ln712_1502' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1527 = add i16 %add_ln712_1526, i16 %add_ln712_1522"   --->   Operation 9556 'add' 'add_ln712_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9557 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1536 = add i16 %add_ln712_1535, i16 %add_ln712_1527"   --->   Operation 9557 'add' 'add_ln712_1536' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9558 [1/1] (0.00ns)   --->   "%sext_ln712_450 = sext i15 %add_ln712_1546"   --->   Operation 9558 'sext' 'sext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1557 = add i16 %add_ln712_1556, i16 %sext_ln712_450"   --->   Operation 9559 'add' 'add_ln712_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9560 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1579 = add i16 %add_ln712_1578, i16 %add_ln712_1557"   --->   Operation 9560 'add' 'add_ln712_1579' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9561 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i14 %add_ln712_1592"   --->   Operation 9561 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9562 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i15 %add_ln712_1596"   --->   Operation 9562 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9563 [1/1] (1.53ns)   --->   "%add_ln712_1597 = add i16 %sext_ln712_473, i16 %sext_ln712_470"   --->   Operation 9563 'add' 'add_ln712_1597' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9564 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i15 %add_ln712_1640"   --->   Operation 9564 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9565 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i15 %add_ln712_1649"   --->   Operation 9565 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1650 = add i16 %sext_ln712_489, i16 %sext_ln712_482"   --->   Operation 9566 'add' 'add_ln712_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9567 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1670 = add i16 %add_ln712_1669, i16 %add_ln712_1650"   --->   Operation 9567 'add' 'add_ln712_1670' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9568 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i14 %add_ln712_1686"   --->   Operation 9568 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9569 [1/1] (0.00ns)   --->   "%sext_ln712_501 = sext i12 %add_ln712_1688"   --->   Operation 9569 'sext' 'sext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1692 = add i16 %add_ln712_1691, i16 %sext_ln712_501"   --->   Operation 9570 'add' 'add_ln712_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9571 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1693 = add i16 %add_ln712_1692, i16 %sext_ln712_500"   --->   Operation 9571 'add' 'add_ln712_1693' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1736 = add i16 %add_ln712_1735, i16 %add_ln712_1727"   --->   Operation 9572 'add' 'add_ln712_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9573 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1755 = add i16 %add_ln712_1754, i16 %add_ln712_1736"   --->   Operation 9573 'add' 'add_ln712_1755' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9574 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i15 %add_ln712_1765"   --->   Operation 9574 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1776 = add i16 %add_ln712_1775, i16 %sext_ln712_517"   --->   Operation 9575 'add' 'add_ln712_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9576 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1797 = add i16 %add_ln712_1796, i16 %add_ln712_1776"   --->   Operation 9576 'add' 'add_ln712_1797' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9577 [1/1] (0.00ns)   --->   "%sext_ln712_538 = sext i15 %add_ln712_1817"   --->   Operation 9577 'sext' 'sext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1818 = add i16 %sext_ln712_538, i16 %add_ln712_1807"   --->   Operation 9578 'add' 'add_ln712_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9579 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1841 = add i16 %add_ln712_1840, i16 %add_ln712_1818"   --->   Operation 9579 'add' 'add_ln712_1841' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9580 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i15 %add_ln712_1851"   --->   Operation 9580 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9581 [1/1] (0.00ns)   --->   "%sext_ln712_557 = sext i15 %add_ln712_1861"   --->   Operation 9581 'sext' 'sext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1862 = add i16 %sext_ln712_557, i16 %sext_ln712_547"   --->   Operation 9582 'add' 'add_ln712_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9583 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1884 = add i16 %add_ln712_1883, i16 %add_ln712_1862"   --->   Operation 9583 'add' 'add_ln712_1884' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9584 [1/1] (0.00ns)   --->   "%sext_ln712_564 = sext i15 %add_ln712_1893"   --->   Operation 9584 'sext' 'sext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9585 [1/1] (0.00ns)   --->   "%sext_ln712_572 = sext i15 %add_ln712_1903"   --->   Operation 9585 'sext' 'sext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1904 = add i16 %sext_ln712_572, i16 %sext_ln712_564"   --->   Operation 9586 'add' 'add_ln712_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9587 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1926 = add i16 %add_ln712_1925, i16 %add_ln712_1904"   --->   Operation 9587 'add' 'add_ln712_1926' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9588 [1/1] (0.00ns)   --->   "%sext_ln712_577 = sext i14 %add_ln712_1933"   --->   Operation 9588 'sext' 'sext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9589 [1/1] (0.00ns)   --->   "%sext_ln712_578 = sext i11 %add_ln712_1934"   --->   Operation 9589 'sext' 'sext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1936 = add i16 %add_ln712_1935, i16 %sext_ln712_578"   --->   Operation 9590 'add' 'add_ln712_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9591 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1937 = add i16 %add_ln712_1936, i16 %sext_ln712_577"   --->   Operation 9591 'add' 'add_ln712_1937' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9592 [1/1] (0.00ns)   --->   "%sext_ln712_587 = sext i13 %add_ln712_1962"   --->   Operation 9592 'sext' 'sext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9593 [1/1] (0.00ns)   --->   "%sext_ln712_589 = sext i14 %add_ln712_1964"   --->   Operation 9593 'sext' 'sext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1965 = add i15 %sext_ln712_589, i15 %sext_ln712_587"   --->   Operation 9594 'add' 'add_ln712_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9595 [1/1] (0.00ns)   --->   "%sext_ln712_593 = sext i14 %add_ln712_1970"   --->   Operation 9595 'sext' 'sext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9596 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_1971 = add i15 %sext_ln712_593, i15 %add_ln712_1965"   --->   Operation 9596 'add' 'add_ln712_1971' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9597 [1/1] (0.00ns)   --->   "%sext_ln712_600 = sext i15 %add_ln712_2002"   --->   Operation 9597 'sext' 'sext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9598 [1/1] (0.00ns)   --->   "%sext_ln712_608 = sext i15 %add_ln712_2010"   --->   Operation 9598 'sext' 'sext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2011 = add i16 %sext_ln712_608, i16 %sext_ln712_600"   --->   Operation 9599 'add' 'add_ln712_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9600 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2030 = add i16 %add_ln712_2029, i16 %add_ln712_2011"   --->   Operation 9600 'add' 'add_ln712_2030' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9601 [1/1] (0.00ns)   --->   "%sext_ln712_615 = sext i15 %add_ln712_2039"   --->   Operation 9601 'sext' 'sext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2049 = add i16 %add_ln712_2048, i16 %sext_ln712_615"   --->   Operation 9602 'add' 'add_ln712_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9603 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2070 = add i16 %add_ln712_2069, i16 %add_ln712_2049"   --->   Operation 9603 'add' 'add_ln712_2070' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9604 [1/1] (0.00ns)   --->   "%sext_ln712_626 = sext i15 %add_ln712_2080"   --->   Operation 9604 'sext' 'sext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2092 = add i16 %add_ln712_2091, i16 %sext_ln712_626"   --->   Operation 9605 'add' 'add_ln712_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9606 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2115 = add i16 %add_ln712_2114, i16 %add_ln712_2092"   --->   Operation 9606 'add' 'add_ln712_2115' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9607 [1/1] (0.00ns)   --->   "%sext_ln712_652 = sext i14 %add_ln712_2159"   --->   Operation 9607 'sext' 'sext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9608 [1/1] (0.00ns)   --->   "%sext_ln712_654 = sext i13 %add_ln712_2161"   --->   Operation 9608 'sext' 'sext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9609 [1/1] (0.00ns)   --->   "%zext_ln712_564 = zext i15 %add_ln712_2163"   --->   Operation 9609 'zext' 'zext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2164 = add i16 %zext_ln712_564, i16 %sext_ln712_654"   --->   Operation 9610 'add' 'add_ln712_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9611 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2165 = add i16 %add_ln712_2164, i16 %sext_ln712_652"   --->   Operation 9611 'add' 'add_ln712_2165' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9612 [1/1] (0.00ns)   --->   "%sext_ln712_665 = sext i14 %add_ln712_2202"   --->   Operation 9612 'sext' 'sext_ln712_665' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9613 [1/1] (0.00ns)   --->   "%sext_ln712_668 = sext i14 %add_ln712_2207"   --->   Operation 9613 'sext' 'sext_ln712_668' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9614 [1/1] (1.52ns)   --->   "%add_ln712_2208 = add i15 %sext_ln712_668, i15 %sext_ln712_665"   --->   Operation 9614 'add' 'add_ln712_2208' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9615 [1/1] (0.00ns)   --->   "%sext_ln712_675 = sext i15 %add_ln712_2239"   --->   Operation 9615 'sext' 'sext_ln712_675' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2250 = add i16 %add_ln712_2249, i16 %sext_ln712_675"   --->   Operation 9616 'add' 'add_ln712_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9617 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2271 = add i16 %add_ln712_2270, i16 %add_ln712_2250"   --->   Operation 9617 'add' 'add_ln712_2271' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9618 [1/1] (0.00ns)   --->   "%sext_ln712_686 = sext i15 %add_ln712_2281"   --->   Operation 9618 'sext' 'sext_ln712_686' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2292 = add i16 %add_ln712_2291, i16 %sext_ln712_686"   --->   Operation 9619 'add' 'add_ln712_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9620 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2315 = add i16 %add_ln712_2314, i16 %add_ln712_2292"   --->   Operation 9620 'add' 'add_ln712_2315' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9621 [1/1] (0.00ns)   --->   "%sext_ln712_696 = sext i13 %add_ln712_2325"   --->   Operation 9621 'sext' 'sext_ln712_696' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9622 [1/1] (0.00ns)   --->   "%sext_ln712_697 = sext i14 %add_ln712_2327"   --->   Operation 9622 'sext' 'sext_ln712_697' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9623 [1/1] (1.52ns)   --->   "%add_ln712_2328 = add i15 %sext_ln712_697, i15 %sext_ln712_696"   --->   Operation 9623 'add' 'add_ln712_2328' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9624 [1/1] (0.00ns)   --->   "%sext_ln712_698 = sext i15 %add_ln712_2328"   --->   Operation 9624 'sext' 'sext_ln712_698' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9625 [1/1] (0.00ns)   --->   "%zext_ln712_616 = zext i15 %add_ln712_2333"   --->   Operation 9625 'zext' 'zext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9626 [1/1] (1.53ns)   --->   "%add_ln712_2334 = add i16 %zext_ln712_616, i16 %sext_ln712_698"   --->   Operation 9626 'add' 'add_ln712_2334' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9627 [1/1] (0.00ns)   --->   "%sext_ln712_706 = sext i15 %add_ln712_2366"   --->   Operation 9627 'sext' 'sext_ln712_706' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9628 [1/1] (0.00ns)   --->   "%sext_ln712_714 = sext i15 %add_ln712_2376"   --->   Operation 9628 'sext' 'sext_ln712_714' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2377 = add i16 %sext_ln712_714, i16 %sext_ln712_706"   --->   Operation 9629 'add' 'add_ln712_2377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9630 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2398 = add i16 %add_ln712_2397, i16 %add_ln712_2377"   --->   Operation 9630 'add' 'add_ln712_2398' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9631 [1/1] (0.00ns)   --->   "%sext_ln712_721 = sext i15 %add_ln712_2406"   --->   Operation 9631 'sext' 'sext_ln712_721' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2416 = add i16 %add_ln712_2415, i16 %sext_ln712_721"   --->   Operation 9632 'add' 'add_ln712_2416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9633 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2435 = add i16 %add_ln712_2434, i16 %add_ln712_2416"   --->   Operation 9633 'add' 'add_ln712_2435' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2452 = add i13 %sext_ln717_1057, i13 %sext_ln717_1106"   --->   Operation 9634 'add' 'add_ln712_2452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9635 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_2453 = add i13 %add_ln712_2452, i13 %sext_ln1171_646"   --->   Operation 9635 'add' 'add_ln712_2453' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9636 [1/1] (0.00ns)   --->   "%sext_ln712_743 = sext i15 %add_ln712_2492"   --->   Operation 9636 'sext' 'sext_ln712_743' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9637 [1/1] (0.00ns)   --->   "%sext_ln712_748 = sext i15 %add_ln712_2501"   --->   Operation 9637 'sext' 'sext_ln712_748' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2502 = add i16 %sext_ln712_748, i16 %sext_ln712_743"   --->   Operation 9638 'add' 'add_ln712_2502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9639 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2522 = add i16 %add_ln712_2521, i16 %add_ln712_2502"   --->   Operation 9639 'add' 'add_ln712_2522' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9640 [1/1] (0.00ns)   --->   "%sext_ln712_758 = sext i14 %add_ln712_2535"   --->   Operation 9640 'sext' 'sext_ln712_758' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9641 [1/1] (0.00ns)   --->   "%sext_ln712_760 = sext i13 %add_ln712_2537"   --->   Operation 9641 'sext' 'sext_ln712_760' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9642 [1/1] (0.00ns)   --->   "%zext_ln712_677 = zext i15 %add_ln712_2539"   --->   Operation 9642 'zext' 'zext_ln712_677' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2540 = add i16 %zext_ln712_677, i16 %sext_ln712_760"   --->   Operation 9643 'add' 'add_ln712_2540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9644 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2541 = add i16 %add_ln712_2540, i16 %sext_ln712_758"   --->   Operation 9644 'add' 'add_ln712_2541' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9645 [1/1] (0.00ns)   --->   "%sext_ln712_768 = sext i15 %add_ln712_2573"   --->   Operation 9645 'sext' 'sext_ln712_768' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2584 = add i16 %add_ln712_2583, i16 %sext_ln712_768"   --->   Operation 9646 'add' 'add_ln712_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9647 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2606 = add i16 %add_ln712_2605, i16 %add_ln712_2584"   --->   Operation 9647 'add' 'add_ln712_2606' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9648 [1/1] (0.00ns)   --->   "%sext_ln712_780 = sext i15 %add_ln712_2616"   --->   Operation 9648 'sext' 'sext_ln712_780' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2628 = add i16 %add_ln712_2627, i16 %sext_ln712_780"   --->   Operation 9649 'add' 'add_ln712_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9650 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2651 = add i16 %add_ln712_2650, i16 %add_ln712_2628"   --->   Operation 9650 'add' 'add_ln712_2651' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9651 [1/1] (0.00ns)   --->   "%sext_ln712_796 = sext i15 %add_ln712_2669"   --->   Operation 9651 'sext' 'sext_ln712_796' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9652 [1/1] (0.00ns)   --->   "%zext_ln712_720 = zext i15 %add_ln712_2677"   --->   Operation 9652 'zext' 'zext_ln712_720' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2687 = add i16 %add_ln712_2686, i16 %zext_ln712_720"   --->   Operation 9653 'add' 'add_ln712_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9654 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2688 = add i16 %add_ln712_2687, i16 %sext_ln712_796"   --->   Operation 9654 'add' 'add_ln712_2688' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9655 [1/1] (0.00ns)   --->   "%sext_ln712_805 = sext i14 %add_ln712_2699"   --->   Operation 9655 'sext' 'sext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9656 [1/1] (0.00ns)   --->   "%sext_ln712_806 = sext i14 %add_ln712_2700"   --->   Operation 9656 'sext' 'sext_ln712_806' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9657 [1/1] (0.00ns)   --->   "%zext_ln712_726 = zext i15 %add_ln712_2702"   --->   Operation 9657 'zext' 'zext_ln712_726' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2703 = add i16 %zext_ln712_726, i16 %sext_ln712_806"   --->   Operation 9658 'add' 'add_ln712_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9659 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2704 = add i16 %add_ln712_2703, i16 %sext_ln712_805"   --->   Operation 9659 'add' 'add_ln712_2704' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9660 [1/1] (0.00ns)   --->   "%sext_ln712_814 = sext i15 %add_ln712_2732"   --->   Operation 9660 'sext' 'sext_ln712_814' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2743 = add i16 %add_ln712_2742, i16 %sext_ln712_814"   --->   Operation 9661 'add' 'add_ln712_2743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9662 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2766 = add i16 %add_ln712_2765, i16 %add_ln712_2743"   --->   Operation 9662 'add' 'add_ln712_2766' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9663 [1/1] (0.00ns)   --->   "%sext_ln712_824 = sext i12 %add_ln712_2776"   --->   Operation 9663 'sext' 'sext_ln712_824' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2779 = add i14 %add_ln712_2778, i14 %sext_ln712_824"   --->   Operation 9664 'add' 'add_ln712_2779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9665 [1/1] (0.00ns)   --->   "%sext_ln712_829 = sext i12 %add_ln712_2784"   --->   Operation 9665 'sext' 'sext_ln712_829' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9666 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_2785 = add i14 %sext_ln712_829, i14 %add_ln712_2779"   --->   Operation 9666 'add' 'add_ln712_2785' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9667 [1/1] (0.00ns)   --->   "%sext_ln712_833 = sext i14 %add_ln712_2812"   --->   Operation 9667 'sext' 'sext_ln712_833' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9668 [1/1] (0.00ns)   --->   "%sext_ln712_835 = sext i12 %add_ln712_2814"   --->   Operation 9668 'sext' 'sext_ln712_835' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9669 [1/1] (0.00ns)   --->   "%sext_ln712_836 = sext i13 %add_ln712_2816"   --->   Operation 9669 'sext' 'sext_ln712_836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9670 [1/1] (1.53ns)   --->   "%add_ln712_2817 = add i14 %sext_ln712_836, i14 %sext_ln712_835"   --->   Operation 9670 'add' 'add_ln712_2817' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9671 [1/1] (0.00ns)   --->   "%sext_ln712_837 = sext i14 %add_ln712_2817"   --->   Operation 9671 'sext' 'sext_ln712_837' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9672 [1/1] (1.52ns)   --->   "%add_ln712_2818 = add i15 %sext_ln712_837, i15 %sext_ln712_833"   --->   Operation 9672 'add' 'add_ln712_2818' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9673 [1/1] (0.00ns)   --->   "%sext_ln712_842 = sext i15 %add_ln712_2822"   --->   Operation 9673 'sext' 'sext_ln712_842' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9674 [1/1] (0.00ns)   --->   "%sext_ln712_843 = sext i13 %add_ln712_2824"   --->   Operation 9674 'sext' 'sext_ln712_843' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9675 [1/1] (0.00ns)   --->   "%sext_ln712_844 = sext i13 %add_ln712_2826"   --->   Operation 9675 'sext' 'sext_ln712_844' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9676 [1/1] (1.53ns)   --->   "%add_ln712_2827 = add i14 %sext_ln712_844, i14 %sext_ln712_843"   --->   Operation 9676 'add' 'add_ln712_2827' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9677 [1/1] (0.00ns)   --->   "%sext_ln712_845 = sext i14 %add_ln712_2827"   --->   Operation 9677 'sext' 'sext_ln712_845' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9678 [1/1] (1.53ns)   --->   "%add_ln712_2828 = add i16 %sext_ln712_845, i16 %sext_ln712_842"   --->   Operation 9678 'add' 'add_ln712_2828' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9679 [1/1] (0.00ns)   --->   "%sext_ln712_857 = sext i14 %add_ln712_2867"   --->   Operation 9679 'sext' 'sext_ln712_857' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9680 [1/1] (0.00ns)   --->   "%sext_ln712_859 = sext i13 %add_ln712_2869"   --->   Operation 9680 'sext' 'sext_ln712_859' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9681 [1/1] (0.00ns)   --->   "%sext_ln712_860 = sext i14 %add_ln712_2871"   --->   Operation 9681 'sext' 'sext_ln712_860' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9682 [1/1] (1.52ns)   --->   "%add_ln712_2872 = add i15 %sext_ln712_860, i15 %sext_ln712_859"   --->   Operation 9682 'add' 'add_ln712_2872' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9683 [1/1] (0.00ns)   --->   "%sext_ln712_861 = sext i15 %add_ln712_2872"   --->   Operation 9683 'sext' 'sext_ln712_861' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9684 [1/1] (1.53ns)   --->   "%add_ln712_2873 = add i16 %sext_ln712_861, i16 %sext_ln712_857"   --->   Operation 9684 'add' 'add_ln712_2873' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2921 = add i16 %add_ln712_2920, i16 %add_ln712_2909"   --->   Operation 9685 'add' 'add_ln712_2921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9686 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2945 = add i16 %add_ln712_2944, i16 %add_ln712_2921"   --->   Operation 9686 'add' 'add_ln712_2945' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9687 [1/1] (0.00ns)   --->   "%sext_ln712_881 = sext i14 %add_ln712_2955"   --->   Operation 9687 'sext' 'sext_ln712_881' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9688 [1/1] (0.00ns)   --->   "%sext_ln712_888 = sext i15 %add_ln712_2965"   --->   Operation 9688 'sext' 'sext_ln712_888' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2966 = add i16 %sext_ln712_888, i16 %sext_ln712_881"   --->   Operation 9689 'add' 'add_ln712_2966' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9690 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2989 = add i16 %add_ln712_2988, i16 %add_ln712_2966"   --->   Operation 9690 'add' 'add_ln712_2989' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3006 = add i16 %sext_ln717_1112, i16 %zext_ln717_585"   --->   Operation 9691 'add' 'add_ln712_3006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9692 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3007 = add i16 %add_ln712_3006, i16 %sext_ln717_1062"   --->   Operation 9692 'add' 'add_ln712_3007' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9693 [1/1] (0.00ns)   --->   "%sext_ln712_914 = sext i15 %add_ln712_3059"   --->   Operation 9693 'sext' 'sext_ln712_914' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3060 = add i16 %sext_ln712_914, i16 %add_ln712_3048"   --->   Operation 9694 'add' 'add_ln712_3060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9695 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3083 = add i16 %add_ln712_3082, i16 %add_ln712_3060"   --->   Operation 9695 'add' 'add_ln712_3083' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9696 [1/1] (0.00ns)   --->   "%zext_ln712_826 = zext i10 %add_ln712_3100"   --->   Operation 9696 'zext' 'zext_ln712_826' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9697 [1/1] (1.54ns)   --->   "%add_ln712_3101 = add i13 %zext_ln712_826, i13 %sext_ln717_1113"   --->   Operation 9697 'add' 'add_ln712_3101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9698 [1/1] (0.00ns)   --->   "%sext_ln712_936 = sext i15 %add_ln712_3135"   --->   Operation 9698 'sext' 'sext_ln712_936' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9699 [1/1] (0.00ns)   --->   "%sext_ln712_943 = sext i14 %add_ln712_3144"   --->   Operation 9699 'sext' 'sext_ln712_943' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3145 = add i16 %sext_ln712_943, i16 %sext_ln712_936"   --->   Operation 9700 'add' 'add_ln712_3145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9701 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3165 = add i16 %add_ln712_3164, i16 %add_ln712_3145"   --->   Operation 9701 'add' 'add_ln712_3165' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9702 [1/1] (0.00ns)   --->   "%sext_ln712_950 = sext i15 %add_ln712_3174"   --->   Operation 9702 'sext' 'sext_ln712_950' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9703 [1/1] (0.00ns)   --->   "%sext_ln712_958 = sext i15 %add_ln712_3183"   --->   Operation 9703 'sext' 'sext_ln712_958' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3184 = add i16 %sext_ln712_958, i16 %sext_ln712_950"   --->   Operation 9704 'add' 'add_ln712_3184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9705 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3204 = add i16 %add_ln712_3203, i16 %add_ln712_3184"   --->   Operation 9705 'add' 'add_ln712_3204' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9706 [1/1] (0.00ns)   --->   "%sext_ln712_965 = sext i15 %add_ln712_3214"   --->   Operation 9706 'sext' 'sext_ln712_965' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3226 = add i16 %add_ln712_3225, i16 %sext_ln712_965"   --->   Operation 9707 'add' 'add_ln712_3226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9708 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3249 = add i16 %add_ln712_3248, i16 %add_ln712_3226"   --->   Operation 9708 'add' 'add_ln712_3249' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9709 [1/1] (0.00ns)   --->   "%sext_ln712_980 = sext i15 %add_ln712_3260"   --->   Operation 9709 'sext' 'sext_ln712_980' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3273 = add i16 %add_ln712_3272, i16 %sext_ln712_980"   --->   Operation 9710 'add' 'add_ln712_3273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9711 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3298 = add i16 %add_ln712_3297, i16 %add_ln712_3273"   --->   Operation 9711 'add' 'add_ln712_3298' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9712 [1/1] (0.00ns)   --->   "%sext_ln712_994 = sext i15 %add_ln712_3310"   --->   Operation 9712 'sext' 'sext_ln712_994' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9713 [1/1] (0.00ns)   --->   "%sext_ln712_997 = sext i14 %add_ln712_3314"   --->   Operation 9713 'sext' 'sext_ln712_997' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9714 [1/1] (1.53ns)   --->   "%add_ln712_3315 = add i16 %sext_ln712_997, i16 %sext_ln712_994"   --->   Operation 9714 'add' 'add_ln712_3315' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9715 [1/1] (0.00ns)   --->   "%sext_ln712_1004 = sext i15 %add_ln712_3345"   --->   Operation 9715 'sext' 'sext_ln712_1004' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3356 = add i16 %add_ln712_3355, i16 %sext_ln712_1004"   --->   Operation 9716 'add' 'add_ln712_3356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9717 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3378 = add i16 %add_ln712_3377, i16 %add_ln712_3356"   --->   Operation 9717 'add' 'add_ln712_3378' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9718 [1/1] (0.00ns)   --->   "%sext_ln712_1021 = sext i15 %add_ln712_3399"   --->   Operation 9718 'sext' 'sext_ln712_1021' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3400 = add i16 %sext_ln712_1021, i16 %add_ln712_3388"   --->   Operation 9719 'add' 'add_ln712_3400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9720 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3424 = add i16 %add_ln712_3423, i16 %add_ln712_3400"   --->   Operation 9720 'add' 'add_ln712_3424' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9721 [1/1] (0.00ns)   --->   "%sext_ln712_1032 = sext i14 %add_ln712_3439"   --->   Operation 9721 'sext' 'sext_ln712_1032' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9722 [1/1] (0.00ns)   --->   "%sext_ln712_1033 = sext i14 %add_ln712_3441"   --->   Operation 9722 'sext' 'sext_ln712_1033' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9723 [1/1] (0.00ns)   --->   "%sext_ln712_1035 = sext i14 %add_ln712_3443"   --->   Operation 9723 'sext' 'sext_ln712_1035' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9724 [1/1] (1.52ns)   --->   "%add_ln712_3444 = add i15 %sext_ln712_1035, i15 %sext_ln712_1033"   --->   Operation 9724 'add' 'add_ln712_3444' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9725 [1/1] (0.00ns)   --->   "%sext_ln712_1036 = sext i15 %add_ln712_3444"   --->   Operation 9725 'sext' 'sext_ln712_1036' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9726 [1/1] (1.53ns)   --->   "%add_ln712_3445 = add i16 %sext_ln712_1036, i16 %sext_ln712_1032"   --->   Operation 9726 'add' 'add_ln712_3445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9727 [1/1] (0.00ns)   --->   "%sext_ln712_1046 = sext i14 %add_ln712_3482"   --->   Operation 9727 'sext' 'sext_ln712_1046' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9728 [1/1] (0.00ns)   --->   "%sext_ln712_1048 = sext i14 %add_ln712_3484"   --->   Operation 9728 'sext' 'sext_ln712_1048' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9729 [1/1] (1.52ns)   --->   "%add_ln712_3485 = add i15 %sext_ln712_1048, i15 %sext_ln712_1046"   --->   Operation 9729 'add' 'add_ln712_3485' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9730 [1/1] (0.00ns)   --->   "%sext_ln712_1049 = sext i15 %add_ln712_3485"   --->   Operation 9730 'sext' 'sext_ln712_1049' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9731 [1/1] (0.00ns)   --->   "%sext_ln712_1051 = sext i14 %add_ln712_3487"   --->   Operation 9731 'sext' 'sext_ln712_1051' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9732 [1/1] (0.00ns)   --->   "%sext_ln712_1052 = sext i13 %add_ln712_3489"   --->   Operation 9732 'sext' 'sext_ln712_1052' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9733 [1/1] (1.52ns)   --->   "%add_ln712_3490 = add i15 %sext_ln712_1052, i15 %sext_ln712_1051"   --->   Operation 9733 'add' 'add_ln712_3490' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9734 [1/1] (0.00ns)   --->   "%sext_ln712_1053 = sext i15 %add_ln712_3490"   --->   Operation 9734 'sext' 'sext_ln712_1053' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9735 [1/1] (1.53ns)   --->   "%add_ln712_3491 = add i16 %sext_ln712_1053, i16 %sext_ln712_1049"   --->   Operation 9735 'add' 'add_ln712_3491' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9736 [1/1] (0.00ns)   --->   "%sext_ln712_1062 = sext i15 %add_ln712_3525"   --->   Operation 9736 'sext' 'sext_ln712_1062' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3536 = add i16 %add_ln712_3535, i16 %sext_ln712_1062"   --->   Operation 9737 'add' 'add_ln712_3536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9738 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3556 = add i16 %add_ln712_3555, i16 %add_ln712_3536"   --->   Operation 9738 'add' 'add_ln712_3556' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9739 [1/1] (0.00ns)   --->   "%sext_ln712_1075 = sext i15 %add_ln712_3569"   --->   Operation 9739 'sext' 'sext_ln712_1075' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9740 [1/1] (0.00ns)   --->   "%sext_ln712_1076 = sext i13 %add_ln712_3570"   --->   Operation 9740 'sext' 'sext_ln712_1076' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3573 = add i16 %add_ln712_3572, i16 %sext_ln712_1076"   --->   Operation 9741 'add' 'add_ln712_3573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9742 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3574 = add i16 %add_ln712_3573, i16 %sext_ln712_1075"   --->   Operation 9742 'add' 'add_ln712_3574' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9743 [1/1] (0.00ns)   --->   "%sext_ln712_1079 = sext i15 %add_ln712_3599"   --->   Operation 9743 'sext' 'sext_ln712_1079' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9744 [1/1] (0.00ns)   --->   "%sext_ln712_1080 = sext i14 %add_ln712_3600"   --->   Operation 9744 'sext' 'sext_ln712_1080' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9745 [1/1] (0.00ns)   --->   "%sext_ln712_1082 = sext i14 %add_ln712_3602"   --->   Operation 9745 'sext' 'sext_ln712_1082' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9746 [1/1] (1.52ns)   --->   "%add_ln712_3603 = add i15 %sext_ln712_1082, i15 %sext_ln712_1080"   --->   Operation 9746 'add' 'add_ln712_3603' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9747 [1/1] (0.00ns)   --->   "%sext_ln712_1083 = sext i15 %add_ln712_3603"   --->   Operation 9747 'sext' 'sext_ln712_1083' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9748 [1/1] (1.53ns)   --->   "%add_ln712_3604 = add i16 %sext_ln712_1083, i16 %sext_ln712_1079"   --->   Operation 9748 'add' 'add_ln712_3604' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9749 [1/1] (0.00ns)   --->   "%sext_ln712_1086 = sext i15 %add_ln712_3608"   --->   Operation 9749 'sext' 'sext_ln712_1086' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3612 = add i16 %add_ln712_3611, i16 %add_ln712_3609"   --->   Operation 9750 'add' 'add_ln712_3612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9751 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3613 = add i16 %add_ln712_3612, i16 %sext_ln712_1086"   --->   Operation 9751 'add' 'add_ln712_3613' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9752 [1/1] (0.00ns)   --->   "%sext_ln712_1097 = sext i14 %add_ln712_3648"   --->   Operation 9752 'sext' 'sext_ln712_1097' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9753 [1/1] (0.00ns)   --->   "%sext_ln712_1099 = sext i14 %add_ln712_3650"   --->   Operation 9753 'sext' 'sext_ln712_1099' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9754 [1/1] (0.00ns)   --->   "%sext_ln712_1100 = sext i14 %add_ln712_3652"   --->   Operation 9754 'sext' 'sext_ln712_1100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9755 [1/1] (1.52ns)   --->   "%add_ln712_3653 = add i15 %sext_ln712_1100, i15 %sext_ln712_1099"   --->   Operation 9755 'add' 'add_ln712_3653' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9756 [1/1] (0.00ns)   --->   "%sext_ln712_1101 = sext i15 %add_ln712_3653"   --->   Operation 9756 'sext' 'sext_ln712_1101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9757 [1/1] (1.53ns)   --->   "%add_ln712_3654 = add i16 %sext_ln712_1101, i16 %sext_ln712_1097"   --->   Operation 9757 'add' 'add_ln712_3654' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 9758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3700 = add i16 %add_ln712_3699, i16 %add_ln712_3688"   --->   Operation 9758 'add' 'add_ln712_3700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9759 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3725 = add i16 %add_ln712_3724, i16 %add_ln712_3700"   --->   Operation 9759 'add' 'add_ln712_3725' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9760 [1/1] (0.00ns)   --->   "%sext_ln712_1117 = sext i15 %add_ln712_3735"   --->   Operation 9760 'sext' 'sext_ln712_1117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3747 = add i16 %add_ln712_3746, i16 %sext_ln712_1117"   --->   Operation 9761 'add' 'add_ln712_3747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9762 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3769 = add i16 %add_ln712_3768, i16 %add_ln712_3747"   --->   Operation 9762 'add' 'add_ln712_3769' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3788 = add i16 %add_ln712_3787, i16 %add_ln712_3778"   --->   Operation 9763 'add' 'add_ln712_3788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9764 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3809 = add i16 %add_ln712_3808, i16 %add_ln712_3788"   --->   Operation 9764 'add' 'add_ln712_3809' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9765 [1/1] (0.00ns)   --->   "%sext_ln712_1138 = sext i15 %add_ln712_3818"   --->   Operation 9765 'sext' 'sext_ln712_1138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3829 = add i16 %add_ln712_3828, i16 %sext_ln712_1138"   --->   Operation 9766 'add' 'add_ln712_3829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9767 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3850 = add i16 %add_ln712_3849, i16 %add_ln712_3829"   --->   Operation 9767 'add' 'add_ln712_3850' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9768 [1/1] (0.00ns)   --->   "%sext_ln712_1150 = sext i15 %add_ln712_3859"   --->   Operation 9768 'sext' 'sext_ln712_1150' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9769 [1/1] (0.00ns)   --->   "%sext_ln712_1154 = sext i15 %add_ln712_3868"   --->   Operation 9769 'sext' 'sext_ln712_1154' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3869 = add i16 %sext_ln712_1154, i16 %sext_ln712_1150"   --->   Operation 9770 'add' 'add_ln712_3869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9771 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3889 = add i16 %add_ln712_3888, i16 %add_ln712_3869"   --->   Operation 9771 'add' 'add_ln712_3889' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9772 [1/1] (0.00ns)   --->   "%sext_ln712_1166 = sext i15 %add_ln712_3908"   --->   Operation 9772 'sext' 'sext_ln712_1166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3909 = add i16 %sext_ln712_1166, i16 %add_ln712_3898"   --->   Operation 9773 'add' 'add_ln712_3909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9774 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3932 = add i16 %add_ln712_3931, i16 %add_ln712_3909"   --->   Operation 9774 'add' 'add_ln712_3932' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9775 [1/1] (0.00ns)   --->   "%sext_ln712_1177 = sext i14 %add_ln712_3946"   --->   Operation 9775 'sext' 'sext_ln712_1177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9776 [1/1] (0.00ns)   --->   "%sext_ln712_1179 = sext i14 %add_ln712_3948"   --->   Operation 9776 'sext' 'sext_ln712_1179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9777 [1/1] (0.00ns)   --->   "%zext_ln712_1061 = zext i15 %add_ln712_3950"   --->   Operation 9777 'zext' 'zext_ln712_1061' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3951 = add i16 %zext_ln712_1061, i16 %sext_ln712_1179"   --->   Operation 9778 'add' 'add_ln712_3951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9779 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3952 = add i16 %add_ln712_3951, i16 %sext_ln712_1177"   --->   Operation 9779 'add' 'add_ln712_3952' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9780 [1/1] (0.00ns)   --->   "%sext_ln712_1195 = sext i15 %add_ln712_3995"   --->   Operation 9780 'sext' 'sext_ln712_1195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3996 = add i16 %sext_ln712_1195, i16 %add_ln712_3984"   --->   Operation 9781 'add' 'add_ln712_3996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9782 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4018 = add i16 %add_ln712_4017, i16 %add_ln712_3996"   --->   Operation 9782 'add' 'add_ln712_4018' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9783 [1/1] (0.00ns)   --->   "%sext_ln712_1205 = sext i14 %add_ln712_4028"   --->   Operation 9783 'sext' 'sext_ln712_1205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9784 [1/1] (0.00ns)   --->   "%sext_ln712_1207 = sext i13 %add_ln712_4030"   --->   Operation 9784 'sext' 'sext_ln712_1207' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4031 = add i15 %sext_ln712_1207, i15 %sext_ln712_1205"   --->   Operation 9785 'add' 'add_ln712_4031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9786 [1/1] (0.00ns)   --->   "%sext_ln712_1211 = sext i14 %add_ln712_4036"   --->   Operation 9786 'sext' 'sext_ln712_1211' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9787 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4037 = add i15 %sext_ln712_1211, i15 %add_ln712_4031"   --->   Operation 9787 'add' 'add_ln712_4037' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9788 [1/1] (0.00ns)   --->   "%sext_ln712_1218 = sext i14 %add_ln712_4069"   --->   Operation 9788 'sext' 'sext_ln712_1218' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9789 [1/1] (0.00ns)   --->   "%sext_ln712_1224 = sext i15 %add_ln712_4079"   --->   Operation 9789 'sext' 'sext_ln712_1224' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 9790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4080 = add i16 %sext_ln712_1224, i16 %sext_ln712_1218"   --->   Operation 9790 'add' 'add_ln712_4080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 9791 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4101 = add i16 %add_ln712_4100, i16 %add_ln712_4080"   --->   Operation 9791 'add' 'add_ln712_4101' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.18>
ST_11 : Operation 9792 [1/1] (0.00ns)   --->   "%sext_ln712_437 = sext i15 %add_ln712_1510"   --->   Operation 9792 'sext' 'sext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9793 [1/1] (0.00ns)   --->   "%sext_ln712_442 = sext i14 %add_ln712_1518"   --->   Operation 9793 'sext' 'sext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1519 = add i16 %sext_ln712_442, i16 %sext_ln712_437"   --->   Operation 9794 'add' 'add_ln712_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9795 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1537 = add i16 %add_ln712_1536, i16 %add_ln712_1519"   --->   Operation 9795 'add' 'add_ln712_1537' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9796 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i15 %add_ln712_1588"   --->   Operation 9796 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1598 = add i16 %add_ln712_1597, i16 %sext_ln712_466"   --->   Operation 9797 'add' 'add_ln712_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9798 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1618 = add i16 %add_ln712_1617, i16 %add_ln712_1598"   --->   Operation 9798 'add' 'add_ln712_1618' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9799 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_1681"   --->   Operation 9799 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1694 = add i16 %add_ln712_1693, i16 %sext_ln712_497"   --->   Operation 9800 'add' 'add_ln712_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9801 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1719 = add i16 %add_ln712_1718, i16 %add_ln712_1694"   --->   Operation 9801 'add' 'add_ln712_1719' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9802 [1/1] (0.00ns)   --->   "%sext_ln712_575 = sext i15 %add_ln712_1931"   --->   Operation 9802 'sext' 'sext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1938 = add i16 %add_ln712_1937, i16 %sext_ln712_575"   --->   Operation 9803 'add' 'add_ln712_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9804 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1951 = add i16 %add_ln712_1950, i16 %add_ln712_1938"   --->   Operation 9804 'add' 'add_ln712_1951' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9805 [1/1] (0.00ns)   --->   "%sext_ln712_586 = sext i15 %add_ln712_1961"   --->   Operation 9805 'sext' 'sext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9806 [1/1] (0.00ns)   --->   "%sext_ln712_594 = sext i15 %add_ln712_1971"   --->   Operation 9806 'sext' 'sext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1972 = add i16 %sext_ln712_594, i16 %sext_ln712_586"   --->   Operation 9807 'add' 'add_ln712_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9808 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_1994 = add i16 %add_ln712_1993, i16 %add_ln712_1972"   --->   Operation 9808 'add' 'add_ln712_1994' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9809 [1/1] (0.00ns)   --->   "%sext_ln712_649 = sext i15 %add_ln712_2154"   --->   Operation 9809 'sext' 'sext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2166 = add i16 %add_ln712_2165, i16 %sext_ln712_649"   --->   Operation 9810 'add' 'add_ln712_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9811 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2189 = add i16 %add_ln712_2188, i16 %add_ln712_2166"   --->   Operation 9811 'add' 'add_ln712_2189' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9812 [1/1] (0.00ns)   --->   "%sext_ln712_662 = sext i15 %add_ln712_2198"   --->   Operation 9812 'sext' 'sext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9813 [1/1] (0.00ns)   --->   "%sext_ln712_669 = sext i15 %add_ln712_2208"   --->   Operation 9813 'sext' 'sext_ln712_669' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2209 = add i16 %sext_ln712_669, i16 %sext_ln712_662"   --->   Operation 9814 'add' 'add_ln712_2209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9815 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2230 = add i16 %add_ln712_2229, i16 %add_ln712_2209"   --->   Operation 9815 'add' 'add_ln712_2230' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9816 [1/1] (0.00ns)   --->   "%sext_ln712_695 = sext i15 %add_ln712_2324"   --->   Operation 9816 'sext' 'sext_ln712_695' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2335 = add i16 %add_ln712_2334, i16 %sext_ln712_695"   --->   Operation 9817 'add' 'add_ln712_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9818 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2357 = add i16 %add_ln712_2356, i16 %add_ln712_2335"   --->   Operation 9818 'add' 'add_ln712_2357' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9819 [1/1] (0.00ns)   --->   "%sext_ln712_733 = sext i15 %add_ln712_2451"   --->   Operation 9819 'sext' 'sext_ln712_733' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9820 [1/1] (0.00ns)   --->   "%sext_ln712_734 = sext i13 %add_ln712_2453"   --->   Operation 9820 'sext' 'sext_ln712_734' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9821 [1/1] (0.00ns)   --->   "%zext_ln712_654 = zext i15 %add_ln712_2455"   --->   Operation 9821 'zext' 'zext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2456 = add i16 %zext_ln712_654, i16 %sext_ln712_734"   --->   Operation 9822 'add' 'add_ln712_2456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9823 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2457 = add i16 %add_ln712_2456, i16 %sext_ln712_733"   --->   Operation 9823 'add' 'add_ln712_2457' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9824 [1/1] (0.00ns)   --->   "%sext_ln712_754 = sext i15 %add_ln712_2531"   --->   Operation 9824 'sext' 'sext_ln712_754' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2542 = add i16 %add_ln712_2541, i16 %sext_ln712_754"   --->   Operation 9825 'add' 'add_ln712_2542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9826 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2563 = add i16 %add_ln712_2562, i16 %add_ln712_2542"   --->   Operation 9826 'add' 'add_ln712_2563' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9827 [1/1] (0.00ns)   --->   "%sext_ln712_803 = sext i14 %add_ln712_2696"   --->   Operation 9827 'sext' 'sext_ln712_803' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2705 = add i16 %add_ln712_2704, i16 %sext_ln712_803"   --->   Operation 9828 'add' 'add_ln712_2705' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9829 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2722 = add i16 %add_ln712_2721, i16 %add_ln712_2705"   --->   Operation 9829 'add' 'add_ln712_2722' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9830 [1/1] (0.00ns)   --->   "%sext_ln712_823 = sext i15 %add_ln712_2775"   --->   Operation 9830 'sext' 'sext_ln712_823' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9831 [1/1] (0.00ns)   --->   "%sext_ln712_830 = sext i14 %add_ln712_2785"   --->   Operation 9831 'sext' 'sext_ln712_830' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2786 = add i16 %sext_ln712_830, i16 %sext_ln712_823"   --->   Operation 9832 'add' 'add_ln712_2786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9833 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2808 = add i16 %add_ln712_2807, i16 %add_ln712_2786"   --->   Operation 9833 'add' 'add_ln712_2808' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9834 [1/1] (0.00ns)   --->   "%sext_ln712_838 = sext i15 %add_ln712_2818"   --->   Operation 9834 'sext' 'sext_ln712_838' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2829 = add i16 %add_ln712_2828, i16 %sext_ln712_838"   --->   Operation 9835 'add' 'add_ln712_2829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9836 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2851 = add i16 %add_ln712_2850, i16 %add_ln712_2829"   --->   Operation 9836 'add' 'add_ln712_2851' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9837 [1/1] (0.00ns)   --->   "%sext_ln712_854 = sext i15 %add_ln712_2862"   --->   Operation 9837 'sext' 'sext_ln712_854' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2874 = add i16 %add_ln712_2873, i16 %sext_ln712_854"   --->   Operation 9838 'add' 'add_ln712_2874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9839 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2899 = add i16 %add_ln712_2898, i16 %add_ln712_2874"   --->   Operation 9839 'add' 'add_ln712_2899' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9840 [1/1] (0.00ns)   --->   "%sext_ln712_900 = sext i13 %add_ln712_3005"   --->   Operation 9840 'sext' 'sext_ln712_900' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9841 [1/1] (0.00ns)   --->   "%zext_ln712_805 = zext i15 %add_ln712_3010"   --->   Operation 9841 'zext' 'zext_ln712_805' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3011 = add i16 %zext_ln712_805, i16 %add_ln712_3007"   --->   Operation 9842 'add' 'add_ln712_3011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9843 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3012 = add i16 %add_ln712_3011, i16 %sext_ln712_900"   --->   Operation 9843 'add' 'add_ln712_3012' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9844 [1/1] (0.00ns)   --->   "%sext_ln712_925 = sext i13 %add_ln712_3097"   --->   Operation 9844 'sext' 'sext_ln712_925' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9845 [1/1] (0.00ns)   --->   "%sext_ln712_927 = sext i12 %add_ln712_3099"   --->   Operation 9845 'sext' 'sext_ln712_927' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9846 [1/1] (0.00ns)   --->   "%sext_ln712_928 = sext i13 %add_ln712_3101"   --->   Operation 9846 'sext' 'sext_ln712_928' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3102 = add i14 %sext_ln712_928, i14 %sext_ln712_927"   --->   Operation 9847 'add' 'add_ln712_3102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9848 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_3103 = add i14 %add_ln712_3102, i14 %sext_ln712_925"   --->   Operation 9848 'add' 'add_ln712_3103' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9849 [1/1] (0.00ns)   --->   "%sext_ln712_991 = sext i14 %add_ln712_3306"   --->   Operation 9849 'sext' 'sext_ln712_991' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3316 = add i16 %add_ln712_3315, i16 %sext_ln712_991"   --->   Operation 9850 'add' 'add_ln712_3316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9851 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3336 = add i16 %add_ln712_3335, i16 %add_ln712_3316"   --->   Operation 9851 'add' 'add_ln712_3336' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9852 [1/1] (0.00ns)   --->   "%sext_ln712_1029 = sext i15 %add_ln712_3434"   --->   Operation 9852 'sext' 'sext_ln712_1029' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3446 = add i16 %add_ln712_3445, i16 %sext_ln712_1029"   --->   Operation 9853 'add' 'add_ln712_3446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9854 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3469 = add i16 %add_ln712_3468, i16 %add_ln712_3446"   --->   Operation 9854 'add' 'add_ln712_3469' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3492 = add i16 %add_ln712_3491, i16 %add_ln712_3480"   --->   Operation 9855 'add' 'add_ln712_3492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9856 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3516 = add i16 %add_ln712_3515, i16 %add_ln712_3492"   --->   Operation 9856 'add' 'add_ln712_3516' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3575 = add i16 %add_ln712_3574, i16 %add_ln712_3565"   --->   Operation 9857 'add' 'add_ln712_3575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9858 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3595 = add i16 %add_ln712_3594, i16 %add_ln712_3575"   --->   Operation 9858 'add' 'add_ln712_3595' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3614 = add i16 %add_ln712_3613, i16 %add_ln712_3604"   --->   Operation 9859 'add' 'add_ln712_3614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9860 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3635 = add i16 %add_ln712_3634, i16 %add_ln712_3614"   --->   Operation 9860 'add' 'add_ln712_3635' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9861 [1/1] (0.00ns)   --->   "%sext_ln712_1093 = sext i15 %add_ln712_3644"   --->   Operation 9861 'sext' 'sext_ln712_1093' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3655 = add i16 %add_ln712_3654, i16 %sext_ln712_1093"   --->   Operation 9862 'add' 'add_ln712_3655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9863 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3677 = add i16 %add_ln712_3676, i16 %add_ln712_3655"   --->   Operation 9863 'add' 'add_ln712_3677' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9864 [1/1] (0.00ns)   --->   "%sext_ln712_1173 = sext i14 %add_ln712_3942"   --->   Operation 9864 'sext' 'sext_ln712_1173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3953 = add i16 %add_ln712_3952, i16 %sext_ln712_1173"   --->   Operation 9865 'add' 'add_ln712_3953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9866 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3974 = add i16 %add_ln712_3973, i16 %add_ln712_3953"   --->   Operation 9866 'add' 'add_ln712_3974' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9867 [1/1] (0.00ns)   --->   "%sext_ln712_1204 = sext i15 %add_ln712_4027"   --->   Operation 9867 'sext' 'sext_ln712_1204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9868 [1/1] (0.00ns)   --->   "%sext_ln712_1212 = sext i15 %add_ln712_4037"   --->   Operation 9868 'sext' 'sext_ln712_1212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 9869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4038 = add i16 %sext_ln712_1212, i16 %sext_ln712_1204"   --->   Operation 9869 'add' 'add_ln712_4038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 9870 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4060 = add i16 %add_ln712_4059, i16 %add_ln712_4038"   --->   Operation 9870 'add' 'add_ln712_4060' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.18>
ST_12 : Operation 9871 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 9871 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9872 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 27, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 9872 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9873 [1/1] (0.00ns)   --->   "%sext_ln712_730 = sext i15 %add_ln712_2446"   --->   Operation 9873 'sext' 'sext_ln712_730' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2458 = add i16 %add_ln712_2457, i16 %sext_ln712_730"   --->   Operation 9874 'add' 'add_ln712_2458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9875 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_2483 = add i16 %add_ln712_2482, i16 %add_ln712_2458"   --->   Operation 9875 'add' 'add_ln712_2483' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3013 = add i16 %add_ln712_3012, i16 %add_ln712_3000"   --->   Operation 9876 'add' 'add_ln712_3013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9877 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3038 = add i16 %add_ln712_3037, i16 %add_ln712_3013"   --->   Operation 9877 'add' 'add_ln712_3038' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9878 [1/1] (0.00ns)   --->   "%sext_ln712_929 = sext i14 %add_ln712_3103"   --->   Operation 9878 'sext' 'sext_ln712_929' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3104 = add i16 %sext_ln712_929, i16 %add_ln712_3093"   --->   Operation 9879 'add' 'add_ln712_3104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9880 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_3126 = add i16 %add_ln712_3125, i16 %add_ln712_3104"   --->   Operation 9880 'add' 'add_ln712_3126' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 9881 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i16 %add_ln712_2271" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9881 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9882 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i16 %add_ln712_1579" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9882 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9883 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i16 %add_ln712_1618" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9883 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9884 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i16 %add_ln712_2315" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9884 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9885 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i16 %add_ln712_2357" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9885 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9886 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i16 %add_ln712_2398" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9886 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9887 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i16 %add_ln712_2435" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9887 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9888 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i16 %add_ln712_2483" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9888 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9889 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i16 %add_ln712_2522" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9889 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9890 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i16 %add_ln712_2563" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9890 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9891 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i16 %add_ln712_1670" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9891 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9892 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i16 %add_ln712_2606" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9892 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9893 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i16 %add_ln712_2651" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9893 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9894 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i16 %add_ln712_2688" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9894 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9895 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i16 %add_ln712_2722" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9895 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9896 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i16 %add_ln712_1719" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9896 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9897 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i16 %add_ln712_1755" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9897 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9898 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i16 %add_ln712_2766" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9898 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9899 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i16 %add_ln712_2808" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9899 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9900 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i16 %add_ln712_2851" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9900 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9901 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i16 %add_ln712_2899" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9901 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9902 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i16 %add_ln712_2945" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9902 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9903 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i16 %add_ln712_2989" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9903 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9904 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i16 %add_ln712_3038" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9904 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9905 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i16 %add_ln712_3083" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9905 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9906 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i16 %add_ln712_3126" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9906 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9907 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i16 %add_ln712_3165" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9907 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9908 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i16 %add_ln712_1797" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9908 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9909 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i16 %add_ln712_1841" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9909 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9910 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i16 %add_ln712_3204" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9910 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9911 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i16 %add_ln712_3249" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9911 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9912 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i16 %add_ln712_3298" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9912 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9913 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1024 %mrv_31, i16 %add_ln712_1884" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9913 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9914 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1024 %mrv_32, i16 %add_ln712_1926" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9914 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9915 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1024 %mrv_33, i16 %add_ln712_3336" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9915 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9916 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1024 %mrv_34, i16 %add_ln712_1951" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9916 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9917 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1024 %mrv_35, i16 %add_ln712_1994" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9917 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9918 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1024 %mrv_36, i16 %add_ln712_2030" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9918 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9919 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1024 %mrv_37, i16 %add_ln712_3378" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9919 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9920 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1024 %mrv_38, i16 %add_ln712_3424" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9920 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9921 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1024 %mrv_39, i16 %add_ln712_2070" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9921 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9922 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1024 %mrv_40, i16 %add_ln712_3469" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9922 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9923 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1024 %mrv_41, i16 %add_ln712_3516" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9923 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9924 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1024 %mrv_42, i16 %add_ln712_3556" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9924 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9925 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1024 %mrv_43, i16 %add_ln712_3595" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9925 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9926 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1024 %mrv_44, i16 %add_ln712_1631" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9926 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9927 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1024 %mrv_45, i16 %add_ln712_3635" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9927 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9928 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1024 %mrv_46, i16 %add_ln712_3677" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9928 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9929 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1024 %mrv_47, i16 %add_ln712_2115" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9929 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9930 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1024 %mrv_48, i16 %add_ln712_3725" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9930 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9931 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1024 %mrv_49, i16 %add_ln712_2144" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9931 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9932 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1024 %mrv_50, i16 %add_ln712_3769" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9932 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9933 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1024 %mrv_51, i16 %add_ln712_3809" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9933 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9934 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1024 %mrv_52, i16 %add_ln712_3850" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9934 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9935 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1024 %mrv_53, i16 %add_ln712_1502" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9935 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9936 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1024 %mrv_54, i16 %add_ln712_2189" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9936 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9937 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1024 %mrv_55, i16 %add_ln712_3889" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9937 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9938 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1024 %mrv_56, i16 %add_ln712_3932" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9938 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9939 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1024 %mrv_57, i16 %add_ln712_1537" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9939 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9940 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1024 %mrv_58, i16 %add_ln712_2230" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9940 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9941 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1024 %mrv_59, i16 %add_ln712_3974" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9941 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9942 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1024 %mrv_60, i16 %add_ln712_4018" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9942 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9943 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1024 %mrv_61, i16 %add_ln712_4060" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9943 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9944 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_62, i16 %add_ln712_4101" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9944 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 9945 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i1024 %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 9945 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_241') on port 'p_read9' [105]  (0 ns)
	'mul' operation ('mul_ln717_123') [1087]  (3.81 ns)

 <State 2>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_250') on port 'p_read' [114]  (0 ns)
	'mul' operation ('mul_ln1171_80') [200]  (3.81 ns)

 <State 3>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_236') on port 'p_read14' [100]  (0 ns)
	'mul' operation ('mul_ln717_137') [1554]  (3.81 ns)

 <State 4>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln717_160') [2579]  (3.81 ns)

 <State 5>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_217') on port 'p_read33' [81]  (0 ns)
	'mul' operation ('mul_ln717_185') [3469]  (3.81 ns)

 <State 6>: 4.36ns
The critical path consists of the following:
	'add' operation ('add_ln717_198') [1654]  (1.42 ns)
	'add' operation ('add_ln712_3790') [9423]  (1.42 ns)
	'add' operation ('add_ln712_3791') [9425]  (1.53 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln712_1665') [6053]  (1.31 ns)
	'add' operation ('add_ln712_1666') [6055]  (1.53 ns)
	'add' operation ('add_ln712_1667') [6057]  (1.54 ns)

 <State 8>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_131') [3393]  (3.81 ns)

 <State 9>: 3.81ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_163') [5680]  (3.81 ns)

 <State 10>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1487') [5772]  (0 ns)
	'add' operation ('add_ln712_1502') [5794]  (3.19 ns)

 <State 11>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_1519') [5822]  (0 ns)
	'add' operation ('add_ln712_1537') [5848]  (3.19 ns)

 <State 12>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_2458') [7323]  (0 ns)
	'add' operation ('add_ln712_2483') [7359]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
