[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 0
Simulation Instructions: 9223372036854775807
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 32 GiB Channels: 2 Width: 64-bit Data Rate: 4807 MT/s
Warmup finished CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Warmup complete CPU 0 instructions: 0 cycles: 1 cumulative IPC: 0 (Simulation time: 00 hr 00 min 00 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 8179582 heartbeat IPC: 1.223 cumulative IPC: 1.223 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 14703583 heartbeat IPC: 1.533 cumulative IPC: 1.36 (Simulation time: 00 hr 01 min 09 sec)
Simulation finished CPU 0 instructions: 20393759 cycles: 15015270 cumulative IPC: 1.358 (Simulation time: 00 hr 01 min 11 sec)
Simulation complete CPU 0 instructions: 20393759 cycles: 15015270 cumulative IPC: 1.358 (Simulation time: 00 hr 01 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../start_hpca24_ae/experiments/traces/du_test.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.358 instructions: 20393759 cycles: 15015270
CPU 0 Branch Prediction Accuracy: 96.47% MPKI: 8.033 Average ROB Occupancy at Mispredict: 68.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0205
BRANCH_INDIRECT: 0.00966
BRANCH_CONDITIONAL: 7.769
BRANCH_DIRECT_CALL: 0.0256
BRANCH_INDIRECT_CALL: 0.005786
BRANCH_RETURN: 0.2029

cpu0->cpu0_STLB TOTAL        ACCESS:       2050 HIT:       1271 MISS:        779 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       2050 HIT:       1271 MISS:        779 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 574.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     164113 HIT:      90077 MISS:      74036 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      58014 HIT:      18616 MISS:      39398 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      41777 HIT:       8200 MISS:      33577 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      63280 HIT:      63260 MISS:         20 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1042 HIT:          1 MISS:       1041 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1383001 HIT:    1380646 MISS:       2355 MSHR_MERGE:        391
cpu0->cpu0_L1I LOAD         ACCESS:    1383001 HIT:    1380646 MISS:       2355 MSHR_MERGE:        391
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 104.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    7162844 HIT:    6917808 MISS:     245036 MSHR_MERGE:     146160
cpu0->cpu0_L1D LOAD         ACCESS:    3731589 HIT:    3654267 MISS:      77322 MSHR_MERGE:      21272
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3429673 HIT:    3263003 MISS:     166670 MSHR_MERGE:     124886
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1582 HIT:        538 MISS:       1044 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1192407 HIT:    1192190 MISS:        217 MSHR_MERGE:         86
cpu0->cpu0_ITLB LOAD         ACCESS:    1192407 HIT:    1192190 MISS:        217 MSHR_MERGE:         86
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 581.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    6709257 HIT:    6702573 MISS:       6684 MSHR_MERGE:       4765
cpu0->cpu0_DTLB LOAD         ACCESS:    6709257 HIT:    6702573 MISS:       6684 MSHR_MERGE:       4765
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 199.1 cycles
cpu0->LLC TOTAL        ACCESS:     117772 HIT:      61053 MISS:      56719 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      39398 HIT:      16223 MISS:      23175 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      33577 HIT:       1086 MISS:      32491 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      43756 HIT:      43743 MISS:         13 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1041 HIT:          1 MISS:       1040 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.63 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:      28345
  AVG DBUS CONGESTED CYCLE: 13.81
Channel 0 WQ ROW_BUFFER_HIT:       1433
  ROW_BUFFER_MISS:       7841
  FULL:          0
Channel 0 REFRESHES ISSUED:       1251

Channel 1 RQ ROW_BUFFER_HIT:         11
  ROW_BUFFER_MISS:      28338
  AVG DBUS CONGESTED CYCLE: 13.65
Channel 1 WQ ROW_BUFFER_HIT:       1344
  ROW_BUFFER_MISS:       7952
  FULL:          0
Channel 1 REFRESHES ISSUED:       1251
