verilog xil_defaultlib --include "../../../../ov5640_single.srcs/sources_1/bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/hdl/verilog" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/8713/hdl" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/sim/ila_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/564b/src/cmos_8_16bit.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/564b/src/alinx_ov5640.v" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/sim/system_alinx_ov5640_0_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdata_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tuser_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tstrb_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tkeep_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tid_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdest_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tlast_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/top_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/sim/system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/sim/system.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/611e/hdl/verilog/hls_core_1_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/611e/hdl/verilog/hls_core_1_fadd_3bkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/611e/hdl/verilog/hls_core_1_fmul_3cud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/611e/hdl/verilog/hls_core_1_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/611e/hdl/verilog/hls_core_1.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/1f48/hdl/verilog/small_pic_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/1f48/hdl/verilog/small_pic_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/1f48/hdl/verilog/small_pic_sitofp_bkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/1f48/hdl/verilog/small_pic.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fadd_32ns_3bkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_fmul_32ns_3cud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_mac_muladd_dEe.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_0_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1_W_1_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/d8ae/hdl/verilog/conv1.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_fadd_32ns_3bkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_fmul_32ns_3cud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_mac_muladd_dEe.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_W_0_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2_W_0_1.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/eadd/hdl/verilog/conv2.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
"../../../bd/system/ip/system_auto_cc_1/sim/system_auto_cc_1.v" \
"../../../bd/system/ip/system_auto_us_2/sim/system_auto_us_2.v" \
"../../../bd/system/ip/system_auto_cc_2/sim/system_auto_cc_2.v" \
"../../../bd/system/ip/system_auto_us_3/sim/system_auto_us_3.v" \
"../../../bd/system/ip/system_auto_cc_3/sim/system_auto_cc_3.v" \
"../../../bd/system/ip/system_auto_us_4/sim/system_auto_us_4.v" \
"../../../bd/system/ip/system_auto_cc_4/sim/system_auto_cc_4.v" \
"../../../bd/system/ip/system_auto_us_5/sim/system_auto_us_5.v" \
"../../../bd/system/ip/system_auto_cc_5/sim/system_auto_cc_5.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_s06_mmu_0/sim/system_s06_mmu_0.v" \
"../../../bd/system/ip/system_s07_mmu_0/sim/system_s07_mmu_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_s00_mmu_0/sim/system_s00_mmu_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/aesl_mux_load_5_5_x_s.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/pca_step1_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/pca_step1_faddfsubkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/pca_step1_fdiv_32cud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/pca_step1_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/7876/hdl/verilog/pca_step1.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/df09/hdl/verilog/pca_step2_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/df09/hdl/verilog/pca_step2_fadd_32bkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/df09/hdl/verilog/pca_step2_fmul_32cud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/df09/hdl/verilog/pca_step2_gmem_m_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/df09/hdl/verilog/pca_step2.v" \

verilog xil_defaultlib "glbl.v"

nosort
