
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.666378                       # Number of seconds simulated
sim_ticks                                666377737000                       # Number of ticks simulated
final_tick                               1166507519500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173345                       # Simulator instruction rate (inst/s)
host_op_rate                                   173345                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38504419                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344716                       # Number of bytes of host memory used
host_seconds                                 17306.53                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       817600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24731328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25548928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       817600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        817600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18664192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18664192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       386427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        291628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             291628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1226932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     37113077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38340008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1226932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1226932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28008427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28008427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28008427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1226932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     37113077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66348435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      399202                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     291628                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    399202                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   291628                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   25548928                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                18664192                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             25548928                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             18664192                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    107                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               24186                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               22619                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               22228                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               25143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               23995                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               25629                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               28901                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               27027                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               31912                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               28364                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              25179                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              24389                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              23627                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              20752                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              22253                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              22891                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               17793                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16474                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16767                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               18346                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17906                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18877                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               20274                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19523                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               21786                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               19922                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              18390                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              18112                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              17348                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              15883                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              16920                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              17307                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  666373996000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                399202                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               291628                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  322670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   12648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  12680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       482282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.658640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.106282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.219095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          403177     83.60%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          45408      9.42%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192          13122      2.72%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           6919      1.43%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           4446      0.92%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           2890      0.60%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1580      0.33%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            890      0.18%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            478      0.10%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            369      0.08%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            290      0.06%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            222      0.05%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832            215      0.04%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896            180      0.04%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960            150      0.03%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024           188      0.04%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088           134      0.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152           115      0.02%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            95      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280           129      0.03%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            73      0.02%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            78      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            71      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536           138      0.03%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            66      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            80      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            71      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792           152      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            61      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920            34      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984            40      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048           110      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112            38      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176            18      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240            20      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            50      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368            20      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432            11      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             7      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560            27      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624            12      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             7      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             5      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816            11      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             8      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             6      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             6      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       482282                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7715776000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             21254169750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 1995475000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               11542918750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     19333.18                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28922.73                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                53255.92                       # Average memory access latency
system.mem_ctrls.avgRdBW                        38.34                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        28.01                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                38.34                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                28.01                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.03                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.90                       # Average write queue length over time
system.mem_ctrls.readRowHits                   159881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                16.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     964599.10                       # Average gap between requests
system.membus.throughput                     66348435                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              323816                       # Transaction distribution
system.membus.trans_dist::ReadResp             323816                       # Transaction distribution
system.membus.trans_dist::Writeback            291628                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75386                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75386                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1090032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1090032                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     44213120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            44213120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               44213120                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1511927000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1894042750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       512512761                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    428480169                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     39890085                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    279932248                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       241693735                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.340083                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25260461                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       814193                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            556333031                       # DTB read hits
system.switch_cpus.dtb.read_misses            1907649                       # DTB read misses
system.switch_cpus.dtb.read_acv                    16                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        558240680                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229132297                       # DTB write hits
system.switch_cpus.dtb.write_misses            580212                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229712509                       # DTB write accesses
system.switch_cpus.dtb.data_hits            785465328                       # DTB hits
system.switch_cpus.dtb.data_misses            2487861                       # DTB misses
system.switch_cpus.dtb.data_acv                    19                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787953189                       # DTB accesses
system.switch_cpus.itb.fetch_hits           442957524                       # ITB hits
system.switch_cpus.itb.fetch_misses            976948                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       443934472                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1332755474                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    485366136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3311528257                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           512512761                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    266954196                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             612833776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       162712590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       87442718                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       147470                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5122471                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         442957524                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15905648                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1312770773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.522549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.224363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        699936997     53.32%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         59197473      4.51%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59185509      4.51%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62062955      4.73%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         71211604      5.42%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30926382      2.36%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         52143040      3.97%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         29420169      2.24%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        248686644     18.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1312770773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.384551                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.484723                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        523559569                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      77081055                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         581738471                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10614053                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      119777624                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55720561                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2226333                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3188173439                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5670338                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      119777624                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        552023843                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        12454060                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     37630712                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         563542953                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      27341580                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3070843973                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         15508                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1312491                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      20082125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2266603814                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4077584732                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4008893007                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     68691725                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        768996989                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1652316                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9771                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          83168572                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    623295948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    257636279                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10166431                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7657474                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2793093089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        15604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2533540609                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     10301066                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    767988113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    457856919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6684                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1312770773                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.929919                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.989595                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    463219940     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    206813064     15.75%     51.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    191519667     14.59%     65.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154858534     11.80%     77.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126605753      9.64%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84043302      6.40%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52706086      4.01%     97.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27798845      2.12%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5205582      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1312770773                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5418909     15.43%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1248      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1517      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             5      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16129693     45.92%     61.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13577983     38.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1684103348     66.47%     66.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1338844      0.05%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     14233639      0.56%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9481911      0.37%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4264902      0.17%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           45      0.00%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407800      0.02%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    580993210     22.93%     90.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    238018274      9.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2533540609                       # Type of FU issued
system.switch_cpus.iq.rate                   1.900979                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            35129355                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013866                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6353210563                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3508997763                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2381922388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     72071845                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     52289875                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     35088449                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2531941869                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        36029459                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     23964531                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    186030629                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       344052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       211147                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     55238749                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        56019                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       342831                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      119777624                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5290680                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        865247                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2861126080                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     18174508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     623295948                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    257636279                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9436                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         730950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         12778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       211147                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22605299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     20507129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     43112428                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2463866377                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     558262911                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69674228                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68017387                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787976536                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        370668646                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229713625                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.848701                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2432191033                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2417010837                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1385741286                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1761786949                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.813544                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.786554                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    791964298                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     37809539                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1192993149                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.719928                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.531802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    564034862     47.28%     47.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    265050776     22.22%     69.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     87942415      7.37%     76.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59897054      5.02%     81.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36308586      3.04%     84.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27205707      2.28%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26304140      2.20%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17848672      1.50%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    108400937      9.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1192993149                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     108400937                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3919841030                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5808166502                       # The number of ROB writes
system.switch_cpus.timesIdled                  170894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                19984701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.666378                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.666378                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.500650                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.500650                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3293922702                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1823358885                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          43889375                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         22688593                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               266                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008118                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2333013274                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2648642.156831                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2648642.156831                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    399197                       # number of replacements
system.l2.tags.tagsinuse                 32073.070699                       # Cycle average of tags in use
system.l2.tags.total_refs                    15111949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    431225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.044232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11516.430583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1182.446885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 15275.763078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1449.029335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2649.400818                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.351454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.036085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.466179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.044221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.080853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978792                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      3474998                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4362530                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7837528                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5159608                       # number of Writeback hits
system.l2.Writeback_hits::total               5159608                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2790438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2790438                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3474998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7152968                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10627966                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3474998                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7152968                       # number of overall hits
system.l2.overall_hits::total                10627966                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12775                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       311041                       # number of ReadReq misses
system.l2.ReadReq_misses::total                323816                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        75386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75386                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12775                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       386427                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399202                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12775                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       386427                       # number of overall misses
system.l2.overall_misses::total                399202                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1007421750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  26403595500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     27411017250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   7215943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7215943500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1007421750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  33619539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34626960750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1007421750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  33619539000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34626960750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3487773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4673571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8161344                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5159608                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5159608                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2865824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2865824                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3487773                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7539395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11027168                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3487773                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7539395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11027168                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.003663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.066553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039677                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.026305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026305                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.051254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036202                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.051254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036202                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78858.845401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84887.829900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84649.977920                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 95719.941368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95719.941368                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78858.845401                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87001.009246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86740.449071                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78858.845401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87001.009246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86740.449071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               291628                       # number of writebacks
system.l2.writebacks::total                    291628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12775                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       311041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           323816                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        75386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75386                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       386427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       386427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399202                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    860644250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  22829311500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  23689955750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   6350515500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6350515500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    860644250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  29179827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30040471250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    860644250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  29179827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30040471250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.066553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039677                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.026305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026305                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.051254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.051254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036202                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67369.412916                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73396.470240                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73158.694289                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84239.984878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84239.984878                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67369.412916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75511.874170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75251.304477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67369.412916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75511.874170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75251.304477                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1554604253                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8161344                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8161344                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5159608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2865824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2865824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6975546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20238398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27213944                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    223217472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    812736192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1035953664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1035953664                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        13252996000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5241538418                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11402513798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2333015034                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 11547902.626955                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  11547902.626955                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           3487773                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           527461705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3488797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.187273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1010.967857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    13.032143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.987273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.012727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    439431101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       439431101                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    439431101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        439431101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    439431101                       # number of overall hits
system.cpu.icache.overall_hits::total       439431101                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3526421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3526421                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3526421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3526421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3526421                       # number of overall misses
system.cpu.icache.overall_misses::total       3526421                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  18986728363                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18986728363                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  18986728363                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18986728363                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  18986728363                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18986728363                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    442957522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    442957522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    442957522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    442957522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    442957522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    442957522                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.007961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007961                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.007961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.007961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007961                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5384.135463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5384.135463                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5384.135463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5384.135463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5384.135463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5384.135463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3178                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.313725                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        38648                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38648                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        38648                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38648                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        38648                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38648                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3487773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3487773                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3487773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3487773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3487773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3487773                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11513756079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11513756079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11513756079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11513756079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11513756079                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11513756079                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007874                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3301.177020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3301.177020                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3301.177020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3301.177020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3301.177020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3301.177020                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2333015039                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 16788601.521319                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16788601.521319                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7539395                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           708800236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7540416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.000150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1020.774723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.225277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.996850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    519321758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       519321758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    189371039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      189371039                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3447                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3447                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    708692797                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        708692797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    708692797                       # number of overall hits
system.cpu.dcache.overall_hits::total       708692797                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12685464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12685464                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13022022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13022022                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1328                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     25707486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25707486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     25707486                       # number of overall misses
system.cpu.dcache.overall_misses::total      25707486                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 107370884305                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 107370884305                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 107336965708                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 107336965708                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6640500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6640500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 214707850013                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214707850013                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 214707850013                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214707850013                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    532007222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    532007222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    734400283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    734400283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    734400283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734400283                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.023845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023845                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.064340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064340                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.278115                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.278115                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8464.088054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8464.088054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8242.726491                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8242.726491                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5000.376506                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5000.376506                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8351.958259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8351.958259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8351.958259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8351.958259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1503443                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        50296                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             68007                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             355                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.107180                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   141.678873                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5159608                       # number of writebacks
system.cpu.dcache.writebacks::total           5159608                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      8009568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8009568                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     10159851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10159851                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18169419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18169419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18169419                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18169419                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4675896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4675896                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2862171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2862171                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1328                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7538067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7538067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7538067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7538067                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  40290573914                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40290573914                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  16796972141                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16796972141                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3984500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3984500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  57087546055                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57087546055                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  57087546055                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57087546055                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.278115                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.278115                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010264                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8616.653132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8616.653132                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  5868.612372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5868.612372                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3000.376506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.376506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7573.234100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7573.234100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7573.234100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7573.234100                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
