
####################################################################################
# Generated by Vivado 2025.2 built on 'Fri Nov 14 12:34:56 MST 2025' by 'xbuild'
# Command Used: write_xdc -force /home/pedro/github/fpga_experiments/versal/avnet/implement/constrs_1.xdc
####################################################################################


####################################################################################
# Constraints from file : 'bd_04bc_S05_AXI_nmu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_S03_AXI_nmu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_S04_AXI_rpu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_S02_AXI_nmu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_S01_AXI_nmu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_S00_AXI_nmu_0.xdc'
####################################################################################








####################################################################################
# Constraints from file : 'bd_04bc_MC0_ddrc_0_ip.xdc'
####################################################################################


#########
create_clock -period 5.000 [get_ports lpddr4_clk1_clk_p]
########
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports ch0_lpddr4_trip1_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports ch0_lpddr4_trip1_cke_a]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]

set_property IOSTANDARD DIFF_LVSTL_11 [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[2]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[3]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[4]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_ca_a[5]}]
set_property SLEW FAST [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property SLEW FAST [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property SLEW FAST [get_ports ch0_lpddr4_trip1_cke_a]
set_property SLEW FAST [get_ports ch0_lpddr4_trip1_cs_a]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch0_lpddr4_trip1_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch0_lpddr4_trip1_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[2]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[3]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[4]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_ca_a[5]}]
set_property VOH 50 [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property VOH 50 [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property VOH 50 [get_ports ch0_lpddr4_trip1_cke_a]
set_property VOH 50 [get_ports ch0_lpddr4_trip1_cs_a]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
######
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
#############
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
#####
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property SLEW FAST [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property VOH 50 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
######
######
###set_property SLEW FAST  [get_ports {ch0_lpddr4_reset_n}]
###set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch0_lpddr4_reset_n}]
######
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports ch1_lpddr4_trip1_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports ch1_lpddr4_trip1_cke_a]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[2]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[3]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[4]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_ca_a[5]}]
set_property SLEW FAST [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property SLEW FAST [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property SLEW FAST [get_ports ch1_lpddr4_trip1_cke_a]
set_property SLEW FAST [get_ports ch1_lpddr4_trip1_cs_a]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch1_lpddr4_trip1_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ch1_lpddr4_trip1_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[2]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[3]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[4]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_ca_a[5]}]
set_property VOH 50 [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property VOH 50 [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property VOH 50 [get_ports ch1_lpddr4_trip1_cke_a]
set_property VOH 50 [get_ports ch1_lpddr4_trip1_cs_a]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
######
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
######
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
######
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property SLEW FAST [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property VOH 50 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]

####################################################################################
# Constraints from file : 'system_axi_noc_0_0_board.xdc'
####################################################################################

set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]

####################################################################################
# Constraints from file : 'system_axi_noc_0_0_board.xdc'
####################################################################################

######
######
###set_property DRIVE 8 [get_ports {ch1_lpddr4_reset_n}]
###set_property SLEW FAST  [get_ports {ch1_lpddr4_reset_n}]
###set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ch1_lpddr4_reset_n}]
######



####################################################################################
# Constraints from file : 'system_axi_noc_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN lpddr4_0_dq0 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]
set_property PACKAGE_PIN AB21 [get_ports {ch0_lpddr4_trip1_dq_a[0]}]

set_property BOARD_PART_PIN lpddr4_0_dq1 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]
set_property PACKAGE_PIN AC20 [get_ports {ch0_lpddr4_trip1_dq_a[1]}]

set_property BOARD_PART_PIN lpddr4_0_dq2 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]
set_property PACKAGE_PIN AB15 [get_ports {ch0_lpddr4_trip1_dq_a[2]}]

set_property BOARD_PART_PIN lpddr4_0_dq3 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]
set_property PACKAGE_PIN AC16 [get_ports {ch0_lpddr4_trip1_dq_a[3]}]

set_property BOARD_PART_PIN lpddr4_0_dq4 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]
set_property PACKAGE_PIN AC13 [get_ports {ch0_lpddr4_trip1_dq_a[4]}]

set_property BOARD_PART_PIN lpddr4_0_dq5 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]
set_property PACKAGE_PIN AB14 [get_ports {ch0_lpddr4_trip1_dq_a[5]}]

set_property BOARD_PART_PIN lpddr4_0_dq6 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]
set_property PACKAGE_PIN AB20 [get_ports {ch0_lpddr4_trip1_dq_a[6]}]

set_property BOARD_PART_PIN lpddr4_0_dq7 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]
set_property PACKAGE_PIN AC22 [get_ports {ch0_lpddr4_trip1_dq_a[7]}]

set_property BOARD_PART_PIN lpddr4_0_dq8 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]
set_property PACKAGE_PIN AE22 [get_ports {ch0_lpddr4_trip1_dq_a[8]}]

set_property BOARD_PART_PIN lpddr4_0_dq9 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]
set_property PACKAGE_PIN AD22 [get_ports {ch0_lpddr4_trip1_dq_a[9]}]

set_property BOARD_PART_PIN lpddr4_0_dq10 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]
set_property PACKAGE_PIN AD21 [get_ports {ch0_lpddr4_trip1_dq_a[10]}]

set_property BOARD_PART_PIN lpddr4_0_dq11 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]
set_property PACKAGE_PIN AC14 [get_ports {ch0_lpddr4_trip1_dq_a[11]}]

set_property BOARD_PART_PIN lpddr4_0_dq12 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]
set_property PACKAGE_PIN AD14 [get_ports {ch0_lpddr4_trip1_dq_a[12]}]

set_property BOARD_PART_PIN lpddr4_0_dq13 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]
set_property PACKAGE_PIN AD17 [get_ports {ch0_lpddr4_trip1_dq_a[13]}]

set_property BOARD_PART_PIN lpddr4_0_dq14 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]
set_property PACKAGE_PIN AC17 [get_ports {ch0_lpddr4_trip1_dq_a[14]}]

set_property BOARD_PART_PIN lpddr4_0_dq15 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]
set_property PACKAGE_PIN AD20 [get_ports {ch0_lpddr4_trip1_dq_a[15]}]

set_property BOARD_PART_PIN lpddr4_0_dqs0_t [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]

set_property BOARD_PART_PIN lpddr4_0_dqs1_t [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]

set_property BOARD_PART_PIN lpddr4_0_dqs0_c [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]
set_property PACKAGE_PIN AB18 [get_ports {ch0_lpddr4_trip1_dqs_t_a[0]}]
set_property PACKAGE_PIN AB17 [get_ports {ch0_lpddr4_trip1_dqs_c_a[0]}]

set_property BOARD_PART_PIN lpddr4_0_dqs1_c [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]
set_property PACKAGE_PIN AD12 [get_ports {ch0_lpddr4_trip1_dqs_t_a[1]}]
set_property PACKAGE_PIN AD11 [get_ports {ch0_lpddr4_trip1_dqs_c_a[1]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a0 [get_ports {ch0_lpddr4_trip1_ca_a[0]}]
set_property PACKAGE_PIN AH12 [get_ports {ch0_lpddr4_trip1_ca_a[0]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a1 [get_ports {ch0_lpddr4_trip1_ca_a[1]}]
set_property PACKAGE_PIN AE17 [get_ports {ch0_lpddr4_trip1_ca_a[1]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a2 [get_ports {ch0_lpddr4_trip1_ca_a[2]}]
set_property PACKAGE_PIN AE14 [get_ports {ch0_lpddr4_trip1_ca_a[2]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a3 [get_ports {ch0_lpddr4_trip1_ca_a[3]}]
set_property PACKAGE_PIN AD19 [get_ports {ch0_lpddr4_trip1_ca_a[3]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a4 [get_ports {ch0_lpddr4_trip1_ca_a[4]}]
set_property PACKAGE_PIN AC11 [get_ports {ch0_lpddr4_trip1_ca_a[4]}]

set_property BOARD_PART_PIN lpddr4_0_ca_a5 [get_ports {ch0_lpddr4_trip1_ca_a[5]}]
set_property PACKAGE_PIN AE13 [get_ports {ch0_lpddr4_trip1_ca_a[5]}]

set_property BOARD_PART_PIN lpddr4_0_cs_a0 [get_ports ch0_lpddr4_trip1_cs_a]
set_property PACKAGE_PIN AG11 [get_ports ch0_lpddr4_trip1_cs_a]
set_property BOARD_PART_PIN lpddr4_0_cka_t [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property BOARD_PART_PIN lpddr4_0_cka_c [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property PACKAGE_PIN AD16 [get_ports ch0_lpddr4_trip1_ck_t_a]
set_property PACKAGE_PIN AD15 [get_ports ch0_lpddr4_trip1_ck_c_a]
set_property BOARD_PART_PIN lpddr4_0_cke_a [get_ports ch0_lpddr4_trip1_cke_a]
set_property PACKAGE_PIN AE18 [get_ports ch0_lpddr4_trip1_cke_a]
set_property BOARD_PART_PIN lpddr4_0_dmi0 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]
set_property PACKAGE_PIN AB12 [get_ports {ch0_lpddr4_trip1_dmi_a[0]}]

set_property BOARD_PART_PIN lpddr4_0_dmi1 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]
set_property PACKAGE_PIN AC19 [get_ports {ch0_lpddr4_trip1_dmi_a[1]}]

set_property BOARD_PART_PIN lpddr4_0_dq16 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]
set_property PACKAGE_PIN AF13 [get_ports {ch0_lpddr4_trip1_dq_b[0]}]

set_property BOARD_PART_PIN lpddr4_0_dq17 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]
set_property PACKAGE_PIN AG15 [get_ports {ch0_lpddr4_trip1_dq_b[1]}]

set_property BOARD_PART_PIN lpddr4_0_dq18 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]
set_property PACKAGE_PIN AF18 [get_ports {ch0_lpddr4_trip1_dq_b[2]}]

set_property BOARD_PART_PIN lpddr4_0_dq19 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]
set_property PACKAGE_PIN AG18 [get_ports {ch0_lpddr4_trip1_dq_b[3]}]

set_property BOARD_PART_PIN lpddr4_0_dq20 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]
set_property PACKAGE_PIN AF19 [get_ports {ch0_lpddr4_trip1_dq_b[4]}]

set_property BOARD_PART_PIN lpddr4_0_dq21 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]
set_property PACKAGE_PIN AE19 [get_ports {ch0_lpddr4_trip1_dq_b[5]}]

set_property BOARD_PART_PIN lpddr4_0_dq22 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]
set_property PACKAGE_PIN AF14 [get_ports {ch0_lpddr4_trip1_dq_b[6]}]

set_property BOARD_PART_PIN lpddr4_0_dq23 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]
set_property PACKAGE_PIN AG13 [get_ports {ch0_lpddr4_trip1_dq_b[7]}]

set_property BOARD_PART_PIN lpddr4_0_dq24 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]
set_property PACKAGE_PIN AH22 [get_ports {ch0_lpddr4_trip1_dq_b[8]}]

set_property BOARD_PART_PIN lpddr4_0_dq25 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]
set_property PACKAGE_PIN AG22 [get_ports {ch0_lpddr4_trip1_dq_b[9]}]

set_property BOARD_PART_PIN lpddr4_0_dq26 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]
set_property PACKAGE_PIN AG21 [get_ports {ch0_lpddr4_trip1_dq_b[10]}]

set_property BOARD_PART_PIN lpddr4_0_dq27 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]
set_property PACKAGE_PIN AH20 [get_ports {ch0_lpddr4_trip1_dq_b[11]}]

set_property BOARD_PART_PIN lpddr4_0_dq28 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]
set_property PACKAGE_PIN AH18 [get_ports {ch0_lpddr4_trip1_dq_b[12]}]

set_property BOARD_PART_PIN lpddr4_0_dq29 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]
set_property PACKAGE_PIN AH17 [get_ports {ch0_lpddr4_trip1_dq_b[13]}]

set_property BOARD_PART_PIN lpddr4_0_dq30 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]
set_property PACKAGE_PIN AH14 [get_ports {ch0_lpddr4_trip1_dq_b[14]}]

set_property BOARD_PART_PIN lpddr4_0_dq31 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]
set_property PACKAGE_PIN AH15 [get_ports {ch0_lpddr4_trip1_dq_b[15]}]

set_property BOARD_PART_PIN lpddr4_0_dqs2_t [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]

set_property BOARD_PART_PIN lpddr4_0_dqs3_t [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]

set_property BOARD_PART_PIN lpddr4_0_dqs2_c [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]
set_property PACKAGE_PIN AG17 [get_ports {ch0_lpddr4_trip1_dqs_t_b[0]}]
set_property PACKAGE_PIN AG16 [get_ports {ch0_lpddr4_trip1_dqs_c_b[0]}]

set_property BOARD_PART_PIN lpddr4_0_dqs3_c [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]
set_property PACKAGE_PIN AG20 [get_ports {ch0_lpddr4_trip1_dqs_t_b[1]}]
set_property PACKAGE_PIN AH19 [get_ports {ch0_lpddr4_trip1_dqs_c_b[1]}]

set_property BOARD_PART_PIN lpddr4_0_dmi2 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]
set_property PACKAGE_PIN AG12 [get_ports {ch0_lpddr4_trip1_dmi_b[0]}]

set_property BOARD_PART_PIN lpddr4_0_dmi3 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]
set_property PACKAGE_PIN AH13 [get_ports {ch0_lpddr4_trip1_dmi_b[1]}]

set_property BOARD_PART_PIN lpddr4_0_reset_n [get_ports ch0_lpddr4_trip1_reset_n]
set_property PACKAGE_PIN L25 [get_ports ch0_lpddr4_trip1_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ch0_lpddr4_trip1_reset_n]
set_property BOARD_PART_PIN lpddr4_1_dq0 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]
set_property PACKAGE_PIN AA22 [get_ports {ch1_lpddr4_trip1_dq_a[0]}]

set_property BOARD_PART_PIN lpddr4_1_dq1 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]
set_property PACKAGE_PIN V23 [get_ports {ch1_lpddr4_trip1_dq_a[1]}]

set_property BOARD_PART_PIN lpddr4_1_dq2 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]
set_property PACKAGE_PIN V24 [get_ports {ch1_lpddr4_trip1_dq_a[2]}]

set_property BOARD_PART_PIN lpddr4_1_dq3 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]
set_property PACKAGE_PIN Y23 [get_ports {ch1_lpddr4_trip1_dq_a[3]}]

set_property BOARD_PART_PIN lpddr4_1_dq4 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]
set_property PACKAGE_PIN W25 [get_ports {ch1_lpddr4_trip1_dq_a[4]}]

set_property BOARD_PART_PIN lpddr4_1_dq5 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]
set_property PACKAGE_PIN W24 [get_ports {ch1_lpddr4_trip1_dq_a[5]}]

set_property BOARD_PART_PIN lpddr4_1_dq6 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]
set_property PACKAGE_PIN Y22 [get_ports {ch1_lpddr4_trip1_dq_a[6]}]

set_property BOARD_PART_PIN lpddr4_1_dq7 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]
set_property PACKAGE_PIN AA21 [get_ports {ch1_lpddr4_trip1_dq_a[7]}]

set_property BOARD_PART_PIN lpddr4_1_dq8 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]
set_property PACKAGE_PIN AE24 [get_ports {ch1_lpddr4_trip1_dq_a[8]}]

set_property BOARD_PART_PIN lpddr4_1_dq9 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]
set_property PACKAGE_PIN AG23 [get_ports {ch1_lpddr4_trip1_dq_a[9]}]

set_property BOARD_PART_PIN lpddr4_1_dq10 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]
set_property PACKAGE_PIN AH25 [get_ports {ch1_lpddr4_trip1_dq_a[10]}]

set_property BOARD_PART_PIN lpddr4_1_dq11 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]
set_property PACKAGE_PIN AH23 [get_ports {ch1_lpddr4_trip1_dq_a[11]}]

set_property BOARD_PART_PIN lpddr4_1_dq12 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]
set_property PACKAGE_PIN AH24 [get_ports {ch1_lpddr4_trip1_dq_a[12]}]

set_property BOARD_PART_PIN lpddr4_1_dq13 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]
set_property PACKAGE_PIN AG25 [get_ports {ch1_lpddr4_trip1_dq_a[13]}]

set_property BOARD_PART_PIN lpddr4_1_dq14 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]
set_property PACKAGE_PIN AF25 [get_ports {ch1_lpddr4_trip1_dq_a[14]}]

set_property BOARD_PART_PIN lpddr4_1_dq15 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]
set_property PACKAGE_PIN AD25 [get_ports {ch1_lpddr4_trip1_dq_a[15]}]

set_property BOARD_PART_PIN lpddr4_1_dqs0_t [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]

set_property BOARD_PART_PIN lpddr4_1_dqs1_t [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]

set_property BOARD_PART_PIN lpddr4_1_dqs0_c [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]
set_property PACKAGE_PIN Y24 [get_ports {ch1_lpddr4_trip1_dqs_t_a[0]}]
set_property PACKAGE_PIN AA23 [get_ports {ch1_lpddr4_trip1_dqs_c_a[0]}]

set_property BOARD_PART_PIN lpddr4_1_dqs1_c [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]
set_property PACKAGE_PIN AF24 [get_ports {ch1_lpddr4_trip1_dqs_t_a[1]}]
set_property PACKAGE_PIN AF23 [get_ports {ch1_lpddr4_trip1_dqs_c_a[1]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a0 [get_ports {ch1_lpddr4_trip1_ca_a[0]}]
set_property PACKAGE_PIN AC27 [get_ports {ch1_lpddr4_trip1_ca_a[0]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a1 [get_ports {ch1_lpddr4_trip1_ca_a[1]}]
set_property PACKAGE_PIN AF28 [get_ports {ch1_lpddr4_trip1_ca_a[1]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a2 [get_ports {ch1_lpddr4_trip1_ca_a[2]}]
set_property PACKAGE_PIN AE23 [get_ports {ch1_lpddr4_trip1_ca_a[2]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a3 [get_ports {ch1_lpddr4_trip1_ca_a[3]}]
set_property PACKAGE_PIN AC25 [get_ports {ch1_lpddr4_trip1_ca_a[3]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a4 [get_ports {ch1_lpddr4_trip1_ca_a[4]}]
set_property PACKAGE_PIN W21 [get_ports {ch1_lpddr4_trip1_ca_a[4]}]

set_property BOARD_PART_PIN lpddr4_1_ca_a5 [get_ports {ch1_lpddr4_trip1_ca_a[5]}]
set_property PACKAGE_PIN AC24 [get_ports {ch1_lpddr4_trip1_ca_a[5]}]

set_property BOARD_PART_PIN lpddr4_1_cs_a0 [get_ports ch1_lpddr4_trip1_cs_a]
set_property PACKAGE_PIN Y27 [get_ports ch1_lpddr4_trip1_cs_a]
set_property BOARD_PART_PIN lpddr4_1_cka_t [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property BOARD_PART_PIN lpddr4_1_cka_c [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property PACKAGE_PIN AB23 [get_ports ch1_lpddr4_trip1_ck_t_a]
set_property PACKAGE_PIN AC23 [get_ports ch1_lpddr4_trip1_ck_c_a]
set_property BOARD_PART_PIN lpddr4_1_cke_a [get_ports ch1_lpddr4_trip1_cke_a]
set_property PACKAGE_PIN AB27 [get_ports ch1_lpddr4_trip1_cke_a]
set_property BOARD_PART_PIN lpddr4_1_dmi0 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]
set_property PACKAGE_PIN V22 [get_ports {ch1_lpddr4_trip1_dmi_a[0]}]

set_property BOARD_PART_PIN lpddr4_1_dmi1 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]
set_property PACKAGE_PIN AD24 [get_ports {ch1_lpddr4_trip1_dmi_a[1]}]

set_property BOARD_PART_PIN lpddr4_1_dq16 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]
set_property PACKAGE_PIN AG27 [get_ports {ch1_lpddr4_trip1_dq_b[0]}]

set_property BOARD_PART_PIN lpddr4_1_dq17 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]
set_property PACKAGE_PIN AG28 [get_ports {ch1_lpddr4_trip1_dq_b[1]}]

set_property BOARD_PART_PIN lpddr4_1_dq18 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]
set_property PACKAGE_PIN AE27 [get_ports {ch1_lpddr4_trip1_dq_b[2]}]

set_property BOARD_PART_PIN lpddr4_1_dq19 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]
set_property PACKAGE_PIN AD26 [get_ports {ch1_lpddr4_trip1_dq_b[3]}]

set_property BOARD_PART_PIN lpddr4_1_dq20 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]
set_property PACKAGE_PIN AE26 [get_ports {ch1_lpddr4_trip1_dq_b[4]}]

set_property BOARD_PART_PIN lpddr4_1_dq21 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]
set_property PACKAGE_PIN AF26 [get_ports {ch1_lpddr4_trip1_dq_b[5]}]

set_property BOARD_PART_PIN lpddr4_1_dq22 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]
set_property PACKAGE_PIN AH27 [get_ports {ch1_lpddr4_trip1_dq_b[6]}]

set_property BOARD_PART_PIN lpddr4_1_dq23 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]
set_property PACKAGE_PIN AG26 [get_ports {ch1_lpddr4_trip1_dq_b[7]}]

set_property BOARD_PART_PIN lpddr4_1_dq24 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]
set_property PACKAGE_PIN AB26 [get_ports {ch1_lpddr4_trip1_dq_b[8]}]

set_property BOARD_PART_PIN lpddr4_1_dq25 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]
set_property PACKAGE_PIN AB28 [get_ports {ch1_lpddr4_trip1_dq_b[9]}]

set_property BOARD_PART_PIN lpddr4_1_dq26 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]
set_property PACKAGE_PIN V25 [get_ports {ch1_lpddr4_trip1_dq_b[10]}]

set_property BOARD_PART_PIN lpddr4_1_dq27 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]
set_property PACKAGE_PIN W27 [get_ports {ch1_lpddr4_trip1_dq_b[11]}]

set_property BOARD_PART_PIN lpddr4_1_dq28 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]
set_property PACKAGE_PIN W26 [get_ports {ch1_lpddr4_trip1_dq_b[12]}]

set_property BOARD_PART_PIN lpddr4_1_dq29 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]
set_property PACKAGE_PIN AA28 [get_ports {ch1_lpddr4_trip1_dq_b[13]}]

set_property BOARD_PART_PIN lpddr4_1_dq30 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]
set_property PACKAGE_PIN Y26 [get_ports {ch1_lpddr4_trip1_dq_b[14]}]

set_property BOARD_PART_PIN lpddr4_1_dq31 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]
set_property PACKAGE_PIN AA26 [get_ports {ch1_lpddr4_trip1_dq_b[15]}]

set_property BOARD_PART_PIN lpddr4_1_dqs2_t [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]

set_property BOARD_PART_PIN lpddr4_1_dqs3_t [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]

set_property BOARD_PART_PIN lpddr4_1_dqs2_c [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]
set_property PACKAGE_PIN AC28 [get_ports {ch1_lpddr4_trip1_dqs_t_b[0]}]
set_property PACKAGE_PIN AD27 [get_ports {ch1_lpddr4_trip1_dqs_c_b[0]}]

set_property BOARD_PART_PIN lpddr4_1_dqs3_c [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]
set_property PACKAGE_PIN V28 [get_ports {ch1_lpddr4_trip1_dqs_t_b[1]}]
set_property PACKAGE_PIN V27 [get_ports {ch1_lpddr4_trip1_dqs_c_b[1]}]

set_property BOARD_PART_PIN lpddr4_1_dmi2 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]
set_property PACKAGE_PIN AE28 [get_ports {ch1_lpddr4_trip1_dmi_b[0]}]

set_property BOARD_PART_PIN lpddr4_1_dmi3 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]
set_property PACKAGE_PIN Y28 [get_ports {ch1_lpddr4_trip1_dmi_b[1]}]

set_property BOARD_PART_PIN lpddr4_1_reset_n [get_ports ch1_lpddr4_trip1_reset_n]
set_property PACKAGE_PIN L24 [get_ports ch1_lpddr4_trip1_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ch1_lpddr4_trip1_reset_n]
set_property BOARD_PART_PIN lpddr4_clk1_n [get_ports lpddr4_clk1_clk_n]
set_property IOSTANDARD LVDS15 [get_ports lpddr4_clk1_clk_n]



set_property BOARD_PART_PIN lpddr4_clk1_p [get_ports lpddr4_clk1_clk_p]
set_property PACKAGE_PIN N23 [get_ports lpddr4_clk1_clk_p]
set_property PACKAGE_PIN N24 [get_ports lpddr4_clk1_clk_n]
set_property IOSTANDARD LVDS15 [get_ports lpddr4_clk1_clk_p]



####################################################################################
# Constraints from file : 'system_axi_noc_0_0.xdc'
####################################################################################


# NMU LOC constraints

current_instance system_i/axi_noc_0/inst
set_property LOC NOC_NMU128_X0Y2 [get_cells S05_AXI_nmu/*/*_INST]

set_property LOC NOC_NMU128_X0Y3 [get_cells S04_AXI_rpu/*/*_INST]

set_property LOC NOC_NMU128_X0Y6 [get_cells S00_AXI_nmu/*/*_INST]

set_property LOC NOC_NMU128_X0Y7 [get_cells S01_AXI_nmu/*/*_INST]

set_property LOC NOC_NMU128_X0Y8 [get_cells S02_AXI_nmu/*/*_INST]

set_property LOC NOC_NMU128_X0Y9 [get_cells S03_AXI_nmu/*/*_INST]

# NSU LOC constraints

# DDR MC LOC constraints


####################################################################################
# Constraints from file : 'bd_07f9_pspmc_0_0.xdc'
####################################################################################

##############################PS/PMC XDC#########################################
############################################################################
##
##   (c) Copyright 2023 Advanced Micro Devices, Inc. All rights reserved.
############################################################################
# This file contains confidential and proprietary information
# of AMD and is protected under U.S. and international copyright
# and other intellectual property laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# AMD, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) AMD shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or AMD had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# AMD products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of AMD products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
############################################################################
# Clock constraints                                                        #
############################################################################





####################################################################################
# Constraints from file : 'usr_constraints.xdc'
####################################################################################





####Location constraint for master PS9 instance

current_instance -quiet
current_instance system_i/versal_cips_0/inst/pspmc_0/inst
set_property LOC PS9_X0Y0 [get_cells -hierarchical -filter {NAME =~ "*PS9_inst"}]

####Location constraint for slave PS9 instances




####################################################################################
# Constraints from file : 'bd_07f9_xram_0.xdc'
####################################################################################

current_instance -quiet
current_instance system_i/versal_cips_0/inst/xram/inst
set_property DONT_TOUCH true [get_cells XRAM_inst]


####################################################################################
# Constraints from file : 'top_xpm_constrs.xdc'
####################################################################################

current_instance -quiet
set_property LOC NOC_NMU128_X0Y2 [get_cells system_i/axi_noc_0/inst/S05_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y9 [get_cells system_i/axi_noc_0/inst/S03_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y3 [get_cells system_i/axi_noc_0/inst/S04_AXI_rpu/*/*_INST]
set_property LOC NOC_NMU128_X0Y8 [get_cells system_i/axi_noc_0/inst/S02_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y7 [get_cells system_i/axi_noc_0/inst/S01_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y6 [get_cells system_i/axi_noc_0/inst/S00_AXI_nmu/*/*_INST]



####################################################################################
# Constraints from file : 'top_xpm_constrs.xdc'
####################################################################################

set_property LOC NOC_NMU128_X0Y2 [get_cells system_i/axi_noc_0/inst/S05_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y9 [get_cells system_i/axi_noc_0/inst/S03_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y3 [get_cells system_i/axi_noc_0/inst/S04_AXI_rpu/*/*_INST]
set_property LOC NOC_NMU128_X0Y8 [get_cells system_i/axi_noc_0/inst/S02_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y7 [get_cells system_i/axi_noc_0/inst/S01_AXI_nmu/*/*_INST]
set_property LOC NOC_NMU128_X0Y6 [get_cells system_i/axi_noc_0/inst/S00_AXI_nmu/*/*_INST]


####################################################################################
# Constraints from file : 'bd_04bc_MC0_ddrc_0_phy_2908_182.xdc'
####################################################################################

set_property LOC DDRMC_X0Y0 [get_cells system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main]
set_property LOC DDRMC_RIU_X0Y0 [get_cells system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_riu]
set_property LOC XPLL_X0Y0 [get_cells system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0]
set_property LOC XPLL_X2Y0 [get_cells system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1]
set_property LOC XPHY_X0Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY}]
set_property LOC XPHY_X10Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY}]
set_property LOC XPHY_X11Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY}]
set_property LOC XPHY_X12Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY}]
set_property LOC XPHY_X13Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY}]
set_property LOC XPHY_X14Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY}]
set_property LOC XPHY_X15Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY}]
set_property LOC XPHY_X16Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY}]
set_property LOC XPHY_X17Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY}]
set_property LOC XPHY_X1Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY}]
set_property LOC XPHY_X2Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY}]
set_property LOC XPHY_X3Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY}]
set_property LOC XPHY_X4Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[8].UNISIM.I_XPHY}]
set_property LOC XPHY_X5Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY}]
set_property LOC XPHY_X6Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY}]
set_property LOC XPHY_X7Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY}]
set_property LOC XPHY_X8Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY}]
set_property LOC XPHY_X9Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY}]
set_property LOC XPIO_VREF_X0Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF}]
set_property LOC XPIO_VREF_X10Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[1].I_VREF}]
set_property LOC XPIO_VREF_X11Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[2].I_VREF}]
set_property LOC XPIO_VREF_X12Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[3].I_VREF}]
set_property LOC XPIO_VREF_X14Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[4].I_VREF}]
set_property LOC XPIO_VREF_X15Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[5].I_VREF}]
set_property LOC XPIO_VREF_X16Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF}]
set_property LOC XPIO_VREF_X17Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF}]
set_property LOC XPIO_VREF_X1Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF}]
set_property LOC XPIO_VREF_X2Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[2].I_VREF}]
set_property LOC XPIO_VREF_X3Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[3].I_VREF}]
set_property LOC XPIO_VREF_X5Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF}]
set_property LOC XPIO_VREF_X6Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF}]
set_property LOC XPIO_VREF_X7Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[6].I_VREF}]
set_property LOC XPIO_VREF_X8Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[7].I_VREF}]
set_property LOC XPIO_VREF_X9Y0 [get_cells {system_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[0].I_VREF}]


# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
