
---------- Begin Simulation Statistics ----------
final_tick                               122354952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186584                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783716                       # Number of bytes of host memory used
host_op_rate                                   335758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   281.91                       # Real time elapsed on the host
host_tick_rate                              434023131                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    52599775                       # Number of instructions simulated
sim_ops                                      94653261                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.122355                       # Number of seconds simulated
sim_ticks                                122354952000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  185                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               127                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               333                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                     333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    52599775                       # Number of instructions committed
system.cpu.committedOps                      94653261                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.652299                       # CPI: cycles per instruction
system.cpu.discardedOps                      21453433                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    18397275                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         79355                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6656940                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         12208                       # TLB misses on write requests
system.cpu.dtb2.rdAccesses                      79355                       # TLB accesses on read requests
system.cpu.dtb2.rdMisses                        47681                       # TLB misses on read requests
system.cpu.dtb2.wrAccesses                      12208                       # TLB accesses on write requests
system.cpu.dtb2.wrMisses                         5416                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                 11                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        94221308                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214947                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    21450664                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           562                       # TLB misses on write requests
system.cpu.numCycles                        244709904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              628162      0.66%      0.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                65731171     69.44%     70.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28336      0.03%     70.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  181781      0.19%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               2839822      3.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  2528      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27198      0.03%     73.36% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.36% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                1918644      2.03%     75.39% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   7668      0.01%     75.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 107550      0.11%     75.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                172565      0.18%     75.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                 5739      0.01%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            511623      0.54%     76.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             34194      0.04%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt           2007728      2.12%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             77415      0.08%     78.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult           631084      0.67%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                9611567     10.15%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4535553      4.79%     94.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           4073896      4.30%     98.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          1519037      1.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 94653261                       # Class of committed instruction
system.cpu.tickCycles                       150488596                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       988922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1979372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             786951                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       313189                       # Transaction distribution
system.membus.trans_dist::WritebackClean       181251                       # Transaction distribution
system.membus.trans_dist::CleanEvict           494478                       # Transaction distribution
system.membus.trans_dist::ReadExReq            203503                       # Transaction distribution
system.membus.trans_dist::ReadExResp           203503                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         181763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        605188                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       544777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       544777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2425049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2425049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2969826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     23232896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     23232896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     71800320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     71800320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95033216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            990454                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  990447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              990454                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4151601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          956151250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4315090000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       11632832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       51756224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63389056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     11632832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11632832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20044096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20044096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          181763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          808691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              990454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       313189                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             313189                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95074468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         423000648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             518075116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95074468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95074468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163819246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163819246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163819246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95074468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        423000648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            681894363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    138869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    790485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000653157750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28959                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28959                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2344892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             453541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      990454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494440                       # Number of write requests accepted
system.mem_ctrls.readBursts                    990454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12382                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             69974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             70346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            82383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10415167000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4646770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27840554500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11206.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29956.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   683175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  359696                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                990454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494440                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  841536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   83212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       368512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.114276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.292548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.605217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       140061     38.01%     38.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       101641     27.58%     65.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47332     12.84%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25635      6.96%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15488      4.20%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10011      2.72%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6744      1.83%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4782      1.30%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16818      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       368512                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.092027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.317622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.703225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          17406     60.11%     60.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9779     33.77%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1425      4.92%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          228      0.79%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           57      0.20%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           24      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           20      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.645602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20246     69.91%     69.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              584      2.02%     71.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6806     23.50%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              900      3.11%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              334      1.15%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28959                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59478656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3910400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30850560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63389056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31644160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       486.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       252.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    518.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    258.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  122354944500                       # Total gap between requests
system.mem_ctrls.avgGap                      82399.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      8887616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50591040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30850560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 72637975.453580334783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 413477666.192047536373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 252139856.178440570831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       181763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       808691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       494440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   4389913750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  23450640750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2962089017250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24151.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28998.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5990795.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1209201840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            642687045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2949226980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1299252780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9658452960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50471615580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4481888640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        70712325825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.927780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11127493250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4085640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 107141818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1422052380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            755815995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3686360580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1216996020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9658452960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50817864360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4190310720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        71747853015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.391085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10432311750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4085640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 107837000250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     21268901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21268901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21268901                       # number of overall hits
system.cpu.icache.overall_hits::total        21268901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       181763                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         181763                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       181763                       # number of overall misses
system.cpu.icache.overall_misses::total        181763                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10091103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10091103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10091103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10091103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21450664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21450664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21450664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21450664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008474                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55517.916188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55517.916188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55517.916188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55517.916188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       181251                       # number of writebacks
system.cpu.icache.writebacks::total            181251                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       181763                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       181763                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       181763                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       181763                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9909340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9909340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9909340000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9909340000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54517.916188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54517.916188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54517.916188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54517.916188                       # average overall mshr miss latency
system.cpu.icache.replacements                 181251                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21268901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21268901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       181763                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        181763                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10091103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10091103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21450664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21450664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55517.916188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55517.916188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       181763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       181763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9909340000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9909340000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54517.916188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54517.916188                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.161451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21450664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            181763                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.014469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.161451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43083091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43083091                       # Number of data accesses
system.cpu.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     22846529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22846529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22846589                       # number of overall hits
system.cpu.dcache.overall_hits::total        22846589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       921984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         921984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928460                       # number of overall misses
system.cpu.dcache.overall_misses::total        928460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55921384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55921384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55921384000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55921384000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23768513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23768513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23775049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23775049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039052                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60653.312856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60653.312856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60230.256554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60230.256554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       141801                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.948193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       313189                       # number of writebacks
system.cpu.dcache.writebacks::total            313189                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       802215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       802215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       808691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       808691                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48548447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48548447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48963983192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48963983192                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034014                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60517.999539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60517.999539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60547.209246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60547.209246                       # average overall mshr miss latency
system.cpu.dcache.replacements                 807667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17099460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17099460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       613168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        613168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  37928922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37928922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17712628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17712628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61857.308274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61857.308274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       598712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       598712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36425572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36425572000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60839.889630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60839.889630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5747069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5747069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       308816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       308816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17992462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17992462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6055885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6055885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.050994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58262.726025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58262.726025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       105313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       105313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       203503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       203503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12122875000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12122875000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59570.989125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59570.989125                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           60                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            60                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6476                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6476                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         6476                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6476                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    415536192                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    415536192                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.990820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.990820                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64165.563928                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64165.563928                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.089370                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23655280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            808691                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.251321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.089370                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48358789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48358789                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 122354952000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
