Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/ece385/Final_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8.sv(174): object "P1" differs only in case from object "p1" in the same scope File: C:/ece385/Final_Project/lab8.sv Line: 174
Info (10281): Verilog HDL Declaration information at lab8.sv(182): object "P2" differs only in case from object "p2" in the same scope File: C:/ece385/Final_Project/lab8.sv Line: 182
Info (10281): Verilog HDL Declaration information at lab8.sv(62): object "winner" differs only in case from object "Winner" in the same scope File: C:/ece385/Final_Project/lab8.sv Line: 62
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/ece385/Final_Project/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at Color_Mapper.sv(44): object "P2" differs only in case from object "p2" in the same scope File: C:/ece385/Final_Project/Color_Mapper.sv Line: 44
