INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sources_1/new/TOP_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_2/project_experiment_2.srcs/sim_1/new/TOP_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Module_tb
