Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Aug 17 02:41:52 2022
| Host              : stu running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu3cg-sfvc784
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.517        0.000                      0                94870        0.010        0.000                      0                94528        2.000        0.000                       0                 35363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1                                                        {0.000 5.000}        10.000          100.000         
  clk27_zynq_soc_clk_wiz_0_0                                                                         {0.000 18.333}       36.667          27.273          
  clk40_zynq_soc_clk_wiz_0_0                                                                         {0.000 12.500}       25.000          40.000          
  coreclk_zynq_soc_clk_wiz_0_0                                                                       {0.000 3.333}        6.667           150.000         
  uncoreclk_zynq_soc_clk_wiz_0_0                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.620        0.000                      0                 1050        0.015        0.000                      0                 1050       24.427        0.000                       0                   491  
zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk27_zynq_soc_clk_wiz_0_0                                                                              34.298        0.000                      0                  164        0.032        0.000                      0                  164       18.058        0.000                       0                   114  
  clk40_zynq_soc_clk_wiz_0_0                                                                              17.588        0.000                      0                 4032        0.035        0.000                      0                 4032       11.927        0.000                       0                   630  
  coreclk_zynq_soc_clk_wiz_0_0                                                                             0.682        0.000                      0                49446        0.010        0.000                      0                49446        2.760        0.000                       0                 18137  
  uncoreclk_zynq_soc_clk_wiz_0_0                                                                           4.889        0.000                      0                38950        0.014        0.000                      0                38950        3.500        0.000                       0                 15990  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
coreclk_zynq_soc_clk_wiz_0_0                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        6.224        0.000                      0                    8                                                                        
uncoreclk_zynq_soc_clk_wiz_0_0                                                                       clk27_zynq_soc_clk_wiz_0_0                                                                                 0.517        0.000                      0                  124        0.329        0.000                      0                  124  
uncoreclk_zynq_soc_clk_wiz_0_0                                                                       clk40_zynq_soc_clk_wiz_0_0                                                                                73.916        0.000                      0                   74                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  coreclk_zynq_soc_clk_wiz_0_0                                                                              49.571        0.000                      0                    8                                                                        
uncoreclk_zynq_soc_clk_wiz_0_0                                                                       coreclk_zynq_soc_clk_wiz_0_0                                                                               1.408        0.000                      0                   63        0.177        0.000                      0                    3  
clk40_zynq_soc_clk_wiz_0_0                                                                           uncoreclk_zynq_soc_clk_wiz_0_0                                                                            29.439        0.000                      0                  132                                                                        
coreclk_zynq_soc_clk_wiz_0_0                                                                         uncoreclk_zynq_soc_clk_wiz_0_0                                                                             5.730        0.000                      0                   60                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    uncoreclk_zynq_soc_clk_wiz_0_0                                                                       clk27_zynq_soc_clk_wiz_0_0                                                                                 0.867        0.000                      0                   30        0.410        0.000                      0                   30  
**async_default**                                                                                    coreclk_zynq_soc_clk_wiz_0_0                                                                         coreclk_zynq_soc_clk_wiz_0_0                                                                               4.842        0.000                      0                  422        0.101        0.000                      0                  422  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.294        0.000                      0                  100        0.111        0.000                      0                  100  
**async_default**                                                                                    uncoreclk_zynq_soc_clk_wiz_0_0                                                                       uncoreclk_zynq_soc_clk_wiz_0_0                                                                             8.488        0.000                      0                  329        0.113        0.000                      0                  329  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.260ns (10.535%)  route 2.208ns (89.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.996ns (routing 0.001ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.996     6.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X19Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     6.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.120     7.894    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X37Y129        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     7.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.409     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X37Y129        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     8.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.679     9.145    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             19.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.384ns  (logic 5.216ns (70.639%)  route 2.168ns (29.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.769    32.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.384    
  -------------------------------------------------------------------
                         slack                                 19.429    

Slack (MET) :             19.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.384ns  (logic 5.216ns (70.639%)  route 2.168ns (29.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.769    32.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.384    
  -------------------------------------------------------------------
                         slack                                 19.429    

Slack (MET) :             19.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.384ns  (logic 5.216ns (70.639%)  route 2.168ns (29.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.769    32.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.384    
  -------------------------------------------------------------------
                         slack                                 19.429    

Slack (MET) :             19.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.384ns  (logic 5.216ns (70.639%)  route 2.168ns (29.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.769    32.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.384    
  -------------------------------------------------------------------
                         slack                                 19.429    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.382ns  (logic 5.216ns (70.658%)  route 2.166ns (29.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.767    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.382    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.382ns  (logic 5.216ns (70.658%)  route 2.166ns (29.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.767    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.382    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.382ns  (logic 5.216ns (70.658%)  route 2.166ns (29.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.767    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.382    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.382ns  (logic 5.216ns (70.658%)  route 2.166ns (29.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 52.120 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.782ns (routing 0.001ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.767    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.782    52.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/C
                         clock pessimism              0.000    52.120    
                         clock uncertainty           -0.235    51.885    
    SLICE_X37Y135        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    51.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -32.382    
  -------------------------------------------------------------------
                         slack                                 19.431    

Slack (MET) :             19.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.363ns  (logic 5.216ns (70.841%)  route 2.147ns (29.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 52.122 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.399    31.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y129        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    31.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.748    32.363    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X37Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.784    52.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                         clock pessimism              0.000    52.122    
                         clock uncertainty           -0.235    51.887    
    SLICE_X37Y132        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    51.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         51.815    
                         arrival time                         -32.363    
  -------------------------------------------------------------------
                         slack                                 19.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.073ns (42.442%)  route 0.099ns (57.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.768ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    4.439ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.001ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.914     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.099     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X9Y169         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.087     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y169         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -4.439     2.329    
    SLICE_X9Y169         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.800ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    4.128ns
  Clock Net Delay (Source):      0.532ns (routing 0.000ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.001ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.532     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X13Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.033     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X13Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.604     5.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -4.128     1.672    
    SLICE_X13Y162        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    4.126ns
  Clock Net Delay (Source):      0.507ns (routing 0.000ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.507     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X18Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.034     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X18Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.577     5.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X18Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.126     1.647    
    SLICE_X18Y166        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.774ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    4.126ns
  Clock Net Delay (Source):      0.508ns (routing 0.000ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.578ns (routing 0.001ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.508     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X18Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y160        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X18Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.578     5.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X18Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.126     1.648    
    SLICE_X18Y160        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.714ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    4.118ns
  Clock Net Delay (Source):      0.456ns (routing 0.000ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.456     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.035     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X36Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.518     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -4.118     1.596    
    SLICE_X36Y133        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    4.127ns
  Clock Net Delay (Source):      0.536ns (routing 0.000ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.001ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.536     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.037     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[5]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.607     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -4.127     1.676    
    SLICE_X10Y169        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    4.125ns
  Clock Net Delay (Source):      0.508ns (routing 0.000ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.508     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X19Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.038     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp
    SLICE_X19Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.577     5.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X19Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
                         clock pessimism             -4.125     1.648    
    SLICE_X19Y164        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.771ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    4.125ns
  Clock Net Delay (Source):      0.506ns (routing 0.000ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.001ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.506     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.041     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.575     5.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism             -4.125     1.646    
    SLICE_X19Y160        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.807ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    4.128ns
  Clock Net Delay (Source):      0.539ns (routing 0.000ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.539     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.039     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[10]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.611     5.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -4.128     1.679    
    SLICE_X10Y169        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.250%)  route 0.043ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    4.120ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.461     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/Q
                         net (fo=2, routed)           0.043     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[8]
    SLICE_X37Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.525     5.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                         clock pessimism             -4.120     1.601    
    SLICE_X37Y132        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X9Y169  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
  To Clock:  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk27_zynq_soc_clk_wiz_0_0
  To Clock:  clk27_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.298ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.457ns (20.484%)  route 1.774ns (79.516%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 40.639 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.834     5.637    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X37Y119        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.784 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.077     5.861    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1_n_0
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    40.639    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism             -0.420    40.218    
                         clock uncertainty           -0.086    40.132    
    SLICE_X37Y119        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    40.159    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.159    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 34.298    

Slack (MET) :             34.540ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.444ns (21.595%)  route 1.612ns (78.405%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 40.621 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.335ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.560ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.430     5.233    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y119        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     5.367 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.319     5.686    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]_i_1_n_0
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.355    40.621    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                         clock pessimism             -0.335    40.286    
                         clock uncertainty           -0.086    40.199    
    SLICE_X38Y119        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    40.226    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 34.540    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.373ns (20.097%)  route 1.483ns (79.903%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.244     5.486    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    40.074    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         40.074    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.373ns (20.097%)  route 1.483ns (79.903%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.244     5.486    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    40.074    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         40.074    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.373ns (20.097%)  route 1.483ns (79.903%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.244     5.486    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    40.074    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         40.074    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.373ns (20.086%)  route 1.484ns (79.914%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.245     5.487    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    40.075    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         40.075    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.373ns (20.086%)  route 1.484ns (79.914%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.245     5.487    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    40.075    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]
  -------------------------------------------------------------------
                         required time                         40.075    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.588ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.373ns (20.086%)  route 1.484ns (79.914%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 40.625 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.376     5.179    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y118        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.242 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=6, routed)           0.245     5.487    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    40.625    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism             -0.420    40.204    
                         clock uncertainty           -0.086    40.118    
    SLICE_X39Y118        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043    40.075    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         40.075    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                 34.588    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/lut_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.568ns (33.353%)  route 1.135ns (66.647%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 40.633 - 36.667 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.615ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.560ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.544     3.628    hdmi_i2c_config/clk
    SLICE_X39Y111        FDCE                                         r  hdmi_i2c_config/lut_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.724 r  hdmi_i2c_config/lut_index_reg[2]/Q
                         net (fo=6, routed)           0.127     3.851    hdmi_i2c_config/p_0_in[5]
    SLICE_X39Y112        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.999 r  hdmi_i2c_config/i2c_master_top_m0_i_4/O
                         net (fo=5, routed)           0.345     4.344    hdmi_i2c_config/i2c_master_top_m0_i_4_n_0
    SLICE_X38Y111        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     4.518 r  hdmi_i2c_config/i2c_master_top_m0_i_3/O
                         net (fo=4, routed)           0.593     5.111    hdmi_i2c_config/i2c_master_top_m0/i2c_write_data[5]
    SLICE_X37Y114        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     5.261 r  hdmi_i2c_config/i2c_master_top_m0/txr[2]_i_1/O
                         net (fo=1, routed)           0.070     5.331    hdmi_i2c_config/i2c_master_top_m0/txr[2]
    SLICE_X37Y114        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.367    40.633    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y114        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism             -0.420    40.212    
                         clock uncertainty           -0.086    40.126    
    SLICE_X37Y114        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    40.153    hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         40.153    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.861ns  (required time - arrival time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            36.667ns  (clk27_zynq_soc_clk_wiz_0_0 rise@36.667ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.373ns (21.813%)  route 1.337ns (78.187%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 40.617 - 36.667 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.615ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.560ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.267     2.056    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.084 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.546     3.630    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.726 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.606     4.332    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X37Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.398 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     4.655    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_3_n_0
    SLICE_X37Y118        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.803 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=7, routed)           0.416     5.219    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     5.282 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=1, routed)           0.058     5.340    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     36.667    36.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    36.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    38.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    39.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    39.242    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    39.266 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.351    40.617    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism             -0.357    40.260    
                         clock uncertainty           -0.086    40.174    
    SLICE_X38Y117        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    40.201    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.201    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 34.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.053ns (42.064%)  route 0.073ns (57.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Net Delay (Source):      0.783ns (routing 0.312ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.348ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.783     2.142    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.181 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/Q
                         net (fo=6, routed)           0.054     2.235    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[0]
    SLICE_X39Y115        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     2.249 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1/O
                         net (fo=1, routed)           0.019     2.268    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd[3]_i_1_n_0
    SLICE_X39Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.890     1.868    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X39Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/C
                         clock pessimism              0.322     2.190    
    SLICE_X39Y115        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.236    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      0.786ns (routing 0.312ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.786     2.145    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.184 r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=11, routed)          0.032     2.216    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X38Y116        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     2.236 r  hdmi_i2c_config/i2c_master_top_m0/txr[5]_i_1/O
                         net (fo=1, routed)           0.006     2.242    hdmi_i2c_config/i2c_master_top_m0/txr[5]
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism              0.281     2.151    
    SLICE_X38Y116        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.198    hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      0.780ns (routing 0.312ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.348ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.780     2.139    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X41Y114        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.178 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/Q
                         net (fo=5, routed)           0.029     2.207    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]
    SLICE_X41Y114        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.222 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1/O
                         net (fo=1, routed)           0.015     2.237    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]_i_1_n_0
    SLICE_X41Y114        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.884     1.862    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X41Y114        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                         clock pessimism              0.283     2.145    
    SLICE_X41Y114        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.191    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.061ns (42.069%)  route 0.084ns (57.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Net Delay (Source):      0.783ns (routing 0.312ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.783     2.142    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.181 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.058     2.239    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X39Y118        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.261 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]_i_1/O
                         net (fo=1, routed)           0.026     2.287    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]_i_1_n_0
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.322     2.192    
    SLICE_X39Y118        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.238    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      0.783ns (routing 0.312ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.783     2.142    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.180 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.029     2.209    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen
    SLICE_X40Y118        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     2.223 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1/O
                         net (fo=1, routed)           0.021     2.244    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.889     1.867    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.281     2.148    
    SLICE_X40Y118        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.194    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.348ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.787     2.146    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X41Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.185 r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.027     2.212    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y116        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.245 r  hdmi_i2c_config/i2c_master_top_m0/write_i_1/O
                         net (fo=1, routed)           0.006     2.251    hdmi_i2c_config/i2c_master_top_m0/write_i_1_n_0
    SLICE_X41Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.893     1.871    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X41Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.281     2.152    
    SLICE_X41Y116        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.199    hdmi_i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.052ns (49.524%)  route 0.053ns (50.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.795ns (routing 0.312ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.348ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.795     2.154    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.192 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.032     2.224    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X37Y119        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.238 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]_i_1/O
                         net (fo=1, routed)           0.021     2.259    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]_i_1_n_0
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.902     1.880    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                         clock pessimism              0.280     2.160    
    SLICE_X37Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.206    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.795ns (routing 0.312ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.348ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.795     2.154    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.193 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/Q
                         net (fo=6, routed)           0.029     2.222    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]
    SLICE_X37Y119        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     2.236 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.024     2.260    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]_i_1_n_0
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.902     1.880    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.280     2.160    
    SLICE_X37Y119        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.206    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      0.794ns (routing 0.312ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.348ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.794     2.153    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.192 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/Q
                         net (fo=4, routed)           0.032     2.224    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]
    SLICE_X37Y119        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     2.238 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_1/O
                         net (fo=1, routed)           0.021     2.259    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_1_n_0
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.900     1.878    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X37Y119        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/C
                         clock pessimism              0.281     2.159    
    SLICE_X37Y119        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.205    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.790ns (routing 0.312ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.348ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     1.342    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.359 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.790     2.149    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X41Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.188 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/Q
                         net (fo=2, routed)           0.027     2.215    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait
    SLICE_X41Y116        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.238 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.017     2.255    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X41Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.897     1.875    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X41Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.280     2.155    
    SLICE_X41Y116        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.201    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk27_zynq_soc_clk_wiz_0_0
Waveform(ns):       { 0.000 18.333 }
Period(ns):         36.667
Sources:            { zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         36.667      35.168     BUFGCE_X0Y20   zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         36.667      35.417     MMCM_X0Y0      zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X41Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         36.667      36.117     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDPE/C              n/a            0.550         36.667      36.117     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X41Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X41Y116  hdmi_i2c_config/i2c_master_top_m0/write_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/ack_in_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.333      18.058     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.333      18.058     SLICE_X38Y116  hdmi_i2c_config/i2c_master_top_m0/byte_controller/ack_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.333      18.058     SLICE_X40Y117  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.333      18.058     SLICE_X40Y118  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.333      18.058     SLICE_X40Y119  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X38Y111  hdmi_i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X41Y116  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.333      18.058     SLICE_X37Y115  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40_zynq_soc_clk_wiz_0_0
  To Clock:  clk40_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 0.696ns (10.042%)  route 6.235ns (89.958%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 29.425 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.836ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     8.599 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2/O
                         net (fo=6, routed)           1.591    10.190    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2_n_0
    SLICE_X11Y113        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115    10.305 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5_ENARDEN_cooolgate_en_gate_162/O
                         net (fo=1, routed)           0.712    11.017    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5_ENARDEN_cooolgate_en_sig_84
    RAMB36_X0Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.834    29.425    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X0Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.380    29.045    
                         clock uncertainty           -0.079    28.966    
    RAMB36_X0Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.605    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_5
  -------------------------------------------------------------------
                         required time                         28.605    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                 17.588    

Slack (MET) :             17.737ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.751ns (10.996%)  route 6.079ns (89.004%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 29.473 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.836ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     8.599 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2/O
                         net (fo=6, routed)           1.606    10.205    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2_n_0
    SLICE_X33Y112        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.170    10.375 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5_ENARDEN_cooolgate_en_gate_192/O
                         net (fo=1, routed)           0.541    10.916    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5_ENARDEN_cooolgate_en_sig_99
    RAMB36_X3Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.882    29.473    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X3Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.380    29.093    
                         clock uncertainty           -0.079    29.014    
    RAMB36_X3Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.653    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_5
  -------------------------------------------------------------------
                         required time                         28.653    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                 17.737    

Slack (MET) :             17.851ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.655ns (9.854%)  route 5.992ns (90.146%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 29.460 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.836ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.815     8.387    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121     8.508 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_7_i_2/O
                         net (fo=6, routed)           1.298     9.806    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_7_i_2_n_0
    SLICE_X9Y155         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     9.954 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7_ENARDEN_cooolgate_en_gate_106/O
                         net (fo=1, routed)           0.779    10.733    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7_ENARDEN_cooolgate_en_sig_56
    RAMB36_X0Y32         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.869    29.460    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X0Y32         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.436    29.024    
                         clock uncertainty           -0.079    28.945    
    RAMB36_X0Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.584    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7
  -------------------------------------------------------------------
                         required time                         28.584    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                 17.851    

Slack (MET) :             17.915ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.739ns (11.114%)  route 5.910ns (88.886%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 29.470 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.836ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.578 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2/O
                         net (fo=6, routed)           1.433    10.011    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2_n_0
    SLICE_X32Y107        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179    10.190 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4_ENARDEN_cooolgate_en_gate_190/O
                         net (fo=1, routed)           0.545    10.735    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4_ENARDEN_cooolgate_en_sig_98
    RAMB36_X3Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.879    29.470    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X3Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.380    29.090    
                         clock uncertainty           -0.079    29.011    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.650    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_4
  -------------------------------------------------------------------
                         required time                         28.650    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 17.915    

Slack (MET) :             18.040ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 0.571ns (8.824%)  route 5.900ns (91.176%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 29.473 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.836ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.815     8.387    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.121     8.508 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_7_i_2/O
                         net (fo=6, routed)           1.555    10.063    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_7_i_2_n_0
    SLICE_X9Y122         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064    10.127 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7_ENARDEN_cooolgate_en_gate_166/O
                         net (fo=1, routed)           0.430    10.557    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7_ENARDEN_cooolgate_en_sig_86
    RAMB36_X0Y24         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.882    29.473    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X0Y24         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.436    29.037    
                         clock uncertainty           -0.079    28.958    
    RAMB36_X0Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.597    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_7
  -------------------------------------------------------------------
                         required time                         28.597    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 18.040    

Slack (MET) :             18.114ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.599ns (9.390%)  route 5.780ns (90.610%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 29.399 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.836ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.578 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2/O
                         net (fo=6, routed)           1.219     9.797    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2_n_0
    SLICE_X18Y107        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     9.836 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4_ENARDEN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           0.629    10.465    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4_ENARDEN_cooolgate_en_sig_38
    RAMB36_X2Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.808    29.399    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X2Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.380    29.019    
                         clock uncertainty           -0.079    28.940    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.579    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_4
  -------------------------------------------------------------------
                         required time                         28.579    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                 18.114    

Slack (MET) :             18.190ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 0.697ns (10.845%)  route 5.730ns (89.155%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 29.579 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.836ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     8.599 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2/O
                         net (fo=6, routed)           1.077     9.676    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2_n_0
    SLICE_X36Y152        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     9.792 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5_ENARDEN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           0.721    10.513    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5_ENARDEN_cooolgate_en_sig_69
    RAMB36_X5Y30         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.988    29.579    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X5Y30         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.436    29.143    
                         clock uncertainty           -0.079    29.064    
    RAMB36_X5Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.703    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_5
  -------------------------------------------------------------------
                         required time                         28.703    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 18.190    

Slack (MET) :             18.211ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.757ns (12.045%)  route 5.528ns (87.955%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 29.402 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.836ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     8.599 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2/O
                         net (fo=6, routed)           1.157     9.756    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_5_i_2_n_0
    SLICE_X17Y112        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     9.932 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5_ENARDEN_cooolgate_en_gate_72/O
                         net (fo=1, routed)           0.439    10.371    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5_ENARDEN_cooolgate_en_sig_39
    RAMB36_X2Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.811    29.402    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X2Y22         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.380    29.022    
                         clock uncertainty           -0.079    28.943    
    RAMB36_X2Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.582    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_5
  -------------------------------------------------------------------
                         required time                         28.582    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 18.211    

Slack (MET) :             18.226ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 0.708ns (11.256%)  route 5.582ns (88.744%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns = ( 29.422 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.836ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.832     8.404    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X28Y142        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.578 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2/O
                         net (fo=6, routed)           0.978     9.556    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_4_i_2_n_0
    SLICE_X15Y107        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     9.704 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4_ENARDEN_cooolgate_en_gate_160/O
                         net (fo=1, routed)           0.672    10.376    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4_ENARDEN_cooolgate_en_sig_83
    RAMB36_X0Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.831    29.422    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X0Y21         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.380    29.042    
                         clock uncertainty           -0.079    28.963    
    RAMB36_X0Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.602    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_4
  -------------------------------------------------------------------
                         required time                         28.602    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 18.226    

Slack (MET) :             18.256ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@25.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.587ns (9.427%)  route 5.640ns (90.573%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 29.389 - 25.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.916ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.836ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.011     4.086    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X22Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.182 f  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=91, routed)          2.993     7.175    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_awaddr[7]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.174     7.349 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21/O
                         net (fo=1, routed)           0.107     7.456    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_21_n_0
    SLICE_X30Y131        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.572 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_1_i_16/O
                         net (fo=15, routed)          0.129     7.701    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/p_17_in
    SLICE_X30Y134        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     7.817 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_2_i_2/O
                         net (fo=6, routed)           1.841     9.658    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_0_reg_bram_2_i_2_n_0
    SLICE_X18Y100        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.085     9.743 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2_ENARDEN_cooolgate_en_gate_66/O
                         net (fo=1, routed)           0.570    10.313    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2_ENARDEN_cooolgate_en_sig_36
    RAMB36_X2Y19         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    25.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    26.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    27.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228    27.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    27.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.798    29.389    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X2Y19         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.380    29.009    
                         clock uncertainty           -0.079    28.930    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    28.569    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_1_reg_bram_2
  -------------------------------------------------------------------
                         required time                         28.569    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 18.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      1.034ns (routing 0.461ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.512ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.034     2.388    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.427 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[0]/Q
                         net (fo=1, routed)           0.023     2.450    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[0]
    SLICE_X25Y55         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.470 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[1]_i_1/O
                         net (fo=1, routed)           0.006     2.476    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[1]_i_1_n_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.167     2.139    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]/C
                         clock pessimism              0.255     2.394    
    SLICE_X25Y55         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.441    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      1.034ns (routing 0.461ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.512ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.034     2.388    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.427 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[2]/Q
                         net (fo=1, routed)           0.024     2.451    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[2]
    SLICE_X25Y55         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     2.471 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[3]_i_1/O
                         net (fo=1, routed)           0.006     2.477    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly[3]_i_1_n_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.167     2.139    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X25Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]/C
                         clock pessimism              0.255     2.394    
    SLICE_X25Y55         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.441    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      1.085ns (routing 0.461ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.512ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.085     2.439    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/slowest_sync_clk
    SLICE_X35Y141        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.478 r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.024     2.502    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X35Y141        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     2.522 r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.007     2.529    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/p_3_out[2]
    SLICE_X35Y141        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.222     2.194    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/slowest_sync_clk
    SLICE_X35Y141        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.251     2.445    
    SLICE_X35Y141        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.492    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_10/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.070ns (30.837%)  route 0.157ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Net Delay (Source):      1.877ns (routing 0.836ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.916ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.228     2.567    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.591 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.877     4.468    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X30Y135        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.538 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=15, routed)          0.157     4.695    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/io_in_fb_wdata[18]
    RAMB36_X3Y27         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_10/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     2.047    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.075 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         2.239     4.314    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/clock
    RAMB36_X3Y27         RAMB36E2                                     r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_10/CLKARDCLK
                         clock pessimism              0.369     4.683    
    RAMB36_X3Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.029     4.654    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_10
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.110ns (routing 0.461ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.512ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.110     2.464    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.503 r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.025     2.528    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X38Y142        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.542 r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.016     2.558    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.249     2.221    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.249     2.470    
    SLICE_X38Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.516    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      1.078ns (routing 0.461ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.512ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.078     2.432    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X35Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.471 r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.051     2.522    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/seq_cnt[5]
    SLICE_X35Y141        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     2.542 r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     2.548    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X35Y141        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.222     2.194    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/slowest_sync_clk
    SLICE_X35Y141        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.264     2.458    
    SLICE_X35Y141        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.505    zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      1.084ns (routing 0.461ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.512ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.084     2.438    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/clock
    SLICE_X35Y136        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.477 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.029     2.506    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[3]
    SLICE_X35Y136        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     2.527 r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.007     2.534    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/_wrap_value_T_3[4]
    SLICE_X35Y136        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.220     2.192    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/clock
    SLICE_X35Y136        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[4]/C
                         clock pessimism              0.252     2.444    
    SLICE_X35Y136        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.491    zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.112ns (routing 0.461ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.512ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.112     2.466    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y143        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.505 r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.059     2.564    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/p_2_in
    SLICE_X38Y143        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.252     2.224    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y143        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.248     2.472    
    SLICE_X38Y143        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.519    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.113ns (routing 0.461ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.512ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.113     2.467    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.506 r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.059     2.565    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/p_3_out[2]
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.253     2.225    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y142        FDRE                                         r  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.248     2.473    
    SLICE_X38Y142        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.520    zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns - clk40_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.030ns (routing 0.461ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.512ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.337    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.354 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.030     2.384    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/out
    SLICE_X23Y57         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.423 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/Q
                         net (fo=2, routed)           0.028     2.451    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg_n_0
    SLICE_X23Y57         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.465 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_i_1__2/O
                         net (fo=1, routed)           0.017     2.482    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_i_1__2_n_0
    SLICE_X23Y57         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.953    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.972 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=629, routed)         1.162     2.134    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/out
    SLICE_X23Y57         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg/C
                         clock pessimism              0.256     2.390    
    SLICE_X23Y57         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.436    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_send_reg
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_zynq_soc_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X5Y19   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_6_reg_bram_9/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y27   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y28   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y29   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y30   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y31   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y32   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X0Y33   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_8/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X3Y26   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_9/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         25.000      23.261     RAMB36_X5Y26   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         12.500      11.927     SLICE_X37Y142  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         12.500      11.927     SLICE_X37Y142  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y27   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y30   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y33   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y33   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_8/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X5Y28   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_4_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X1Y24   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_13/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X1Y25   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_14/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X1Y20   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_5_reg_bram_9/CLKBWRCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         12.500      11.927     SLICE_X37Y142  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         12.500      11.927     SLICE_X37Y142  zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y27   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y27   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y27   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y28   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y29   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y29   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y29   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.543         12.500      11.957     RAMB36_X0Y29   zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/MEM_2_reg_bram_4/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_zynq_soc_clk_wiz_0_0
  To Clock:  coreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.860ns (34.330%)  route 3.558ns (65.670%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 11.226 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.974ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.180     6.305    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.419 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[2]_i_2/O
                         net (fo=78, routed)          0.370     6.789    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[2]
    SLICE_X3Y104         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.853 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3/O
                         net (fo=1, routed)           0.296     7.149    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3_n_0
    SLICE_X6Y100         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.213 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2/O
                         net (fo=1, routed)           0.105     7.318    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2_n_0
    SLICE_X6Y100         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     7.454 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_1/O
                         net (fo=2, routed)           0.491     7.945    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[0]
    SLICE_X7Y88          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     8.045 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3/O
                         net (fo=1, routed)           0.180     8.225    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.339 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_2/O
                         net (fo=1, routed)           0.165     8.504    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[0]
    SLICE_X7Y79          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     8.542 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[3]_i_1__0/O
                         net (fo=2, routed)           0.125     8.667    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[0]
    SLICE_X7Y77          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     8.815 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_11/O
                         net (fo=10, routed)          0.131     8.946    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][0]
    SLICE_X7Y76          LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     9.088 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_21/O
                         net (fo=8, routed)           0.589     9.677    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[0]
    RAMB36_X0Y11         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.969    11.226    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y11         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKBWRCLK
                         clock pessimism             -0.415    10.811    
                         clock uncertainty           -0.064    10.746    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.387    10.359    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.860ns (34.496%)  route 3.532ns (65.504%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 11.209 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.974ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.180     6.305    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.419 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[2]_i_2/O
                         net (fo=78, routed)          0.370     6.789    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[2]
    SLICE_X3Y104         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.853 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3/O
                         net (fo=1, routed)           0.296     7.149    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3_n_0
    SLICE_X6Y100         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.213 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2/O
                         net (fo=1, routed)           0.105     7.318    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2_n_0
    SLICE_X6Y100         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     7.454 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_1/O
                         net (fo=2, routed)           0.491     7.945    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[0]
    SLICE_X7Y88          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     8.045 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3/O
                         net (fo=1, routed)           0.180     8.225    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.339 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_2/O
                         net (fo=1, routed)           0.165     8.504    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[0]
    SLICE_X7Y79          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     8.542 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[3]_i_1__0/O
                         net (fo=2, routed)           0.125     8.667    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[0]
    SLICE_X7Y77          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     8.815 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_11/O
                         net (fo=10, routed)          0.131     8.946    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][0]
    SLICE_X7Y76          LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     9.088 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_21/O
                         net (fo=8, routed)           0.563     9.651    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[0]
    RAMB36_X1Y17         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.952    11.209    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X1Y17         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/CLKBWRCLK
                         clock pessimism             -0.364    10.845    
                         clock uncertainty           -0.064    10.780    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.387    10.393    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1
  -------------------------------------------------------------------
                         required time                         10.393    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.860ns (34.496%)  route 3.532ns (65.504%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 11.214 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.974ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.180     6.305    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.419 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[2]_i_2/O
                         net (fo=78, routed)          0.370     6.789    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[2]
    SLICE_X3Y104         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.853 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3/O
                         net (fo=1, routed)           0.296     7.149    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3_n_0
    SLICE_X6Y100         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.213 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2/O
                         net (fo=1, routed)           0.105     7.318    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2_n_0
    SLICE_X6Y100         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     7.454 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_1/O
                         net (fo=2, routed)           0.491     7.945    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[0]
    SLICE_X7Y88          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     8.045 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3/O
                         net (fo=1, routed)           0.180     8.225    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.339 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_2/O
                         net (fo=1, routed)           0.165     8.504    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[0]
    SLICE_X7Y79          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     8.542 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[3]_i_1__0/O
                         net (fo=2, routed)           0.125     8.667    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[0]
    SLICE_X7Y77          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     8.815 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_11/O
                         net (fo=10, routed)          0.131     8.946    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][0]
    SLICE_X7Y76          LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     9.088 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_21/O
                         net (fo=8, routed)           0.563     9.651    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[0]
    RAMB36_X0Y13         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.957    11.214    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y13         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0/CLKBWRCLK
                         clock pessimism             -0.364    10.850    
                         clock uncertainty           -0.064    10.785    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.387    10.398    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.959ns (36.091%)  route 3.469ns (63.909%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 11.226 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.974ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.181     6.306    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.454 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_2/O
                         net (fo=79, routed)          0.155     6.609    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[3]
    SLICE_X6Y103         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     6.757 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.126     6.883    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_16_n_0
    SLICE_X6Y102         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.062 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_8/O
                         net (fo=171, routed)         0.336     7.398    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/hitWB
    SLICE_X4Y98          LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.170     7.568 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[4]_i_1/O
                         net (fo=2, routed)           0.400     7.968    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[1]
    SLICE_X6Y91          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.007 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_3/O
                         net (fo=1, routed)           0.387     8.394    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     8.510 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_2/O
                         net (fo=1, routed)           0.156     8.666    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[1]
    SLICE_X7Y80          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.764 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[4]_i_1__0/O
                         net (fo=2, routed)           0.116     8.880    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[1]
    SLICE_X7Y77          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     8.918 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_10/O
                         net (fo=10, routed)          0.125     9.043    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][1]
    SLICE_X7Y76          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.083     9.126 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_20/O
                         net (fo=8, routed)           0.561     9.687    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[1]
    RAMB36_X0Y11         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.969    11.226    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y11         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKBWRCLK
                         clock pessimism             -0.415    10.811    
                         clock uncertainty           -0.064    10.746    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.311    10.435    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.774ns (32.913%)  route 3.616ns (67.087%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 11.221 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.974ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.190     6.315    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     6.462 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[0]_i_2/O
                         net (fo=76, routed)          0.242     6.704    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[0]
    SLICE_X7Y102         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     6.906 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15/O
                         net (fo=1, routed)           0.250     7.156    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15_n_0
    SLICE_X7Y102         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     7.256 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10/O
                         net (fo=3, routed)           0.180     7.436    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10_n_0
    SLICE_X8Y102         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     7.499 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11/O
                         net (fo=3, routed)           0.184     7.683    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11_n_0
    SLICE_X10Y101        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     7.831 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_req_addr[31]_i_3__0/O
                         net (fo=3, routed)           0.321     8.152    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/EmbeddedTLB_io_out_req_valid
    SLICE_X11Y91         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     8.191 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_i_41__1/O
                         net (fo=29, routed)          0.585     8.776    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/s1_io_dataReadBus_req_valid
    SLICE_X11Y69         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     8.911 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_bram_0_i_15/O
                         net (fo=8, routed)           0.738     9.649    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.964    11.221    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKBWRCLK
                         clock pessimism             -0.415    10.806    
                         clock uncertainty           -0.064    10.741    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.326    10.415    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.766ns (32.868%)  route 3.607ns (67.132%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 11.221 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.974ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.190     6.315    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     6.462 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[0]_i_2/O
                         net (fo=76, routed)          0.242     6.704    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[0]
    SLICE_X7Y102         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     6.906 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15/O
                         net (fo=1, routed)           0.250     7.156    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15_n_0
    SLICE_X7Y102         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     7.256 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10/O
                         net (fo=3, routed)           0.180     7.436    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10_n_0
    SLICE_X8Y102         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     7.499 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11/O
                         net (fo=3, routed)           0.184     7.683    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11_n_0
    SLICE_X10Y101        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     7.831 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_req_addr[31]_i_3__0/O
                         net (fo=3, routed)           0.321     8.152    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/EmbeddedTLB_io_out_req_valid
    SLICE_X11Y91         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     8.191 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_i_41__1/O
                         net (fo=29, routed)          0.596     8.787    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/s1_io_dataReadBus_req_valid
    SLICE_X11Y68         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     8.914 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_bram_0_i_17/O
                         net (fo=8, routed)           0.718     9.632    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ADDRBWRADDR[4]
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.964    11.221    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKBWRCLK
                         clock pessimism             -0.415    10.806    
                         clock uncertainty           -0.064    10.741    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.334    10.407    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0
  -------------------------------------------------------------------
                         required time                         10.407    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.752ns (32.541%)  route 3.632ns (67.459%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 11.219 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.974ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.190     6.315    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     6.462 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[0]_i_2/O
                         net (fo=76, routed)          0.242     6.704    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[0]
    SLICE_X7Y102         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     6.906 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15/O
                         net (fo=1, routed)           0.250     7.156    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15_n_0
    SLICE_X7Y102         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     7.256 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10/O
                         net (fo=3, routed)           0.180     7.436    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10_n_0
    SLICE_X8Y102         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     7.499 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11/O
                         net (fo=3, routed)           0.184     7.683    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11_n_0
    SLICE_X10Y101        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     7.831 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_req_addr[31]_i_3__0/O
                         net (fo=3, routed)           0.321     8.152    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/EmbeddedTLB_io_out_req_valid
    SLICE_X11Y91         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     8.191 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_i_41__1/O
                         net (fo=29, routed)          0.585     8.776    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/s1_io_dataReadBus_req_valid
    SLICE_X11Y69         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     8.889 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram/ram_reg_0_bram_0_i_5__0/O
                         net (fo=9, routed)           0.754     9.643    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ADDRARDADDR[6]
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.962    11.219    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/clock
    RAMB36_X0Y9          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKARDCLK
                         clock pessimism             -0.415    10.804    
                         clock uncertainty           -0.064    10.739    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.319    10.420    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.766ns (32.850%)  route 3.610ns (67.150%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.565ns = ( 11.232 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.974ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.190     6.315    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y106         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     6.462 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[0]_i_2/O
                         net (fo=76, routed)          0.242     6.704    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[0]
    SLICE_X7Y102         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.202     6.906 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15/O
                         net (fo=1, routed)           0.250     7.156    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_15_n_0
    SLICE_X7Y102         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     7.256 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10/O
                         net (fo=3, routed)           0.180     7.436    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[81]_i_10_n_0
    SLICE_X8Y102         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     7.499 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11/O
                         net (fo=3, routed)           0.184     7.683    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_11_n_0
    SLICE_X10Y101        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     7.831 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_req_addr[31]_i_3__0/O
                         net (fo=3, routed)           0.321     8.152    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/EmbeddedTLB_io_out_req_valid
    SLICE_X11Y91         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     8.191 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_i_41__1/O
                         net (fo=29, routed)          0.596     8.787    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/s1_io_dataReadBus_req_valid
    SLICE_X11Y68         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     8.914 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/ram_reg_0_bram_0_i_17/O
                         net (fo=8, routed)           0.721     9.635    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ADDRBWRADDR[4]
    RAMB36_X1Y8          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.975    11.232    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/clock
    RAMB36_X1Y8          RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0/CLKBWRCLK
                         clock pessimism             -0.415    10.817    
                         clock uncertainty           -0.064    10.752    
    RAMB36_X1Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.334    10.418    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.860ns (34.714%)  route 3.498ns (65.286%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 11.216 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.974ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.180     6.305    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     6.419 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[2]_i_2/O
                         net (fo=78, routed)          0.370     6.789    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[2]
    SLICE_X3Y104         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.853 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3/O
                         net (fo=1, routed)           0.296     7.149    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_3_n_0
    SLICE_X6Y100         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     7.213 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2/O
                         net (fo=1, routed)           0.105     7.318    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_2_n_0
    SLICE_X6Y100         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     7.454 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[3]_i_1/O
                         net (fo=2, routed)           0.491     7.945    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[0]
    SLICE_X7Y88          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     8.045 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3/O
                         net (fo=1, routed)           0.180     8.225    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     8.339 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[3]_i_2/O
                         net (fo=1, routed)           0.165     8.504    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[0]
    SLICE_X7Y79          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     8.542 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[3]_i_1__0/O
                         net (fo=2, routed)           0.125     8.667    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[0]
    SLICE_X7Y77          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     8.815 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_11/O
                         net (fo=10, routed)          0.131     8.946    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][0]
    SLICE_X7Y76          LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     9.088 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_21/O
                         net (fo=8, routed)           0.529     9.617    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[0]
    RAMB36_X1Y16         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.959    11.216    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X1Y16         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1/CLKBWRCLK
                         clock pessimism             -0.364    10.852    
                         clock uncertainty           -0.064    10.787    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.387    10.400    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.959ns (36.144%)  route 3.461ns (63.856%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 11.209 - 6.667 ) 
    Source Clock Delay      (SCD):    4.259ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.186ns (routing 1.071ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.974ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.186     4.259    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/clock
    SLICE_X5Y106         FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.354 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/r_1_user_reg[16]/Q
                         net (fo=10, routed)          0.341     4.695    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r_1_user[13]
    SLICE_X5Y106         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.874 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13/O
                         net (fo=1, routed)           0.173     5.047    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_13_n_0
    SLICE_X7Y108         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.196 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7/O
                         net (fo=1, routed)           0.010     5.206    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_i_7_n_0
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     5.439 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry/CO[7]
                         net (fo=1, routed)           0.028     5.467    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry_n_0
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     5.535 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/_T_171_carry__0/CO[0]
                         net (fo=2, routed)           0.210     5.745    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[120][0]
    SLICE_X7Y109         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.845 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20/O
                         net (fo=1, routed)           0.164     6.009    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_20_n_0
    SLICE_X7Y107         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     6.125 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_6/O
                         net (fo=6, routed)           0.181     6.306    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/r__3_reg[90]
    SLICE_X6Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.454 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_9[3]_i_2/O
                         net (fo=79, routed)          0.155     6.609    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/waymask[3]
    SLICE_X6Y103         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     6.757 f  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_16/O
                         net (fo=1, routed)           0.126     6.883    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_16_n_0
    SLICE_X6Y102         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.062 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_8/O
                         net (fo=171, routed)         0.336     7.398    nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/hitWB
    SLICE_X4Y98          LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.170     7.568 r  nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_15[4]_i_1/O
                         net (fo=2, routed)           0.400     7.968    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[31]_i_3_2[1]
    SLICE_X6Y91          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.007 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_3/O
                         net (fo=1, routed)           0.387     8.394    nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_3_n_0
    SLICE_X7Y83          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     8.510 r  nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/r_req_addr[4]_i_2/O
                         net (fo=1, routed)           0.156     8.666    nutshell_i/NutShell_0/inst/nutcore/Cache/s3/SimpleBusCrossbarNto1_1_io_out_req_bits_addr[1]
    SLICE_X7Y80          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.764 r  nutshell_i/NutShell_0/inst/nutcore/Cache/s3/r_req_addr[4]_i_1__0/O
                         net (fo=2, routed)           0.116     8.880    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/io_out_bits_addr[1]
    SLICE_X7Y77          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     8.918 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram/ram_reg_0_bram_0_i_10/O
                         net (fo=10, routed)          0.125     9.043    nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_addr_reg[12][1]
    SLICE_X7Y76          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.083     9.126 r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/ram_reg_0_bram_0_i_20/O
                         net (fo=8, routed)           0.553     9.679    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ADDRBWRADDR[1]
    RAMB36_X1Y17         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.952    11.209    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/clock
    RAMB36_X1Y17         RAMB36E2                                     r  nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1/CLKBWRCLK
                         clock pessimism             -0.364    10.845    
                         clock uncertainty           -0.064    10.780    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.311    10.469    nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 nutshell_i/NutShell_0/inst/nutcore/frontend/r_brIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/NutShell_0/inst/nutcore/REG__0_cf_brIdx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.071ns (23.510%)  route 0.231ns (76.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      2.016ns (routing 0.974ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.071ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.016     4.606    nutshell_i/NutShell_0/inst/nutcore/frontend/clock
    SLICE_X29Y108        FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/frontend/r_brIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     4.677 r  nutshell_i/NutShell_0/inst/nutcore/frontend/r_brIdx_reg[0]/Q
                         net (fo=4, routed)           0.231     4.908    nutshell_i/NutShell_0/inst/nutcore/frontend_io_out_0_bits_cf_brIdx[0]
    SLICE_X29Y123        FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/REG__0_cf_brIdx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.352     4.425    nutshell_i/NutShell_0/inst/nutcore/clock
    SLICE_X29Y123        FDRE                                         r  nutshell_i/NutShell_0/inst/nutcore/REG__0_cf_brIdx_reg[0]/C
                         clock pessimism              0.420     4.845    
    SLICE_X29Y123        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     4.898    nutshell_i/NutShell_0/inst/nutcore/REG__0_cf_brIdx_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           4.908    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.071ns (41.040%)  route 0.102ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      1.959ns (routing 0.974ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.071ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.959     4.549    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X8Y163         FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.620 r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/Q
                         net (fo=11, routed)          0.102     4.722    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[0]
    SLICE_X9Y163         FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.221     4.294    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]_0
    SLICE_X9Y163         FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.362     4.656    
    SLICE_X9Y163         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     4.709    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][105]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.071ns (35.678%)  route 0.128ns (64.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.971ns (routing 0.974ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.071ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.971     4.561    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X14Y138        FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y138        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     4.632 r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][105]/Q
                         net (fo=1, routed)           0.128     4.760    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[30]
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.343     4.416    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.359     4.775    
    RAMB36_X1Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.029     4.746    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.760    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][80]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.069ns (34.673%)  route 0.130ns (65.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.973ns (routing 0.974ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.071ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.973     4.563    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X14Y136        FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     4.632 r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][80]/Q
                         net (fo=1, routed)           0.130     4.762    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[0]
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.343     4.416    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.359     4.775    
    RAMB36_X1Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.029     4.746    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][89]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[1]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.071ns (35.500%)  route 0.129ns (64.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.973ns (routing 0.974ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.071ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.973     4.563    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X14Y136        FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     4.634 r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][89]/Q
                         net (fo=1, routed)           0.129     4.763    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[1]
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[1]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.343     4.416    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y27         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.359     4.775    
    RAMB36_X1Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[1])
                                                     -0.029     4.746    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][172]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.072ns (34.951%)  route 0.134ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.959ns (routing 0.974ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.071ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.959     4.549    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X14Y155        FDRE                                         r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.621 r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][172]/Q
                         net (fo=1, routed)           0.134     4.755    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[28]
    RAMB36_X1Y31         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.334     4.407    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y31         RAMB36E2                                     r  nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.359     4.766    
    RAMB36_X1Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.029     4.737    nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.737    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.071ns (30.342%)  route 0.163ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.042ns (routing 0.974ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.071ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.042     4.632    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X36Y99         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.703 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.163     4.866    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRH3
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.321     4.394    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/CLK
                         clock pessimism              0.357     4.751    
    SLICE_X34Y98         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.847    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.071ns (30.342%)  route 0.163ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.042ns (routing 0.974ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.071ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.042     4.632    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X36Y99         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.703 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.163     4.866    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRH3
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.321     4.394    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/CLK
                         clock pessimism              0.357     4.751    
    SLICE_X34Y98         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.847    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.071ns (30.342%)  route 0.163ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.042ns (routing 0.974ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.071ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.042     4.632    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X36Y99         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.703 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.163     4.866    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRH3
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.321     4.394    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/CLK
                         clock pessimism              0.357     4.751    
    SLICE_X34Y98         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.847    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.071ns (30.342%)  route 0.163ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.042ns (routing 0.974ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.071ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.566    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.590 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.042     4.632    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X36Y99         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.703 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.163     4.866    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRH3
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.321     4.394    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X34Y98         RAMD32                                       r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/CLK
                         clock pessimism              0.357     4.751    
    SLICE_X34Y98         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     4.847    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           4.866    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_zynq_soc_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X1Y11   nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X1Y12   nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X0Y5    nutshell_i/NutShell_0/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X0Y6    nutshell_i/NutShell_0/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X1Y8    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X0Y7    nutshell_i/NutShell_0/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X1Y13   nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X0Y9    nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X0Y8    nutshell_i/NutShell_0/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB36_X2Y12   nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y75   nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_62/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X16Y106  nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/MEM_pnpc_reg_0_3_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  uncoreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.422ns (8.515%)  route 4.534ns (91.485%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.967ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.735     9.325    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.092    14.687    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[24]/C
                         clock pessimism             -0.363    14.324    
                         clock uncertainty           -0.068    14.256    
    SLICE_X47Y73         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    14.214    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[24]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.422ns (8.515%)  route 4.534ns (91.485%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.967ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.735     9.325    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.092    14.687    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[25]/C
                         clock pessimism             -0.363    14.324    
                         clock uncertainty           -0.068    14.256    
    SLICE_X47Y73         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    14.214    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[25]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.422ns (8.515%)  route 4.534ns (91.485%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.967ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.735     9.325    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.092    14.687    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[77]/C
                         clock pessimism             -0.363    14.324    
                         clock uncertainty           -0.068    14.256    
    SLICE_X47Y73         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    14.214    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[77]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.422ns (8.515%)  route 4.534ns (91.485%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.967ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.735     9.325    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.092    14.687    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X47Y73         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[88]/C
                         clock pessimism             -0.363    14.324    
                         clock uncertainty           -0.068    14.256    
    SLICE_X47Y73         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    14.214    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[88]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.422ns (9.361%)  route 4.086ns (90.639%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.967ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.287     8.877    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.041    14.636    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[1]/C
                         clock pessimism             -0.362    14.274    
                         clock uncertainty           -0.068    14.206    
    SLICE_X36Y66         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    14.164    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[1]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.422ns (9.361%)  route 4.086ns (90.639%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.967ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.287     8.877    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.041    14.636    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[2]/C
                         clock pessimism             -0.362    14.274    
                         clock uncertainty           -0.068    14.206    
    SLICE_X36Y66         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    14.164    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_bd_64_reg[2]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.422ns (9.361%)  route 4.086ns (90.639%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.967ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.287     8.877    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.041    14.636    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X36Y66         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[64]/C
                         clock pessimism             -0.362    14.274    
                         clock uncertainty           -0.068    14.206    
    SLICE_X36Y66         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    14.164    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[64]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.422ns (9.359%)  route 4.087ns (90.641%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 14.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.967ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.288     8.878    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.042    14.637    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[37]/C
                         clock pessimism             -0.300    14.337    
                         clock uncertainty           -0.068    14.269    
    SLICE_X34Y61         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    14.226    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[37]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.422ns (9.359%)  route 4.087ns (90.641%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 14.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.967ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.288     8.878    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.042    14.637    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[39]/C
                         clock pessimism             -0.300    14.337    
                         clock uncertainty           -0.068    14.269    
    SLICE_X34Y61         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    14.226    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[39]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.422ns (9.359%)  route 4.087ns (90.641%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 14.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.291ns (routing 1.061ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.967ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.291     4.369    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]_1
    SLICE_X35Y87         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.467 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/Q
                         net (fo=9, routed)           0.476     4.943    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mr_rvalid
    SLICE_X36Y84         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.117 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=22, routed)          1.323     6.440    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_rvalid
    SLICE_X37Y71         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     6.590 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_i_2/O
                         net (fo=110, routed)         2.288     8.878    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.042    14.637    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X34Y61         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[41]/C
                         clock pessimism             -0.300    14.337    
                         clock uncertainty           -0.068    14.269    
    SLICE_X34Y61         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    14.226    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[41]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.069ns (40.116%)  route 0.103ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Net Delay (Source):      1.931ns (routing 0.967ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.184ns (routing 1.061ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.931     4.526    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X17Y80         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.595 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.103     4.698    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_4
    SLICE_X18Y80         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.184     4.262    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X18Y80         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/C
                         clock pessimism              0.369     4.631    
    SLICE_X18Y80         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     4.684    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.073ns (36.318%)  route 0.128ns (63.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      1.995ns (routing 0.967ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.324ns (routing 1.061ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.995     4.590    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X30Y86         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.663 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/Q
                         net (fo=2, routed)           0.128     4.791    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[40]
    SLICE_X31Y86         SRL16E                                       r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.324     4.402    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X31Y86         SRL16E                                       r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/CLK
                         clock pessimism              0.362     4.764    
    SLICE_X31Y86         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.776    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.791    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.433ns
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      2.092ns (routing 0.967ns, distribution 1.125ns)
  Clock Net Delay (Destination): 2.355ns (routing 1.061ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.092     4.687    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X46Y77         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.756 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[27]/Q
                         net (fo=1, routed)           0.108     4.864    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0[21]
    SLICE_X47Y77         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.355     4.433    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X47Y77         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]/C
                         clock pessimism              0.363     4.796    
    SLICE_X47Y77         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.849    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.849    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.070ns (29.167%)  route 0.170ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.944ns (routing 0.967ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.061ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.944     4.539    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X26Y81         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.609 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.170     4.779    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_12
    SLICE_X32Y81         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.264     4.342    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X32Y81         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/C
                         clock pessimism              0.366     4.708    
    SLICE_X32Y81         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.763    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.073ns (32.159%)  route 0.154ns (67.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.328ns
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.943ns (routing 0.967ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.061ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.943     4.538    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X27Y82         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.611 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=2, routed)           0.154     4.765    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_in[11]
    SLICE_X30Y82         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.250     4.328    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X30Y82         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
                         clock pessimism              0.366     4.694    
    SLICE_X30Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     4.749    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.072ns (38.095%)  route 0.117ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.006ns (routing 0.967ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.061ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.006     4.601    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X32Y84         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.673 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/Q
                         net (fo=3, routed)           0.117     4.790    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[46]
    SLICE_X30Y85         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.278     4.356    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_2
    SLICE_X30Y85         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.362     4.718    
    SLICE_X30Y85         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.773    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -4.773    
                         arrival time                           4.790    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      1.976ns (routing 0.967ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.061ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.976     4.571    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y58         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.641 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.207     4.848    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/DIA0
    SLICE_X24Y61         RAMD32                                       r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.256     4.334    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/WCLK
    SLICE_X24Y61         RAMD32                                       r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/RAMA/CLK
                         clock pessimism              0.418     4.752    
    SLICE_X24Y61         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     4.831    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/RAMA
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.006ns (routing 0.967ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.061ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.006     4.601    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X32Y84         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.671 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.119     4.790    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[11]
    SLICE_X30Y85         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.278     4.356    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg_2
    SLICE_X30Y85         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism              0.362     4.718    
    SLICE_X30Y85         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     4.771    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           4.790    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.072ns (37.696%)  route 0.119ns (62.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Net Delay (Source):      1.924ns (routing 0.967ns, distribution 0.957ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.061ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     1.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.924     4.519    zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aclk
    SLICE_X12Y28         FDRE                                         r  zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.591 r  zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     4.710    zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[12]
    SLICE_X7Y28          FDRE                                         r  zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.194     4.272    zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X7Y28          FDRE                                         r  zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.364     4.636    
    SLICE_X7Y28          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     4.691    zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.710    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.176ns (routing 0.533ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.591ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.176     2.532    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X41Y100        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.571 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.033     2.604    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_9
    SLICE_X41Y100        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.320     2.295    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X41Y100        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]/C
                         clock pessimism              0.243     2.538    
    SLICE_X41Y100        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.585    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uncoreclk_zynq_soc_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y1   zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y1   zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y12  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y12  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y7   zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y7   zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y9   zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y24  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y24  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y24  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y24  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMB_D1/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zynq_soc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X19Y60  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X19Y60  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X19Y60  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X19Y60  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_zynq_soc_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.224ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.470ns  (logic 0.096ns (20.426%)  route 0.374ns (79.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y171        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X11Y171        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.447ns  (logic 0.093ns (20.805%)  route 0.354ns (79.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X16Y163        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X15Y163        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.328ns  (logic 0.096ns (29.268%)  route 0.232ns (70.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y171        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.232     0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X11Y171        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.322ns  (logic 0.097ns (30.124%)  route 0.225ns (69.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y171        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.225     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X11Y171        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.289ns  (logic 0.095ns (32.872%)  route 0.194ns (67.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X16Y163        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.194     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X15Y163        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.275ns  (logic 0.098ns (35.636%)  route 0.177ns (64.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X16Y163        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.177     0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X15Y163        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.273ns  (logic 0.096ns (35.165%)  route 0.177ns (64.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X16Y163        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.177     0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X15Y163        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.266ns  (logic 0.098ns (36.842%)  route 0.168ns (63.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y171        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.168     0.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X11Y171        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  6.428    





---------------------------------------------------------------------------------------------------
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  clk27_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.522ns  (logic 0.270ns (17.740%)  route 1.252ns (82.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 77.297 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.560ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.902    75.456    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177    75.633 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1/O
                         net (fo=6, routed)           0.350    75.983    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.365    77.297    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.550    76.747    
                         clock uncertainty           -0.203    76.544    
    SLICE_X40Y116        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    76.500    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         76.500    
                         arrival time                         -75.983    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.448ns  (logic 0.270ns (18.646%)  route 1.178ns (81.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 77.297 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.560ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.902    75.456    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177    75.633 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1/O
                         net (fo=6, routed)           0.276    75.909    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.365    77.297    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
                         clock pessimism             -0.550    76.747    
                         clock uncertainty           -0.203    76.544    
    SLICE_X40Y116        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    76.501    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         76.501    
                         arrival time                         -75.909    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.448ns  (logic 0.270ns (18.646%)  route 1.178ns (81.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 77.297 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.560ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.902    75.456    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177    75.633 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1/O
                         net (fo=6, routed)           0.276    75.909    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.365    77.297    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism             -0.550    76.747    
                         clock uncertainty           -0.203    76.544    
    SLICE_X40Y116        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    76.501    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         76.501    
                         arrival time                         -75.909    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.491ns  (logic 0.548ns (36.754%)  route 0.943ns (63.246%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 77.287 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.560ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.560    75.114    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X38Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    75.293 f  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2/O
                         net (fo=6, routed)           0.241    75.534    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2_n_0
    SLICE_X40Y118        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    75.632 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_3/O
                         net (fo=1, routed)           0.072    75.704    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_3_n_0
    SLICE_X40Y118        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178    75.882 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1/O
                         net (fo=1, routed)           0.070    75.952    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.355    77.287    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism             -0.550    76.737    
                         clock uncertainty           -0.203    76.534    
    SLICE_X40Y118        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    76.561    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                         76.561    
                         arrival time                         -75.952    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.394ns  (logic 0.270ns (19.369%)  route 1.124ns (80.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 77.287 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.560ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.902    75.456    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177    75.633 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1/O
                         net (fo=6, routed)           0.222    75.855    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.355    77.287    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
                         clock pessimism             -0.550    76.737    
                         clock uncertainty           -0.203    76.534    
    SLICE_X40Y117        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    76.491    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                         76.491    
                         arrival time                         -75.855    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.394ns  (logic 0.270ns (19.369%)  route 1.124ns (80.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 77.287 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.560ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.902    75.456    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177    75.633 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1/O
                         net (fo=6, routed)           0.222    75.855    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.355    77.287    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism             -0.550    76.737    
                         clock uncertainty           -0.203    76.534    
    SLICE_X40Y117        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    76.491    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         76.491    
                         arrival time                         -75.855    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.460ns  (logic 0.422ns (28.904%)  route 1.038ns (71.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 77.287 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.560ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.560    75.114    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X38Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    75.293 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2/O
                         net (fo=6, routed)           0.415    75.708    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2_n_0
    SLICE_X40Y117        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    75.858 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.063    75.921    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk4_out
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.355    77.287    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism             -0.550    76.737    
                         clock uncertainty           -0.203    76.534    
    SLICE_X40Y117        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    76.561    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         76.561    
                         arrival time                         -75.921    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.459ns  (logic 0.346ns (23.715%)  route 1.113ns (76.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 77.297 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.560ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.829    75.383    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X40Y117        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    75.519 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.216    75.735    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X40Y116        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117    75.852 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.068    75.920    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.365    77.297    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X40Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.550    76.747    
                         clock uncertainty           -0.203    76.544    
    SLICE_X40Y116        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    76.571    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         76.571    
                         arrival time                         -75.920    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.347ns  (logic 0.295ns (21.901%)  route 1.052ns (78.099%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 77.291 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.581    75.135    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164    75.299 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_i_2/O
                         net (fo=7, routed)           0.256    75.555    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd1
    SLICE_X39Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    75.593 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.215    75.808    hdmi_i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    77.291    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.550    76.741    
                         clock uncertainty           -0.203    76.538    
    SLICE_X39Y116        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    76.495    hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         76.495    
                         arrival time                         -75.808    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.347ns  (logic 0.295ns (21.901%)  route 1.052ns (78.099%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 77.291 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.560ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.581    75.135    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164    75.299 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/cmd_ack_i_2/O
                         net (fo=7, routed)           0.256    75.555    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd1
    SLICE_X39Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038    75.593 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.215    75.808    hdmi_i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.359    77.291    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.550    76.741    
                         clock uncertainty           -0.203    76.538    
    SLICE_X39Y116        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    76.495    hdmi_i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         76.495    
                         arrival time                         -75.808    
  -------------------------------------------------------------------
                         slack                                  0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.079ns (27.241%)  route 0.211ns (72.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.203     2.800    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X39Y117        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.041     2.841 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd_i_1/O
                         net (fo=1, routed)           0.008     2.849    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd4_out
    SLICE_X39Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X39Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X39Y117        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.520    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.079ns (25.240%)  route 0.234ns (74.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.348ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.218     2.815    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X38Y117        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.856 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=1, routed)           0.016     2.872    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1_n_0
    SLICE_X38Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.884     1.862    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X38Y117        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.404     2.266    
                         clock uncertainty            0.203     2.469    
    SLICE_X38Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.515    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.076ns (23.100%)  route 0.253ns (76.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.247     2.844    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.038     2.882 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.006     2.888    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X38Y115        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.520    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.077ns (23.263%)  route 0.254ns (76.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.248     2.845    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     2.884 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[6]_i_1/O
                         net (fo=1, routed)           0.006     2.890    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[6]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X38Y115        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.520    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.073ns (21.662%)  route 0.264ns (78.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.248     2.845    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.880 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.016     2.896    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X38Y115        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.519    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.078ns (22.807%)  route 0.264ns (77.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.247     2.844    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     2.884 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[1]_i_1/O
                         net (fo=1, routed)           0.017     2.901    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[1]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X38Y115        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.519    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.248     2.845    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.886 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[0]_i_1/O
                         net (fo=1, routed)           0.016     2.902    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt[0]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.888     1.866    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
                         clock pessimism              0.404     2.270    
                         clock uncertainty            0.203     2.473    
    SLICE_X38Y115        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.519    hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.062ns (17.664%)  route 0.289ns (82.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.348ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 f  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.280     2.877    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/rst
    SLICE_X39Y118        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     2.901 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1/O
                         net (fo=1, routed)           0.009     2.910    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1_n_0
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.890     1.868    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X39Y118        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism              0.404     2.272    
                         clock uncertainty            0.203     2.475    
    SLICE_X39Y118        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.522    hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.098ns (27.684%)  route 0.256ns (72.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.235     2.832    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X39Y116        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.060     2.892 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.021     2.913    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd[0]_i_1_n_0
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X39Y116        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X39Y116        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.523    hdmi_i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             clk27_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.088ns (24.176%)  route 0.276ns (75.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.261     2.858    hdmi_i2c_config/i2c_master_top_m0/byte_controller/rst
    SLICE_X38Y115        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     2.908 r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.015     2.923    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/byte_controller/clk
    SLICE_X38Y115        FDRE                                         r  hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y115        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.524    hdmi_i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  clk40_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       73.916ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.916ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        1.111ns  (logic 0.093ns (8.371%)  route 1.018ns (91.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103                                     0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X29Y103        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.018     1.111    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[3]
    SLICE_X29Y111        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y111        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 73.916    

Slack (MET) :             74.191ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.836ns  (logic 0.097ns (11.603%)  route 0.739ns (88.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X21Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.739     0.836    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[11]
    SLICE_X21Y80         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X21Y80         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 74.191    

Slack (MET) :             74.236ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.791ns  (logic 0.094ns (11.884%)  route 0.697ns (88.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103                                     0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[69]/C
    SLICE_X29Y103        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[69]/Q
                         net (fo=1, routed)           0.697     0.791    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[69]
    SLICE_X29Y116        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y116        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[69]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 74.236    

Slack (MET) :             74.334ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.693ns  (logic 0.098ns (14.141%)  route 0.595ns (85.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103                                     0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X29Y103        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.595     0.693    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X29Y111        FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X29Y111        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 74.334    

Slack (MET) :             74.337ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.690ns  (logic 0.099ns (14.348%)  route 0.591ns (85.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X21Y80         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.591     0.690    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[13]
    SLICE_X21Y80         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X21Y80         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 74.337    

Slack (MET) :             74.479ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.548ns  (logic 0.097ns (17.701%)  route 0.451ns (82.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[52]/C
    SLICE_X32Y83         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.451     0.548    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[52]
    SLICE_X34Y88         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X34Y88         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                 74.479    

Slack (MET) :             74.512ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.515ns  (logic 0.096ns (18.641%)  route 0.419ns (81.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X25Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.419     0.515    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[2]
    SLICE_X24Y57         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X24Y57         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 74.512    

Slack (MET) :             74.514ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.513ns  (logic 0.099ns (19.298%)  route 0.414ns (80.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X26Y76         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.414     0.513    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[6]
    SLICE_X26Y76         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X26Y76         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                 74.514    

Slack (MET) :             74.516ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.511ns  (logic 0.097ns (18.982%)  route 0.414ns (81.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X21Y80         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.414     0.511    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[12]
    SLICE_X21Y80         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X21Y80         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 74.516    

Slack (MET) :             74.527ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (MaxDelay Path 75.000ns)
  Data Path Delay:        0.500ns  (logic 0.098ns (19.600%)  route 0.402ns (80.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 75.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[46]/C
    SLICE_X27Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.402     0.500    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[46]
    SLICE_X23Y99         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   75.000    75.000    
    SLICE_X23Y99         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    75.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         75.027    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 74.527    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  coreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       49.571ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.456ns  (logic 0.096ns (21.053%)  route 0.360ns (78.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X15Y163        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.360     0.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X18Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X18Y163        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                 49.571    

Slack (MET) :             49.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.455ns  (logic 0.097ns (21.319%)  route 0.358ns (78.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X15Y163        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X18Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X18Y163        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                 49.572    

Slack (MET) :             49.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.449ns  (logic 0.097ns (21.604%)  route 0.352ns (78.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X15Y163        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.352     0.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X16Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X16Y163        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                 49.578    

Slack (MET) :             49.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.339ns  (logic 0.097ns (28.614%)  route 0.242ns (71.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y170        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.242     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X10Y171        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 49.688    

Slack (MET) :             49.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.329ns  (logic 0.099ns (30.091%)  route 0.230ns (69.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y170        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.230     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X10Y171        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 49.698    

Slack (MET) :             49.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.278ns  (logic 0.096ns (34.532%)  route 0.182ns (65.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X15Y163        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.182     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X17Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X17Y163        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 49.749    

Slack (MET) :             49.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.270ns  (logic 0.096ns (35.556%)  route 0.174ns (64.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y170        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.174     0.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X10Y171        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                 49.757    

Slack (MET) :             49.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.268ns  (logic 0.096ns (35.821%)  route 0.172ns (64.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.172     0.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X10Y171        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                 49.759    





---------------------------------------------------------------------------------------------------
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  coreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/NutShell_0/inst/REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@13.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.097ns (6.558%)  route 1.382ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 17.945 - 13.333 ) 
    Source Clock Delay      (SCD):    4.347ns = ( 14.347 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.269ns (routing 1.061ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.974ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    11.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    11.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    12.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.269    14.347    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X32Y69         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097    14.444 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           1.382    15.826    nutshell_i/NutShell_0/inst/io_meip[1]
    SLICE_X32Y69         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    13.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    15.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    15.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    15.899    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.923 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.022    17.945    nutshell_i/NutShell_0/inst/clock
    SLICE_X32Y69         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[1]/C
                         clock pessimism             -0.550    17.395    
                         clock uncertainty           -0.188    17.207    
    SLICE_X32Y69         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    17.234    nutshell_i/NutShell_0/inst/REG_reg[1]
  -------------------------------------------------------------------
                         required time                         17.234    
                         arrival time                         -15.826    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 corerstn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            corerstn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@13.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.408ns  (logic 0.096ns (6.818%)  route 1.312ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 17.860 - 13.333 ) 
    Source Clock Delay      (SCD):    4.289ns = ( 14.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.211ns (routing 1.061ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.974ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    11.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    11.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    12.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.211    14.289    uncoreclk
    SLICE_X5Y151         FDRE                                         r  corerstn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096    14.385 r  corerstn_ff_reg/Q
                         net (fo=1, routed)           1.312    15.697    corerstn_ff
    SLICE_X5Y154         FDRE                                         r  corerstn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    13.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    15.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    15.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    15.899    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.923 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.937    17.860    coreclk
    SLICE_X5Y154         FDRE                                         r  corerstn_sync_reg[0]/C
                         clock pessimism             -0.550    17.310    
                         clock uncertainty           -0.188    17.122    
    SLICE_X5Y154         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    17.149    corerstn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         17.149    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/NutShell_0/inst/REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@13.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.266ns  (logic 0.099ns (7.820%)  route 1.167ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 17.882 - 13.333 ) 
    Source Clock Delay      (SCD):    4.351ns = ( 14.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.273ns (routing 1.061ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.974ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    11.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    11.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    12.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.273    14.351    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X30Y67         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099    14.450 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           1.167    15.617    nutshell_i/NutShell_0/inst/io_meip[0]
    SLICE_X28Y68         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    13.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    15.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    15.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    15.899    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.923 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.959    17.882    nutshell_i/NutShell_0/inst/clock
    SLICE_X28Y68         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[0]/C
                         clock pessimism             -0.550    17.332    
                         clock uncertainty           -0.188    17.144    
    SLICE_X28Y68         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    17.171    nutshell_i/NutShell_0/inst/REG_reg[0]
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                         -15.617    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.880ns  (logic 0.096ns (10.909%)  route 0.784ns (89.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101                                     0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.784     0.880    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y101        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y101        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.799ns  (logic 0.098ns (12.265%)  route 0.701ns (87.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.701     0.799    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y98         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y98         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.262ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.765ns  (logic 0.097ns (12.680%)  route 0.668ns (87.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57                                      0.000     0.000 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y57         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.668     0.765    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X17Y57         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y57         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  9.262    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.096ns (16.080%)  route 0.501ns (83.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23                                      0.000     0.000 r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.501     0.597    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y23         FDRE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y23         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.432ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.595ns  (logic 0.096ns (16.134%)  route 0.499ns (83.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57                                      0.000     0.000 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.499     0.595    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y57         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y57         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  9.432    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.551ns  (logic 0.096ns (17.423%)  route 0.455ns (82.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.455     0.551    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X16Y91         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y91         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  9.476    

Slack (MET) :             9.517ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.510ns  (logic 0.099ns (19.412%)  route 0.411ns (80.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56                                      0.000     0.000 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y56         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.411     0.510    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X18Y56         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y56         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/NutShell_0/inst/REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.040ns (7.394%)  route 0.501ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.141ns (routing 0.533ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.598ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.141     2.497    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X30Y67         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.537 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.501     3.038    nutshell_i/NutShell_0/inst/io_meip[0]
    SLICE_X28Y68         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.251     2.222    nutshell_i/NutShell_0/inst/clock
    SLICE_X28Y68         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[0]/C
                         clock pessimism              0.404     2.626    
                         clock uncertainty            0.188     2.814    
    SLICE_X28Y68         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.861    nutshell_i/NutShell_0/inst/REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/NutShell_0/inst/REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.040ns (6.410%)  route 0.584ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.138ns (routing 0.533ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.598ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.138     2.494    zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X32Y69         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.534 r  zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.584     3.118    nutshell_i/NutShell_0/inst/io_meip[1]
    SLICE_X32Y69         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.292     2.263    nutshell_i/NutShell_0/inst/clock
    SLICE_X32Y69         FDRE                                         r  nutshell_i/NutShell_0/inst/REG_reg[1]/C
                         clock pessimism              0.404     2.667    
                         clock uncertainty            0.188     2.855    
    SLICE_X32Y69         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.901    nutshell_i/NutShell_0/inst/REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 corerstn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            corerstn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             coreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.039ns (6.511%)  route 0.560ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.533ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.598ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.108     2.464    uncoreclk
    SLICE_X5Y151         FDRE                                         r  corerstn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.503 r  corerstn_ff_reg/Q
                         net (fo=1, routed)           0.560     3.063    corerstn_ff
    SLICE_X5Y154         FDRE                                         r  corerstn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.237     2.208    coreclk
    SLICE_X5Y154         FDRE                                         r  corerstn_sync_reg[0]/C
                         clock pessimism              0.404     2.612    
                         clock uncertainty            0.188     2.800    
    SLICE_X5Y154         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.846    corerstn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk40_zynq_soc_clk_wiz_0_0
  To Clock:  uncoreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.439ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.588ns  (logic 0.095ns (16.156%)  route 0.493ns (83.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X24Y55         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.493     0.588    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X24Y55         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X24Y55         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.588ns  (logic 0.099ns (16.837%)  route 0.489ns (83.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[53]/C
    SLICE_X22Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.489     0.588    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[53]
    SLICE_X23Y49         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X23Y49         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.447ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.580ns  (logic 0.094ns (16.207%)  route 0.486ns (83.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[46]/C
    SLICE_X20Y49         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[46]/Q
                         net (fo=1, routed)           0.486     0.580    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[46]
    SLICE_X20Y49         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X20Y49         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[46]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                 29.447    

Slack (MET) :             29.487ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.540ns  (logic 0.097ns (17.963%)  route 0.443ns (82.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[63]/C
    SLICE_X19Y54         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[63]/Q
                         net (fo=1, routed)           0.443     0.540    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[63]
    SLICE_X18Y54         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X18Y54         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 29.487    

Slack (MET) :             29.504ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.523ns  (logic 0.096ns (18.356%)  route 0.427ns (81.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X23Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.427     0.523    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X22Y48         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X22Y48         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 29.504    

Slack (MET) :             29.530ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.497ns  (logic 0.098ns (19.718%)  route 0.399ns (80.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X20Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.399     0.497    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X20Y49         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X20Y49         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                 29.530    

Slack (MET) :             29.537ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.490ns  (logic 0.096ns (19.592%)  route 0.394ns (80.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/C
    SLICE_X22Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.096 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.394     0.490    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[41]
    SLICE_X22Y50         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X22Y50         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 29.537    

Slack (MET) :             29.541ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.486ns  (logic 0.098ns (20.165%)  route 0.388ns (79.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[62]/C
    SLICE_X18Y53         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[62]/Q
                         net (fo=1, routed)           0.388     0.486    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[62]
    SLICE_X19Y53         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X19Y53         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                 29.541    

Slack (MET) :             29.544ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.483ns  (logic 0.095ns (19.669%)  route 0.388ns (80.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X24Y55         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.388     0.483    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X24Y56         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X24Y56         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 29.544    

Slack (MET) :             29.545ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk40_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.482ns  (logic 0.098ns (20.332%)  route 0.384ns (79.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[52]/C
    SLICE_X22Y49         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.384     0.482    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[52]
    SLICE_X22Y49         FDRE                                         r  zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X22Y49         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    30.027    zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                 29.545    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_zynq_soc_clk_wiz_0_0
  To Clock:  uncoreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.964ns  (logic 0.098ns (10.166%)  route 0.866ns (89.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y78                                      0.000     0.000 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y78         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.866     0.964    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y82         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X15Y82         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.961ns  (logic 0.096ns (9.990%)  route 0.865ns (90.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.865     0.961    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y98         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X38Y98         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.835ns  (logic 0.098ns (11.737%)  route 0.737ns (88.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100                                     0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y100        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.737     0.835    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y101        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X38Y101        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.721ns  (logic 0.096ns (13.315%)  route 0.625ns (86.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100                                     0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     0.721    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y103        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X40Y103        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.684ns  (logic 0.099ns (14.474%)  route 0.585ns (85.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y98         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.585     0.684    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y100        FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X38Y100        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.594ns  (logic 0.095ns (15.993%)  route 0.499ns (84.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.499     0.594    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X20Y89         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X20Y89         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.524ns  (logic 0.098ns (18.702%)  route 0.426ns (81.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.426     0.524    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X22Y93         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X22Y93         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.521ns  (logic 0.098ns (18.810%)  route 0.423ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60                                      0.000     0.000 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y60         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.423     0.521    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y60         FDRE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X18Y60         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.497ns  (logic 0.096ns (19.316%)  route 0.401ns (80.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88                                      0.000     0.000 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y88         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.401     0.497    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X21Y89         FDRE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X21Y89         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uncoreclk_zynq_soc_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.492ns  (logic 0.095ns (19.309%)  route 0.397ns (80.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42                                       0.000     0.000 r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y42          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.397     0.492    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y42          FDRE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X6Y42          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.694    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  6.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  clk27_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.152ns  (logic 0.093ns (8.073%)  route 1.059ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.059    75.613    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.613    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.152ns  (logic 0.093ns (8.073%)  route 1.059ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.059    75.613    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.613    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[5]/PRE
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.152ns  (logic 0.093ns (8.073%)  route 1.059ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.059    75.613    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDPE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDPE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.613    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.152ns  (logic 0.093ns (8.073%)  route 1.059ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.059    75.613    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.613    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.150ns  (logic 0.093ns (8.087%)  route 1.057ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.057    75.611    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.611    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.150ns  (logic 0.093ns (8.087%)  route 1.057ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.057    75.611    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.611    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.150ns  (logic 0.093ns (8.087%)  route 1.057ns (91.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 77.305 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.560ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         1.057    75.611    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y115        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.373    77.305    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y115        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.550    76.755    
                         clock uncertainty           -0.203    76.552    
    SLICE_X37Y115        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    76.480    hdmi_i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         76.480    
                         arrival time                         -75.611    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[1]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.076ns  (logic 0.093ns (8.643%)  route 0.983ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 77.299 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.560ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.983    75.537    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y114        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/txr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.367    77.299    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y114        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism             -0.550    76.749    
                         clock uncertainty           -0.203    76.546    
    SLICE_X37Y114        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    76.474    hdmi_i2c_config/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         76.474    
                         arrival time                         -75.537    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.076ns  (logic 0.093ns (8.643%)  route 0.983ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 77.299 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.560ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.983    75.537    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y114        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.367    77.299    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y114        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism             -0.550    76.749    
                         clock uncertainty           -0.203    76.546    
    SLICE_X37Y114        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    76.474    hdmi_i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         76.474    
                         arrival time                         -75.537    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (recovery check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk27_zynq_soc_clk_wiz_0_0 rise@73.333ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@70.000ns)
  Data Path Delay:        1.076ns  (logic 0.093ns (8.643%)  route 0.983ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 77.299 - 73.333 ) 
    Source Clock Delay      (SCD):    4.461ns = ( 74.461 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.383ns (routing 1.061ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.560ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     70.000    70.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    70.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895    71.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106    71.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261    72.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    72.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.383    74.461    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    74.554 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.983    75.537    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X37Y114        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    73.333 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    75.028    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.644    75.672 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.236    75.908    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    75.932 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         1.367    77.299    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X37Y114        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism             -0.550    76.749    
                         clock uncertainty           -0.203    76.546    
    SLICE_X37Y114        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    76.474    hdmi_i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         76.474    
                         arrival time                         -75.537    
  -------------------------------------------------------------------
                         slack                                  0.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/lut_index_reg[1]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.038ns (12.541%)  route 0.265ns (87.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.265     2.862    hdmi_i2c_config/rst
    SLICE_X39Y112        FDCE                                         f  hdmi_i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.887     1.865    hdmi_i2c_config/clk
    SLICE_X39Y112        FDCE                                         r  hdmi_i2c_config/lut_index_reg[1]/C
                         clock pessimism              0.404     2.269    
                         clock uncertainty            0.203     2.472    
    SLICE_X39Y112        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.452    hdmi_i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/lut_index_reg[4]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.038ns (12.541%)  route 0.265ns (87.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.265     2.862    hdmi_i2c_config/rst
    SLICE_X39Y112        FDCE                                         f  hdmi_i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.887     1.865    hdmi_i2c_config/clk
    SLICE_X39Y112        FDCE                                         r  hdmi_i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.404     2.269    
                         clock uncertainty            0.203     2.472    
    SLICE_X39Y112        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.452    hdmi_i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/lut_index_reg[5]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.038ns (12.541%)  route 0.265ns (87.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.265     2.862    hdmi_i2c_config/rst
    SLICE_X39Y112        FDCE                                         f  hdmi_i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.887     1.865    hdmi_i2c_config/clk
    SLICE_X39Y112        FDCE                                         r  hdmi_i2c_config/lut_index_reg[5]/C
                         clock pessimism              0.404     2.269    
                         clock uncertainty            0.203     2.472    
    SLICE_X39Y112        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.452    hdmi_i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X38Y116        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y116        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.457    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X38Y116        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y116        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.457    hdmi_i2c_config/i2c_master_top_m0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X38Y116        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y116        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.457    hdmi_i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X38Y116        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y116        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.457    hdmi_i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/i2c_master_top_m0/rst
    SLICE_X38Y116        FDCE                                         f  hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.892     1.870    hdmi_i2c_config/i2c_master_top_m0/clk
    SLICE_X38Y116        FDCE                                         r  hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism              0.404     2.274    
                         clock uncertainty            0.203     2.477    
    SLICE_X38Y116        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.457    hdmi_i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/lut_index_reg[0]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/rst
    SLICE_X39Y111        FDCE                                         f  hdmi_i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.887     1.865    hdmi_i2c_config/clk
    SLICE_X39Y111        FDCE                                         r  hdmi_i2c_config/lut_index_reg[0]/C
                         clock pessimism              0.404     2.269    
                         clock uncertainty            0.203     2.472    
    SLICE_X39Y111        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.452    hdmi_i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_i2c_config/lut_index_reg[2]/CLR
                            (removal check against rising-edge clock clk27_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@18.333ns period=36.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk27_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.038ns (11.692%)  route 0.287ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.203ns (routing 0.533ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.203     2.559    zynq_soc_i/hier_clkrst/uncorerst/U0/slowest_sync_clk
    SLICE_X39Y128        FDRE                                         r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.597 r  zynq_soc_i/hier_clkrst/uncorerst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=224, routed)         0.287     2.884    hdmi_i2c_config/rst
    SLICE_X39Y111        FDCE                                         f  hdmi_i2c_config/lut_index_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk27_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.959    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.978 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout4_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=112, routed)         0.887     1.865    hdmi_i2c_config/clk
    SLICE_X39Y111        FDCE                                         r  hdmi_i2c_config/lut_index_reg[2]/C
                         clock pessimism              0.404     2.269    
                         clock uncertainty            0.203     2.472    
    SLICE_X39Y111        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.452    hdmi_i2c_config/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_zynq_soc_clk_wiz_0_0
  To Clock:  coreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.098ns (6.469%)  route 1.417ns (93.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 11.186 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.974ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y21         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.417     5.792    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y61         FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.929    11.186    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X11Y61         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.415    10.771    
                         clock uncertainty           -0.064    10.706    
    SLICE_X11Y61         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    10.634    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.098ns (6.469%)  route 1.417ns (93.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 11.186 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.974ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y21         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.417     5.792    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y61         FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.929    11.186    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X11Y61         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.415    10.771    
                         clock uncertainty           -0.064    10.706    
    SLICE_X11Y61         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    10.634    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 11.178 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.974ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.921    11.178    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.366    10.811    
                         clock uncertainty           -0.064    10.747    
    SLICE_X13Y88         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    10.675    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 11.178 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.974ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.921    11.178    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.366    10.811    
                         clock uncertainty           -0.064    10.747    
    SLICE_X13Y88         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    10.675    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 11.182 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.974ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.925    11.182    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.366    10.815    
                         clock uncertainty           -0.064    10.751    
    SLICE_X13Y88         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    10.679    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 11.182 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.974ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.925    11.182    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.366    10.815    
                         clock uncertainty           -0.064    10.751    
    SLICE_X13Y88         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    10.679    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 11.182 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.974ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.925    11.182    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.366    10.815    
                         clock uncertainty           -0.064    10.751    
    SLICE_X13Y88         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    10.679    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.098ns (7.815%)  route 1.156ns (92.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 11.182 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.974ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X27Y97         FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.156     5.531    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y88         FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.925    11.182    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X13Y88         FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.366    10.815    
                         clock uncertainty           -0.064    10.751    
    SLICE_X13Y88         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    10.679    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.098ns (7.650%)  route 1.183ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 11.207 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.974ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y21         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.183     5.558    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y24         FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.950    11.207    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X15Y24         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.361    10.845    
                         clock uncertainty           -0.064    10.781    
    SLICE_X15Y24         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    10.709    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@6.667ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.098ns (7.650%)  route 1.183ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 11.207 - 6.667 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.071ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.974ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.045    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.073 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       2.204     4.277    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X11Y21         FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.375 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.183     5.558    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y24         FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     6.667 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695     8.362    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.006 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.233    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.257 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.950    11.207    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X15Y24         FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.361    10.845    
                         clock uncertainty           -0.064    10.781    
    SLICE_X15Y24         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    10.709    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.709    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  5.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.598ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.250     2.221    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.291     2.512    
    SLICE_X3Y48          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.492    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.598ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.250     2.221    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.291     2.512    
    SLICE_X3Y48          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.492    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.598ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.250     2.221    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.291     2.512    
    SLICE_X3Y48          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.492    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.598ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.250     2.221    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.291     2.512    
    SLICE_X3Y48          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.492    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.598ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.246     2.217    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.291     2.508    
    SLICE_X3Y48          FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     2.488    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.598ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.246     2.217    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.291     2.508    
    SLICE_X3Y48          FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.488    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.598ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.246     2.217    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.291     2.508    
    SLICE_X3Y48          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.488    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.098ns (routing 0.540ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.598ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.098     2.451    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.490 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.103     2.593    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y48          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.246     2.217    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y48          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.291     2.508    
    SLICE_X3Y48          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.488    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.108ns (routing 0.540ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.598ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.108     2.461    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X7Y43          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.500 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.091     2.591    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y43          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.240     2.211    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y43          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.291     2.502    
    SLICE_X6Y43          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.482    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock coreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - coreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.108ns (routing 0.540ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.598ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.336    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.353 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.108     2.461    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X7Y43          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.500 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.091     2.591    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X6Y43          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.952    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.971 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=18213, routed)       1.240     2.211    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X6Y43          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.291     2.502    
    SLICE_X6Y43          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.482    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.241ns (9.385%)  route 2.327ns (90.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 52.199 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.001ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.412     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.861    52.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.362    56.561    
                         clock uncertainty           -0.035    56.525    
    SLICE_X19Y161        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    56.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.453    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.294    

Slack (MET) :             47.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.241ns (9.385%)  route 2.327ns (90.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 52.199 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.001ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.412     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.861    52.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.362    56.561    
                         clock uncertainty           -0.035    56.525    
    SLICE_X19Y161        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    56.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.453    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                 47.294    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    

Slack (MET) :             47.348ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.241ns (9.571%)  route 2.277ns (90.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 52.203 - 50.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    4.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.001ns, distribution 0.909ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.001ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.353     5.653    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.910     6.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     6.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.915     7.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X36Y134        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.747 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.362     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X19Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849    51.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.865    52.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.362    56.565    
                         clock uncertainty           -0.035    56.529    
    SLICE_X19Y160        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    56.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.457    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.533ns (routing 0.000ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.001ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.533     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X9Y167         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.607     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y167         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.083     1.720    
    SLICE_X9Y167         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.803ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.533ns (routing 0.000ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.607ns (routing 0.001ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.533     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.105     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X9Y167         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.607     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X9Y167         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.083     1.720    
    SLICE_X9Y167         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.806ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.544ns (routing 0.000ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.544     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X11Y168        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.098     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.610     5.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.083     1.723    
    SLICE_X10Y168        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uncoreclk_zynq_soc_clk_wiz_0_0
  To Clock:  uncoreclk_zynq_soc_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.967ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDPE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.921    14.516    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.369    14.147    
                         clock uncertainty           -0.068    14.079    
    SLICE_X15Y83         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    14.007    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.967ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.921    14.516    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.369    14.147    
                         clock uncertainty           -0.068    14.079    
    SLICE_X15Y83         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    14.007    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.967ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.921    14.516    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.369    14.147    
                         clock uncertainty           -0.068    14.079    
    SLICE_X15Y83         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    14.007    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.967ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.925    14.520    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.369    14.151    
                         clock uncertainty           -0.068    14.083    
    SLICE_X15Y83         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    14.011    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.967ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.925    14.520    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.369    14.151    
                         clock uncertainty           -0.068    14.083    
    SLICE_X15Y83         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    14.011    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.967ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.925    14.520    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.369    14.151    
                         clock uncertainty           -0.068    14.083    
    SLICE_X15Y83         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    14.011    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.967ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.925    14.520    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.369    14.151    
                         clock uncertainty           -0.068    14.083    
    SLICE_X15Y83         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    14.011    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.098ns (7.704%)  route 1.174ns (92.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.169ns (routing 1.061ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.967ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.169     4.247    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X18Y87         FDPE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.345 f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.174     5.519    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X15Y83         FDCE                                         f  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.925    14.520    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X15Y83         FDCE                                         r  nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.369    14.151    
                         clock uncertainty           -0.068    14.083    
    SLICE_X15Y83         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    14.011    nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.011    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.098ns (8.983%)  route 0.993ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.061ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.967ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.198     4.276    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X6Y41          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.374 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.993     5.367    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y30          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.919    14.514    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y30          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.364    14.150    
                         clock uncertainty           -0.068    14.082    
    SLICE_X2Y30          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072    14.010    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@10.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.098ns (8.983%)  route 0.993ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.061ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.967ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.895     1.895    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.789 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.050    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.078 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       2.198     4.276    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X6Y41          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.374 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.993     5.367    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y30          FDCE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000    10.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.695    11.695    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.339 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.571    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.595 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.919    14.514    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X2Y30          FDCE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.364    14.150    
                         clock uncertainty           -0.068    14.082    
    SLICE_X2Y30          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    14.010    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  8.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.591ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.238     2.213    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.256     2.469    
    SLICE_X26Y100        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.449    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.591ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.238     2.213    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.256     2.469    
    SLICE_X26Y100        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.449    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.591ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.238     2.213    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.256     2.469    
    SLICE_X26Y100        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.449    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.591ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDCE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.238     2.213    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDCE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.256     2.469    
    SLICE_X26Y100        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.449    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.106ns (routing 0.533ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.591ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.106     2.462    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X4Y49          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.500 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.096     2.596    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X3Y49          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.240     2.215    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X3Y49          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.287     2.502    
    SLICE_X3Y49          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.482    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.106ns (routing 0.533ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.591ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.106     2.462    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X4Y49          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.500 f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.096     2.596    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X3Y49          FDPE                                         f  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.240     2.215    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X3Y49          FDPE                                         r  nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.287     2.502    
    SLICE_X3Y49          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.482    nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.591ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.234     2.209    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.256     2.465    
    SLICE_X26Y100        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.445    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.591ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.234     2.209    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.256     2.465    
    SLICE_X26Y100        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.445    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.591ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.234     2.209    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.256     2.465    
    SLICE_X26Y100        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.445    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock uncoreclk_zynq_soc_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns - uncoreclk_zynq_soc_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.097ns (routing 0.533ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.591ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.961     0.961    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.191 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.339    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.356 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.097     2.453    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.493 f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.069     2.562    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y100        FDPE                                         f  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uncoreclk_zynq_soc_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y53        BUFG_PS                      0.000     0.000 r  zynq_soc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.082     1.082    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.787 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.956    zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk_zynq_soc_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.975 r  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=15988, routed)       1.234     2.209    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y100        FDPE                                         r  nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.256     2.465    
    SLICE_X26Y100        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     2.445    nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.117    





