###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-NDA5VSL

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

@N|Running in 64-bit mode
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":39 - Attempted redefinition of package lfd2nx1.components
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":43 - Attempted redefinition of package lfd2nx2.components
Location map warning "C:\lscc\radiant\2024.2\synpbase\lib\vhd\location.map":49 - Attempted redefinition of package lfmxo5t1.components
@N:"C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\source\impl_1\iCE40_SWS.vhd":26:7:26:13|Top entity is set to iCE_SWS.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd'.
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd'.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 27 14:04:58 2025

###########################################################]
