{
  "design": {
    "design_info": {
      "boundary_crc": "0x340A45E905C702F2",
      "device": "xcku5p-ffvb676-2-e",
      "gen_directory": "../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign",
      "name": "MainDesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "CommandProcessor_0": "",
      "MemorySystem": {
        "ZStencilReadResponses": "",
        "ScanoutReadResponses": "",
        "IBCacheReadResponses": "",
        "PacketDMAReadRequestsFIFO": "",
        "CommandProcReadResponses": "",
        "ZStencilReadRequestsFIFO": "",
        "CommandProcReadRequestsFIFO": "",
        "PacketDMAReadResponses": "",
        "MemoryController_0": "",
        "ZStencilWriteRequestsFIFO": "",
        "ROPWriteRequestsFIFO": "",
        "TexFetchReadRequestsFIFO": "",
        "PacketDMAWriteRequestsFIFO": "",
        "ScanoutReadRequestsFIFO": "",
        "ROPReadResponses": "",
        "VBCacheReadResponses": "",
        "ddr4_0": "",
        "TexFetchReadResponses": "",
        "CommandProcWriteRequestsFIFO": "",
        "ClearBlockWriteRequestsFIFO": "",
        "ROPReadRequestsFIFO": "",
        "IBCacheReadRequestsFIFO": "",
        "VBCacheReadRequestsFIFO": "",
        "mem_sys_reset": "",
        "ResetN_UntilClockLocked": "",
        "constant_always_locked": "",
        "StatsWriteRequestsFIFO": ""
      },
      "VertexBatchBuilder": "",
      "VBB_StateBlock": "",
      "dbg_use_const_output": "",
      "VBB_FIFO": "",
      "IndexBufferCache_0": "",
      "ShaderCoreSystem": {
        "FloatALU_0": "",
        "FloatALU_1": "",
        "ConstantBuffer_BRAM": "",
        "FloatALU_2": "",
        "FloatALU_3": "",
        "UNORM8ToFloat": "",
        "InstructionCache": "",
        "VB_Cache": "",
        "ShaderCore_0": "",
        "VertexStreamCache": "",
        "ConstantBuffer": "",
        "GPRQuadSystem": {
          "SDP_BRAM5": "",
          "SDP_BRAM6": "",
          "SDP_BRAM7": "",
          "SDP_BRAM0": "",
          "SDP_BRAM1": "",
          "SDP_BRAM2": "",
          "SDP_BRAM3": "",
          "SDP_BRAM4": "",
          "GPRQuad2_0": ""
        }
      },
      "VBO_FIFO": "",
      "VBO_INDEX_FIFO": "",
      "InputAssembler2_0": "",
      "InputAssemblerStateBlock": "",
      "ClipUnit_0": "",
      "ClipUnitStateBlock": "",
      "CLIP_FPU_ADD_0": "",
      "CLIP_FPU_ADD_1": "",
      "CLIP_FPU_MUL_0": "",
      "CLIP_FPU_MUL_1": "",
      "CLIP_FPU_SPEC_0": "",
      "TriSetup_0": "",
      "TriSetupStateBlock": "",
      "TRISETUP_FPU_ADD": "",
      "TRISETUP_FPU_MUL": "",
      "TRISETUP_FPU_SPEC": "",
      "TRISETUP_FPU_CNV": "",
      "placeholder_texcfg": "",
      "Rasterizer_0": "",
      "rast_out_fifo": "",
      "TriWorkCache2_0": "",
      "DINTERP_TRIDATA_FIFO": "",
      "ATTRINTERP_TRIDATA_FIFO": "",
      "DepthInterpolator_0": "",
      "DepthInterpStateBlock": "",
      "DINTERP_FPU_MUL": "",
      "DINTERP_FPU_CNV0": "",
      "DINTERP_FPU_CNV1": "",
      "DINTERP_FPU_SPEC": "",
      "DepthBuffer_0": "",
      "DepthBuffer_URAM": "",
      "ATTR_FIFO": "",
      "AttrInterpolator_0": "",
      "AttrInterpStateBlock": "",
      "AttrInterp_FPU_MUL": "",
      "AttrInterp_FPU_CNV0": "",
      "AttrInterp_FPU_CNV1": "",
      "TEXSAMP_FIFO": "",
      "TexSample_0": "",
      "TextureCache_128x128x32bits": "",
      "TexSampleStateBlock": "",
      "ROP_FIFO": "",
      "ROP_0": "",
      "ROPStateBlock": "",
      "ClearBlock_0": "",
      "ScanoutSystem": {
        "CDC_Command_Scanout": "",
        "HSyncPolarity": "",
        "dvid_0": "",
        "VSyncPolarity": "",
        "ScanOutController": "",
        "obuf_outputs_0": "",
        "scanout_clk_25_175_x10": ""
      },
      "StatsSystem": {
        "StatsDataCache": "",
        "StatsWriteOrderNibblesFIFO": "",
        "StatsDataSampler_0": "",
        "StatsCollector_0": ""
      },
      "NetworkPacketSystem": {
        "clk_333_250_to_10_0": "",
        "EthernetMDIOController": "",
        "ValidPacketsFIFO": "",
        "SGMII_PHY_Bringup_MDIO": "",
        "CDC_EthernetController1": "",
        "NetProtoSendRetransmitBRAM": "",
        "ClockDividerx4_10_to_2_5": "",
        "NetProtoPacketProcessor": "",
        "ReturnPacketsFIFO": "",
        "CDC_EthernetController0": "",
        "recv_pkt_header_fifo": "",
        "recv_pkt_data_fifo": "",
        "send_pkt_header_fifo": "",
        "send_pkt_data_fifo": "",
        "DoNotReset": "",
        "pkt_recv_scratch_mem": "",
        "EthernetController3_0": "",
        "gig_ethernet_pcs_pma_0": ""
      },
      "ila_0": "",
      "ila_1": "",
      "ila_2": "",
      "DbgPixelMessages_RAST": "",
      "DbgPixelMessages_DINTERP": "",
      "DbgPixelMessages_INTERP": "",
      "DbgPixelMessages_TEXSAMP": "",
      "vio_DbgPixels": "",
      "INTERP_ila": "",
      "TRISETUP_ILA": "",
      "AlwaysEnable": ""
    },
    "interface_ports": {
      "default_sysclk1_300": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "default_sysclk1_300_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "default_sysclk1_300_clk_p",
            "direction": "I"
          }
        }
      },
      "ddr4_sdram_075": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "14",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-075E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "750",
            "value_src": "user_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "ddr4_sdram_075_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "ddr4_sdram_075_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_sdram_075_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_sdram_075_bg",
            "direction": "O"
          },
          "CK_C": {
            "physical_name": "ddr4_sdram_075_ck_c",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddr4_sdram_075_ck_t",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "ddr4_sdram_075_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "ddr4_sdram_075_cs_n",
            "direction": "O"
          },
          "DM_N": {
            "physical_name": "ddr4_sdram_075_dm_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr4_sdram_075_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_sdram_075_dqs_c",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_sdram_075_dqs_t",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_sdram_075_odt",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr4_sdram_075_reset_n",
            "direction": "O"
          }
        }
      },
      "mdio_mdc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "mdio_mdc_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "mdio_mdc_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "mdio_mdc_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "mdio_mdc_mdio_t",
            "direction": "O"
          }
        }
      },
      "sgmii_lvds": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "RXN": {
            "physical_name": "sgmii_lvds_rxn",
            "direction": "I"
          },
          "RXP": {
            "physical_name": "sgmii_lvds_rxp",
            "direction": "I"
          },
          "TXN": {
            "physical_name": "sgmii_lvds_txn",
            "direction": "O"
          },
          "TXP": {
            "physical_name": "sgmii_lvds_txp",
            "direction": "O"
          }
        }
      },
      "sgmii_phyclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "625000000"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sgmii_phyclk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "sgmii_phyclk_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "tmds_blue_p": {
        "direction": "O"
      },
      "tmds_blue_n": {
        "direction": "O"
      },
      "tmds_green_p": {
        "direction": "O"
      },
      "tmds_green_n": {
        "direction": "O"
      },
      "tmds_red_p": {
        "direction": "O"
      },
      "tmds_red_n": {
        "direction": "O"
      },
      "tmds_cl_p": {
        "direction": "O"
      },
      "tmds_cl_n": {
        "direction": "O"
      }
    },
    "components": {
      "CommandProcessor_0": {
        "vlnv": "xilinx.com:module_ref:CommandProcessor:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_CommandProcessor_0_0",
        "xci_path": "ip\\MainDesign_CommandProcessor_0_0\\MainDesign_CommandProcessor_0_0.xci",
        "inst_hier_path": "CommandProcessor_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CommandProcessor",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "validPacketsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "validPacketsFIFO_rd_data",
                "direction": "I",
                "left": "87",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "validPacketsFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "validPacketsFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "validPacketsFIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "returnPacketsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "returnPacketsFIFO_wr_data",
                "direction": "O",
                "left": "87",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "returnPacketsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "returnPacketsFIFO_full",
                "direction": "I"
              }
            }
          },
          "CommandProcReadRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "CommandProcReadRequestsFIFO_wr_data",
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "CommandProcReadRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "CommandProcReadRequestsFIFO_full",
                "direction": "I"
              }
            }
          },
          "CommandProcReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "CommandProcReadResponsesFIFO_rd_data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "CommandProcReadResponsesFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "CommandProcReadResponsesFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "CommandProcReadResponsesFIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "CommandProcWriteRequests": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "CommandProcWriteRequestsFIFO_wr_data",
                "direction": "O",
                "left": "293",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "CommandProcWriteRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "CommandProcWriteRequestsFIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "CommandProcReadRequestsFIFO:CommandProcReadResponses:CommandProcWriteRequests:validPacketsFIFO:returnPacketsFIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "CMD_VS_Idle": {
            "direction": "I"
          },
          "CMD_IA_Idle": {
            "direction": "I"
          },
          "CMD_Clip_Idle": {
            "direction": "I"
          },
          "CMD_TriSetup_Idle": {
            "direction": "I"
          },
          "CMD_Rasterizer_Idle": {
            "direction": "I"
          },
          "CMD_DepthInterpolator_Idle": {
            "direction": "I"
          },
          "CMD_Depth_Idle": {
            "direction": "I"
          },
          "CMD_AttrInterpolator_Idle": {
            "direction": "I"
          },
          "CMD_TexSampler_Idle": {
            "direction": "I"
          },
          "CMD_ROP_Idle": {
            "direction": "I"
          },
          "CMD_ClearBlock_Idle": {
            "direction": "I"
          },
          "CMD_MemController_Idle": {
            "direction": "I"
          },
          "CMD_VSync": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_VBB": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_VS": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_RASTOUT": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_ATTR": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_TEXSAMP": {
            "direction": "I"
          },
          "CMD_FIFO_EMPTY_ROP": {
            "direction": "I"
          },
          "SHADER_IsReadyForCommand": {
            "direction": "I"
          },
          "SHADER_InCommand": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SHADER_LoadProgramAddr": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "SHADER_LoadProgramLen": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SHADER_SetConstantIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "SHADER_SetConstantData": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "SHADER_SetNumVertexStreams": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SHADER_SetVertexStreamID": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SHADER_SetVertexStreamDWORDCount": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SHADER_SetVertexStreamIsD3DCOLOR": {
            "direction": "O"
          },
          "SHADER_SetVertexStreamShaderRegIndex": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SHADER_SetVertexStreamDWORDStride": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "SHADER_SetVertexStreamDWORDOffset": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "SHADER_ReadRegisterOutRequest": {
            "direction": "O"
          },
          "SHADER_ReadRegisterOutDataReady": {
            "direction": "I"
          },
          "SHADER_ReadRegisterOutData": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "IA_SetNewState": {
            "direction": "O"
          },
          "IA_EndFrameReset": {
            "direction": "O"
          },
          "IA_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "IA_NewStateBits": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "IA_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VBB_SendCommand": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "VBB_CommandArg0": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "VBB_CommandArg1": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "VBB_CommandArg2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VBB_NewDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VBB_ReadyState": {
            "direction": "I"
          },
          "VBB_SetNewState": {
            "direction": "O"
          },
          "VBB_EndFrameReset": {
            "direction": "O"
          },
          "VBB_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "VBB_NewStateBits": {
            "direction": "O",
            "left": "34",
            "right": "0"
          },
          "VBB_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CLIP_SetNewState": {
            "direction": "O"
          },
          "CLIP_EndFrameReset": {
            "direction": "O"
          },
          "CLIP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CLIP_NewStateBits": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "CLIP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_SetNewState": {
            "direction": "O"
          },
          "TRISETUP_EndFrameReset": {
            "direction": "O"
          },
          "TRISETUP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "TRISETUP_NewStateBits": {
            "direction": "O",
            "left": "191",
            "right": "0"
          },
          "TRISETUP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DINTERP_STAT_CountDepthOnlyPixelsPassed": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DINTERP_SetNewState": {
            "direction": "O"
          },
          "DINTERP_EndFrameReset": {
            "direction": "O"
          },
          "DINTERP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "DINTERP_NewStateBits": {
            "direction": "O",
            "left": "76",
            "right": "0"
          },
          "DINTERP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DEPTH_ClearDepthBuffer": {
            "direction": "O"
          },
          "DEPTH_ClearDepthValue": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DEPTH_ClearStencilBuffer": {
            "direction": "O"
          },
          "DEPTH_ClearStencilValue": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "INTERP_SetNewState": {
            "direction": "O"
          },
          "INTERP_EndFrameReset": {
            "direction": "O"
          },
          "INTERP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "INTERP_NewStateBits": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "INTERP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TEXSAMP_SetNewState": {
            "direction": "O"
          },
          "TEXSAMP_EndFrameReset": {
            "direction": "O"
          },
          "TEXSAMP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "TEXSAMP_NewStateBits": {
            "direction": "O",
            "left": "73",
            "right": "0"
          },
          "TEXSAMP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ROP_SetClearColor": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ROP_ClearSignal": {
            "direction": "O"
          },
          "ROP_ClearSignalAck": {
            "direction": "I"
          },
          "ROP_FlushCacheSignal": {
            "direction": "O"
          },
          "ROP_FlushCacheAck": {
            "direction": "I"
          },
          "ROP_STAT_CountPixelsPassed": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_STAT_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ROP_SetNewState": {
            "direction": "O"
          },
          "ROP_EndFrameReset": {
            "direction": "O"
          },
          "ROP_NumFreeSlots": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ROP_NewStateBits": {
            "direction": "O",
            "left": "100",
            "right": "0"
          },
          "ROP_NewStateDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "SCANOUT_RenderTargetBaseAddr": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "SCANOUT_ScanEnable": {
            "direction": "O"
          },
          "SCANOUT_InvertOutputColor": {
            "direction": "O"
          },
          "SCANOUT_OutputColorChannels": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "CLEAR_ClearBlockBeginSignal": {
            "direction": "O"
          },
          "CLEAR_BaseRenderTargetAddr": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "CLEAR_ClearColorRGBA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLEAR_ClearDRAMLineCount": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAT_PresentSignal": {
            "direction": "O"
          },
          "STAT_SetNewStatsConfig": {
            "direction": "O"
          },
          "STAT_WriteFrameStatsAddress": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "STAT_EnableEventTimestamps": {
            "direction": "O"
          },
          "STAT_WriteEventTimestampsAddress": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "STAT_WriteEventTimestampOrders": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "STAT_CountTimestampsMemoryWrites": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAT_CountTimestampsOrdersMemoryWrites": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAT_StatsSaveComplete": {
            "direction": "I"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentCommandIndex": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_CMDPACKETSTATE": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_LAST_IN_PACKET": {
            "direction": "O",
            "left": "87",
            "right": "0"
          },
          "DBG_LAST_OUT_PACKET": {
            "direction": "O",
            "left": "87",
            "right": "0"
          },
          "DBG_LAST_READ_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_LAST_WRITE_ADDR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_LAST_WRITE_DATA": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "DBG_IdleSignalsVector": {
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "DBG_CurrentDrawGeneration": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MemorySystem": {
        "interface_ports": {
          "CommandProcReadResponses": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "CommandProcReadRequests": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "default_sysclk1_300": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "ddr4_sdram_075": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "CommandProcWriteRequests": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "IBCacheReadRequests": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "IBCacheReadResponses": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "VBCacheReadRequests": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "VBCacheReadResponses": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "TexSampReadRequests": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "TexSampReadResponses": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_WRITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_READ": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_WRITE1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_WRITE2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_WRITE3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_READ1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "FIFO_WRITE4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "c0_ddr4_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "outResetn": {
            "type": "rst",
            "direction": "O"
          },
          "CMD_MemoryControllerIsIdle": {
            "direction": "O"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "addn_ui_clkout1": {
            "type": "clk",
            "direction": "O"
          },
          "ScanoutClk_x10": {
            "type": "clk",
            "direction": "I"
          },
          "STAT_MemReadCyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemReadCyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemWriteCyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemWriteCyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemReadCountBytesTransferred": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemReadCountTransactions": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemReadCountNonScanoutBytesTransferred": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemReadCountNonScanoutTransactions": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemWriteCountBytesTransferred": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_MemWriteCountTransactions": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "ZStencilReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ScanoutReadResponses_0",
            "xci_path": "ip\\MainDesign_ScanoutReadResponses_0\\MainDesign_ScanoutReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/ZStencilReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ScanoutReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ScanoutReadRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_ScanoutReadRequestsFIFO_0\\MainDesign_ScanoutReadRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/ScanoutReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Read_Clock_Frequency": {
                "value": "250"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              },
              "Write_Clock_Frequency": {
                "value": "333"
              }
            }
          },
          "IBCacheReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_VBCacheReadResponses_0",
            "xci_path": "ip\\MainDesign_VBCacheReadResponses_0\\MainDesign_VBCacheReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/IBCacheReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "PacketDMAReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_IBCacheReadRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_IBCacheReadRequestsFIFO_0\\MainDesign_IBCacheReadRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/PacketDMAReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "CommandProcReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ZStencilReadResponses_0",
            "xci_path": "ip\\MainDesign_ZStencilReadResponses_0\\MainDesign_ZStencilReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/CommandProcReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ZStencilReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ScanoutReadRequestsFIFO_1",
            "xci_path": "ip\\MainDesign_ScanoutReadRequestsFIFO_1\\MainDesign_ScanoutReadRequestsFIFO_1.xci",
            "inst_hier_path": "MemorySystem/ZStencilReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "CommandProcReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ZStencilReadRequestsFIFO_1",
            "xci_path": "ip\\MainDesign_ZStencilReadRequestsFIFO_1\\MainDesign_ZStencilReadRequestsFIFO_1.xci",
            "inst_hier_path": "MemorySystem/CommandProcReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "PacketDMAReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_IBCacheReadResponses_0",
            "xci_path": "ip\\MainDesign_IBCacheReadResponses_0\\MainDesign_IBCacheReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/PacketDMAReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "MemoryController_0": {
            "vlnv": "xilinx.com:module_ref:MemoryController:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_MemoryController_0_0",
            "xci_path": "ip\\MainDesign_MemoryController_0_0\\MainDesign_MemoryController_0_0.xci",
            "inst_hier_path": "MemorySystem/MemoryController_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "MemoryController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "30",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "256",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x3FFFFFFF",
                  "width": "30"
                },
                "bd_attributes": {
                  "TYPE": {
                    "value": "END_POINT",
                    "value_src": "auto"
                  }
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "29",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "29",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "M_AXI_RID",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "ScanoutReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ScanoutReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ScanoutReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ScanoutReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ScanoutReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "ScanoutReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "ScanoutReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "ScanoutReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "ScanoutReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ZStencilReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ZStencilReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ZStencilReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ZStencilReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ZStencilReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "ZStencilReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "ZStencilReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "ZStencilReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "ZStencilReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ZStencilWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ZStencilWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ZStencilWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ZStencilWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ZStencilWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "CommandProcReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "CommandProcReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "CommandProcReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "CommandProcReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "CommandProcReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "CommandProcReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "CommandProcReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "CommandProcReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "CommandProcReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "CommandProcWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "CommandProcWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "CommandProcWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "CommandProcWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "CommandProcWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "VBCacheReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "VBCacheReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "VBCacheReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "VBCacheReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "VBCacheReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "VBCacheReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "VBCacheReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "VBCacheReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "VBCacheReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "IBCacheReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "IBCacheReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "IBCacheReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "IBCacheReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "IBCacheReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "IBCacheReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "IBCacheReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "IBCacheReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "IBCacheReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "PacketDMAReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "PacketDMAReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "PacketDMAReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "PacketDMAReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "PacketDMAReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "PacketDMAReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "PacketDMAReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "PacketDMAReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "PacketDMAReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "PacketDMAWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "PacketDMAWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "PacketDMAWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "PacketDMAWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "PacketDMAWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "TexFetchReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "TexFetchReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "TexFetchReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "TexFetchReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "TexFetchReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "TexFetchReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "TexFetchReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "TexFetchReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "TexFetchReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ROPReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ROPReadRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ROPReadRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ROPReadRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ROPReadRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "ROPReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "ROPReadResponsesFIFO_wr_data",
                    "direction": "O",
                    "left": "255",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "ROPReadResponsesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "ROPReadResponsesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ROPWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ROPWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ROPWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ROPWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ROPWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "ClearBlockWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "ClearBlockWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "ClearBlockWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "ClearBlockWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "ClearBlockWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "StatsWriteRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "StatsWriteRequestsFIFO_rd_data",
                    "direction": "I",
                    "left": "293",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "StatsWriteRequestsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "StatsWriteRequestsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "StatsWriteRequestsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI:ScanoutReadRequests:ScanoutReadResponses:ZStencilReadRequests:ZStencilReadResponses:ZStencilWriteRequests:CommandProcReadRequests:CommandProcReadResponses:CommandProcWriteRequests:VBCacheReadRequests:VBCacheReadResponses:IBCacheReadRequests:IBCacheReadResponses:PacketDMAReadRequests:PacketDMAReadResponses:PacketDMAWriteRequests:TexFetchReadRequests:TexFetchReadResponses:ROPReadRequests:ROPReadResponses:ROPWriteRequests:ClearBlockWriteRequests:StatsWriteRequests",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "M_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "c0_init_calib_complete": {
                "direction": "I"
              },
              "CMD_MemoryControllerIsIdle": {
                "direction": "O"
              },
              "STAT_MemReadCyclesIdle": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemReadCyclesSpentWorking": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemWriteCyclesIdle": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemWriteCyclesSpentWorking": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemReadCountBytesTransferred": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemReadCountTransactions": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemReadCountNonScanoutBytesTransferred": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemReadCountNonScanoutTransactions": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemWriteCountBytesTransferred": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_MemWriteCountTransactions": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_ReadControlState": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_WriteControlState": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_ScanoutReadRequests_Empty": {
                "direction": "O"
              },
              "DBG_ScanoutReadResponses_Full": {
                "direction": "O"
              },
              "DBG_ScanoutReadRequests_rd_en": {
                "direction": "O"
              },
              "DBG_LastWriteAddress": {
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "DBG_LastWriteData": {
                "direction": "O",
                "left": "255",
                "right": "0"
              },
              "DBG_LastWriteDataDWORDEnables": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_LastWriteMemoryClientIndex": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_LastReadAddress": {
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "DBG_LastReadMemoryClientIndex": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_ReadRequestsEmptyBitmask": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_WriteRequestsEmptyBitmask": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "DBG_ReadResponsesFullBitmask": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "1G",
                  "width": "256"
                }
              }
            }
          },
          "ZStencilWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ZStencilReadRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_ZStencilReadRequestsFIFO_0\\MainDesign_ZStencilReadRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/ZStencilWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ROPWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_CommandProcWriteRequestsFIFO_1",
            "xci_path": "ip\\MainDesign_CommandProcWriteRequestsFIFO_1\\MainDesign_CommandProcWriteRequestsFIFO_1.xci",
            "inst_hier_path": "MemorySystem/ROPWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "TexFetchReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_VBCacheReadRequestsFIFO_1",
            "xci_path": "ip\\MainDesign_VBCacheReadRequestsFIFO_1\\MainDesign_VBCacheReadRequestsFIFO_1.xci",
            "inst_hier_path": "MemorySystem/TexFetchReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "PacketDMAWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_CommandProcWriteRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_CommandProcWriteRequestsFIFO_0\\MainDesign_CommandProcWriteRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/PacketDMAWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ScanoutReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_fifo_generator_0_0",
            "xci_path": "ip\\MainDesign_fifo_generator_0_0\\MainDesign_fifo_generator_0_0.xci",
            "inst_hier_path": "MemorySystem/ScanoutReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Read_Clock_Frequency": {
                "value": "333"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              },
              "Write_Clock_Frequency": {
                "value": "250"
              }
            }
          },
          "ROPReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_TexFetchReadResponses_0",
            "xci_path": "ip\\MainDesign_TexFetchReadResponses_0\\MainDesign_TexFetchReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/ROPReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "VBCacheReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_CommandProcReadResponses_0",
            "xci_path": "ip\\MainDesign_CommandProcReadResponses_0\\MainDesign_CommandProcReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/VBCacheReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "ip_revision": "28",
            "xci_name": "MainDesign_ddr4_0_0",
            "xci_path": "ip\\MainDesign_ddr4_0_0\\MainDesign_ddr4_0_0.xci",
            "inst_hier_path": "MemorySystem/ddr4_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "250"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_sysclk1_300"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_075"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "1G",
                      "width": "30",
                      "usage": "memory",
                      "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                      "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                    }
                  }
                }
              }
            }
          },
          "TexFetchReadResponses": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_PacketDMAReadResponses_0",
            "xci_path": "ip\\MainDesign_PacketDMAReadResponses_0\\MainDesign_PacketDMAReadResponses_0.xci",
            "inst_hier_path": "MemorySystem/TexFetchReadResponses",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "CommandProcWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ZStencilWriteRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_ZStencilWriteRequestsFIFO_0\\MainDesign_ZStencilWriteRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/CommandProcWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ClearBlockWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ROPWriteRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_ROPWriteRequestsFIFO_0\\MainDesign_ROPWriteRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/ClearBlockWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "ROPReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_VBCacheReadRequestsFIFO_2",
            "xci_path": "ip\\MainDesign_VBCacheReadRequestsFIFO_2\\MainDesign_VBCacheReadRequestsFIFO_2.xci",
            "inst_hier_path": "MemorySystem/ROPReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "IBCacheReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_VBCacheReadRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_VBCacheReadRequestsFIFO_0\\MainDesign_VBCacheReadRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/IBCacheReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "VBCacheReadRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_CommandProcReadRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_CommandProcReadRequestsFIFO_0\\MainDesign_CommandProcReadRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/VBCacheReadRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "30"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          },
          "mem_sys_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "MainDesign_proc_sys_reset_0_0",
            "xci_path": "ip\\MainDesign_proc_sys_reset_0_0\\MainDesign_proc_sys_reset_0_0.xci",
            "inst_hier_path": "MemorySystem/mem_sys_reset",
            "has_run_ip_tcl": "true"
          },
          "ResetN_UntilClockLocked": {
            "vlnv": "xilinx.com:module_ref:ResetN_UntilClockLocked:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_ResetN_UntilClockLoc_0_1",
            "xci_path": "ip\\MainDesign_ResetN_UntilClockLoc_0_1\\MainDesign_ResetN_UntilClockLoc_0_1.xci",
            "inst_hier_path": "MemorySystem/ResetN_UntilClockLocked",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ResetN_UntilClockLocked",
              "boundary_crc": "0x0"
            },
            "ports": {
              "inResetp": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "locked": {
                "direction": "I"
              },
              "outResetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "constant_always_locked": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0"
          },
          "StatsWriteRequestsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_ClearBlockWriteRequestsFIFO_0",
            "xci_path": "ip\\MainDesign_ClearBlockWriteRequestsFIFO_0\\MainDesign_ClearBlockWriteRequestsFIFO_0.xci",
            "inst_hier_path": "MemorySystem/StatsWriteRequestsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "294"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "CommandProcessor_0_CommandProcReadRequestsFIFO": {
            "interface_ports": [
              "CommandProcReadRequests",
              "CommandProcReadRequestsFIFO/FIFO_WRITE"
            ]
          },
          "CommandProcessor_0_CommandProcReadResponses": {
            "interface_ports": [
              "CommandProcReadResponses",
              "CommandProcReadResponses/FIFO_READ"
            ]
          },
          "CommandProcessor_0_CommandProcWriteRequests": {
            "interface_ports": [
              "CommandProcWriteRequests",
              "CommandProcWriteRequestsFIFO/FIFO_WRITE"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "IBCacheReadRequestsFIFO/FIFO_WRITE",
              "IBCacheReadRequests"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "IBCacheReadResponses/FIFO_READ",
              "IBCacheReadResponses"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "VBCacheReadRequestsFIFO/FIFO_WRITE",
              "VBCacheReadRequests"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "VBCacheReadResponses/FIFO_READ",
              "VBCacheReadResponses"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "TexFetchReadRequestsFIFO/FIFO_WRITE",
              "TexSampReadRequests"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "TexFetchReadResponses/FIFO_READ",
              "TexSampReadResponses"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "ROPReadRequestsFIFO/FIFO_WRITE",
              "FIFO_WRITE"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "ROPReadResponses/FIFO_READ",
              "FIFO_READ"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "ROPWriteRequestsFIFO/FIFO_WRITE",
              "FIFO_WRITE1"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "ClearBlockWriteRequestsFIFO/FIFO_WRITE",
              "FIFO_WRITE2"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "ScanoutReadRequestsFIFO/FIFO_WRITE",
              "FIFO_WRITE3"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "ScanoutReadResponses/FIFO_READ",
              "FIFO_READ1"
            ]
          },
          "Conn13": {
            "interface_ports": [
              "StatsWriteRequestsFIFO/FIFO_WRITE",
              "FIFO_WRITE4"
            ]
          },
          "MemoryController_0_ClearBlockWriteRequests": {
            "interface_ports": [
              "ClearBlockWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/ClearBlockWriteRequests"
            ]
          },
          "MemoryController_0_CommandProcReadRequests": {
            "interface_ports": [
              "CommandProcReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/CommandProcReadRequests"
            ]
          },
          "MemoryController_0_CommandProcReadResponses": {
            "interface_ports": [
              "CommandProcReadResponses/FIFO_WRITE",
              "MemoryController_0/CommandProcReadResponses"
            ]
          },
          "MemoryController_0_CommandProcWriteRequests": {
            "interface_ports": [
              "CommandProcWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/CommandProcWriteRequests"
            ]
          },
          "MemoryController_0_IBCacheReadRequests": {
            "interface_ports": [
              "IBCacheReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/IBCacheReadRequests"
            ]
          },
          "MemoryController_0_IBCacheReadResponses": {
            "interface_ports": [
              "IBCacheReadResponses/FIFO_WRITE",
              "MemoryController_0/IBCacheReadResponses"
            ]
          },
          "MemoryController_0_M_AXI": {
            "interface_ports": [
              "MemoryController_0/M_AXI",
              "ddr4_0/C0_DDR4_S_AXI"
            ]
          },
          "MemoryController_0_PacketDMAReadRequests": {
            "interface_ports": [
              "PacketDMAReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/PacketDMAReadRequests"
            ]
          },
          "MemoryController_0_PacketDMAReadResponses": {
            "interface_ports": [
              "PacketDMAReadResponses/FIFO_WRITE",
              "MemoryController_0/PacketDMAReadResponses"
            ]
          },
          "MemoryController_0_PacketDMAWriteRequests": {
            "interface_ports": [
              "PacketDMAWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/PacketDMAWriteRequests"
            ]
          },
          "MemoryController_0_ROPReadRequests": {
            "interface_ports": [
              "ROPReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/ROPReadRequests"
            ]
          },
          "MemoryController_0_ROPReadResponses": {
            "interface_ports": [
              "ROPReadResponses/FIFO_WRITE",
              "MemoryController_0/ROPReadResponses"
            ]
          },
          "MemoryController_0_ROPWriteRequests": {
            "interface_ports": [
              "ROPWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/ROPWriteRequests"
            ]
          },
          "MemoryController_0_ScanoutReadRequests": {
            "interface_ports": [
              "ScanoutReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/ScanoutReadRequests"
            ]
          },
          "MemoryController_0_ScanoutReadResponses": {
            "interface_ports": [
              "ScanoutReadResponses/FIFO_WRITE",
              "MemoryController_0/ScanoutReadResponses"
            ]
          },
          "MemoryController_0_StatsWriteRequests": {
            "interface_ports": [
              "StatsWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/StatsWriteRequests"
            ]
          },
          "MemoryController_0_TexFetchReadRequests": {
            "interface_ports": [
              "TexFetchReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/TexFetchReadRequests"
            ]
          },
          "MemoryController_0_TexFetchReadResponses": {
            "interface_ports": [
              "TexFetchReadResponses/FIFO_WRITE",
              "MemoryController_0/TexFetchReadResponses"
            ]
          },
          "MemoryController_0_VBCacheReadRequests": {
            "interface_ports": [
              "VBCacheReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/VBCacheReadRequests"
            ]
          },
          "MemoryController_0_VBCacheReadResponses": {
            "interface_ports": [
              "VBCacheReadResponses/FIFO_WRITE",
              "MemoryController_0/VBCacheReadResponses"
            ]
          },
          "MemoryController_0_ZStencilReadRequests": {
            "interface_ports": [
              "ZStencilReadRequestsFIFO/FIFO_READ",
              "MemoryController_0/ZStencilReadRequests"
            ]
          },
          "MemoryController_0_ZStencilReadResponses": {
            "interface_ports": [
              "MemoryController_0/ZStencilReadResponses",
              "ZStencilReadResponses/FIFO_WRITE"
            ]
          },
          "MemoryController_0_ZStencilWriteRequests": {
            "interface_ports": [
              "ZStencilWriteRequestsFIFO/FIFO_READ",
              "MemoryController_0/ZStencilWriteRequests"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4_sdram_075",
              "ddr4_0/C0_DDR4"
            ]
          },
          "default_sysclk1_300_1": {
            "interface_ports": [
              "default_sysclk1_300",
              "ddr4_0/C0_SYS_CLK"
            ]
          }
        },
        "nets": {
          "MemoryController_0_CMD_MemoryControllerIsIdle": {
            "ports": [
              "MemoryController_0/CMD_MemoryControllerIsIdle",
              "CMD_MemoryControllerIsIdle"
            ]
          },
          "MemoryController_0_STAT_MemReadCountBytesTransferred": {
            "ports": [
              "MemoryController_0/STAT_MemReadCountBytesTransferred",
              "STAT_MemReadCountBytesTransferred"
            ]
          },
          "MemoryController_0_STAT_MemReadCountNonScanoutBytesTransferred": {
            "ports": [
              "MemoryController_0/STAT_MemReadCountNonScanoutBytesTransferred",
              "STAT_MemReadCountNonScanoutBytesTransferred"
            ]
          },
          "MemoryController_0_STAT_MemReadCountNonScanoutTransactions": {
            "ports": [
              "MemoryController_0/STAT_MemReadCountNonScanoutTransactions",
              "STAT_MemReadCountNonScanoutTransactions"
            ]
          },
          "MemoryController_0_STAT_MemReadCountTransactions": {
            "ports": [
              "MemoryController_0/STAT_MemReadCountTransactions",
              "STAT_MemReadCountTransactions"
            ]
          },
          "MemoryController_0_STAT_MemReadCyclesIdle": {
            "ports": [
              "MemoryController_0/STAT_MemReadCyclesIdle",
              "STAT_MemReadCyclesIdle"
            ]
          },
          "MemoryController_0_STAT_MemReadCyclesSpentWorking": {
            "ports": [
              "MemoryController_0/STAT_MemReadCyclesSpentWorking",
              "STAT_MemReadCyclesSpentWorking"
            ]
          },
          "MemoryController_0_STAT_MemWriteCountBytesTransferred": {
            "ports": [
              "MemoryController_0/STAT_MemWriteCountBytesTransferred",
              "STAT_MemWriteCountBytesTransferred"
            ]
          },
          "MemoryController_0_STAT_MemWriteCountTransactions": {
            "ports": [
              "MemoryController_0/STAT_MemWriteCountTransactions",
              "STAT_MemWriteCountTransactions"
            ]
          },
          "MemoryController_0_STAT_MemWriteCyclesIdle": {
            "ports": [
              "MemoryController_0/STAT_MemWriteCyclesIdle",
              "STAT_MemWriteCyclesIdle"
            ]
          },
          "MemoryController_0_STAT_MemWriteCyclesSpentWorking": {
            "ports": [
              "MemoryController_0/STAT_MemWriteCyclesSpentWorking",
              "STAT_MemWriteCyclesSpentWorking"
            ]
          },
          "ResetN_UntilClockLoc_0_outResetn": {
            "ports": [
              "ResetN_UntilClockLocked/outResetn",
              "outResetn",
              "MemoryController_0/M_AXI_ARESETN"
            ]
          },
          "constant_always_locked_dout": {
            "ports": [
              "constant_always_locked/dout",
              "ResetN_UntilClockLocked/locked"
            ]
          },
          "ddr4_0_addn_ui_clkout1": {
            "ports": [
              "ddr4_0/addn_ui_clkout1",
              "addn_ui_clkout1"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "c0_ddr4_ui_clk",
              "mem_sys_reset/slowest_sync_clk",
              "ScanoutReadRequestsFIFO/rd_clk",
              "ScanoutReadResponses/wr_clk",
              "ZStencilReadRequestsFIFO/clk",
              "ZStencilWriteRequestsFIFO/clk",
              "CommandProcReadRequestsFIFO/clk",
              "CommandProcReadResponses/clk",
              "CommandProcWriteRequestsFIFO/clk",
              "VBCacheReadRequestsFIFO/clk",
              "VBCacheReadResponses/clk",
              "IBCacheReadRequestsFIFO/clk",
              "IBCacheReadResponses/clk",
              "PacketDMAReadRequestsFIFO/clk",
              "PacketDMAReadResponses/clk",
              "PacketDMAWriteRequestsFIFO/clk",
              "TexFetchReadRequestsFIFO/clk",
              "TexFetchReadResponses/clk",
              "ROPReadRequestsFIFO/clk",
              "ROPReadResponses/clk",
              "ROPWriteRequestsFIFO/clk",
              "ClearBlockWriteRequestsFIFO/clk",
              "StatsWriteRequestsFIFO/clk",
              "ZStencilReadResponses/clk",
              "MemoryController_0/M_AXI_ACLK"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "mem_sys_reset/ext_reset_in"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4_0/c0_init_calib_complete",
              "MemoryController_0/c0_init_calib_complete"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "mem_sys_reset/peripheral_aresetn",
              "ddr4_0/c0_ddr4_aresetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "ddr4_0/sys_rst",
              "ResetN_UntilClockLocked/inResetp"
            ]
          },
          "wr_clk_1": {
            "ports": [
              "ScanoutClk_x10",
              "ScanoutReadRequestsFIFO/wr_clk",
              "ScanoutReadResponses/rd_clk"
            ]
          }
        }
      },
      "VertexBatchBuilder": {
        "vlnv": "xilinx.com:module_ref:VertexBatchBuilder:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_VertexBatchBuilder_0_0",
        "xci_path": "ip\\MainDesign_VertexBatchBuilder_0_0\\MainDesign_VertexBatchBuilder_0_0.xci",
        "inst_hier_path": "VertexBatchBuilder",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VertexBatchBuilder",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "VertexBatchFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "VERTBATCH_FIFO_wr_data",
                "direction": "O",
                "left": "543",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "VERTBATCH_FIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "VERTBATCH_FIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "VertexBatchFIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SendCommand": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "CMD_CommandArg0": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CMD_CommandArg1": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "CMD_CommandArg2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CMD_NewDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CMD_ReadyState": {
            "direction": "O"
          },
          "IBC_ReadEnable": {
            "direction": "O"
          },
          "IBC_ReadAddr": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "IBC_ReadData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IBC_ReadReady": {
            "direction": "I"
          },
          "IBC_InvalidateIndexCache": {
            "direction": "O"
          },
          "SHADER_Done": {
            "direction": "O"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "34",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_UseConstantOutput": {
            "direction": "I"
          },
          "DBG_CurrentState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentBatchLength": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DBG_CurrentIndexBatchLength": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "DBG_CurrentBatchRemainingPrims": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DBG_QueueIsFull": {
            "direction": "O"
          },
          "DBG_QueueIsEmpty": {
            "direction": "O"
          },
          "DBG_DoneGeneratingIndices": {
            "direction": "O"
          },
          "DBG_IndexGeneratorRemainingPrims": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DBG_LastPolygonIndices": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "VBB_StateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_0",
        "xci_path": "ip\\MainDesign_StateBlock_0_0\\MainDesign_StateBlock_0_0.xci",
        "inst_hier_path": "VBB_StateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "35"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "34",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "34",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "dbg_use_const_output": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "VBB_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_3",
        "xci_path": "ip\\MainDesign_fifo_generator_0_3\\MainDesign_fifo_generator_0_3.xci",
        "inst_hier_path": "VBB_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Input_Data_Width": {
            "value": "544"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "IndexBufferCache_0": {
        "vlnv": "xilinx.com:module_ref:IndexBufferCache:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_IndexBufferCache_0_0",
        "xci_path": "ip\\MainDesign_IndexBufferCache_0_0\\MainDesign_IndexBufferCache_0_0.xci",
        "inst_hier_path": "IndexBufferCache_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IndexBufferCache",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "IBCacheReadRequests": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "IBCReadRequestsFIFO_wr_data",
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "IBCReadRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "IBCReadRequestsFIFO_full",
                "direction": "I"
              }
            }
          },
          "IBCacheReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "IBCReadResponsesFIFO_rd_data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "IBCReadResponsesFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "IBCReadResponsesFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "IBCReadResponsesFIFO_almost_empty",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "IBCacheReadRequests:IBCacheReadResponses",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "VBB_ReadEnable": {
            "direction": "I"
          },
          "VBB_ReadAddr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "VBB_ReadData": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "VBB_ReadReady": {
            "direction": "O"
          },
          "VBB_InvalidateIndexCache": {
            "direction": "I"
          },
          "DBG_State": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_IBCReadRequestsFIFO_full": {
            "direction": "O"
          },
          "DBG_IBCReadResponsesFIFO_empty": {
            "direction": "O"
          }
        }
      },
      "ShaderCoreSystem": {
        "interface_ports": {
          "VERTBATCH_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "VBCacheReadRequests": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "VBCacheReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "VERTOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "INDEXOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "CMD_IsIdle": {
            "direction": "O"
          },
          "CMD_IsReadyForCommand": {
            "direction": "O"
          },
          "CMD_InCommand": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CMD_LoadProgramAddr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_LoadProgramLen": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CMD_SetConstantIndex": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "CMD_SetConstantData": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "CMD_SetNumVertexStreams": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CMD_SetVertexStreamID": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CMD_SetVertexStreamDWORDCount": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CMD_SetVertexStreamIsD3DCOLOR": {
            "direction": "I"
          },
          "CMD_SetVertexStreamShaderRegIndex": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "CMD_SetVertexStreamDWORDStride": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "CMD_SetVertexStreamDWORDOffset": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "VBB_Done": {
            "direction": "I"
          },
          "DBG_ReadRegisterOutRequest": {
            "direction": "I"
          },
          "DBG_ReadRegisterOutDataReady": {
            "direction": "O"
          },
          "DBG_ReadRegisterOutData": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "VBO_Pushed": {
            "direction": "O"
          },
          "VBO_NumVertices": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "VBO_NumIndices": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "VBO_IsIndexedDrawCall": {
            "direction": "O"
          },
          "VBO_Ready": {
            "direction": "I"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesExecShaderCode": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VERTBATCH_FIFO_empty1": {
            "direction": "I"
          },
          "DBG_CurrentState": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        },
        "components": {
          "FloatALU_0": {
            "vlnv": "xilinx.com:module_ref:FloatALU:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_FloatALU_0_0",
            "xci_path": "ip\\MainDesign_FloatALU_0_0\\MainDesign_FloatALU_0_0.xci",
            "inst_hier_path": "ShaderCoreSystem/FloatALU_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FloatALU",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "IN_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_MODE": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "OUT_RESULT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ISHFT_GO": {
                "direction": "I"
              },
              "IMUL_GO": {
                "direction": "I"
              },
              "IADD_GO": {
                "direction": "I"
              },
              "ICMP_GO": {
                "direction": "I"
              },
              "ICNV_GO": {
                "direction": "I"
              },
              "ISPEC_GO": {
                "direction": "I"
              },
              "IBIT_GO": {
                "direction": "I"
              }
            }
          },
          "FloatALU_1": {
            "vlnv": "xilinx.com:module_ref:FloatALU:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_FloatALU_0_1",
            "xci_path": "ip\\MainDesign_FloatALU_0_1\\MainDesign_FloatALU_0_1.xci",
            "inst_hier_path": "ShaderCoreSystem/FloatALU_1",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FloatALU",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "IN_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_MODE": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "OUT_RESULT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ISHFT_GO": {
                "direction": "I"
              },
              "IMUL_GO": {
                "direction": "I"
              },
              "IADD_GO": {
                "direction": "I"
              },
              "ICMP_GO": {
                "direction": "I"
              },
              "ICNV_GO": {
                "direction": "I"
              },
              "ISPEC_GO": {
                "direction": "I"
              },
              "IBIT_GO": {
                "direction": "I"
              }
            }
          },
          "ConstantBuffer_BRAM": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_2",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_2\\MainDesign_blk_mem_gen_0_2.xci",
            "inst_hier_path": "ShaderCoreSystem/ConstantBuffer_BRAM",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Register_PortA_Output_of_Memory_Core": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "FloatALU_2": {
            "vlnv": "xilinx.com:module_ref:FloatALU:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_FloatALU_0_2",
            "xci_path": "ip\\MainDesign_FloatALU_0_2\\MainDesign_FloatALU_0_2.xci",
            "inst_hier_path": "ShaderCoreSystem/FloatALU_2",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FloatALU",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "IN_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_MODE": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "OUT_RESULT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ISHFT_GO": {
                "direction": "I"
              },
              "IMUL_GO": {
                "direction": "I"
              },
              "IADD_GO": {
                "direction": "I"
              },
              "ICMP_GO": {
                "direction": "I"
              },
              "ICNV_GO": {
                "direction": "I"
              },
              "ISPEC_GO": {
                "direction": "I"
              },
              "IBIT_GO": {
                "direction": "I"
              }
            }
          },
          "FloatALU_3": {
            "vlnv": "xilinx.com:module_ref:FloatALU:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_FloatALU_0_3",
            "xci_path": "ip\\MainDesign_FloatALU_0_3\\MainDesign_FloatALU_0_3.xci",
            "inst_hier_path": "ShaderCoreSystem/FloatALU_3",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FloatALU",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "IN_A": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_B": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IN_MODE": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "OUT_RESULT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ISHFT_GO": {
                "direction": "I"
              },
              "IMUL_GO": {
                "direction": "I"
              },
              "IADD_GO": {
                "direction": "I"
              },
              "ICMP_GO": {
                "direction": "I"
              },
              "ICNV_GO": {
                "direction": "I"
              },
              "ISPEC_GO": {
                "direction": "I"
              },
              "IBIT_GO": {
                "direction": "I"
              }
            }
          },
          "UNORM8ToFloat": {
            "vlnv": "xilinx.com:module_ref:UNORM8ToFloat:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_UNORM8ToFloat_0_0",
            "xci_path": "ip\\MainDesign_UNORM8ToFloat_0_0\\MainDesign_UNORM8ToFloat_0_0.xci",
            "inst_hier_path": "ShaderCoreSystem/UNORM8ToFloat",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "UNORM8ToFloat",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "Enable": {
                "direction": "I"
              },
              "D3DColorIn": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "FloatXOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FloatYOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FloatZOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FloatWOut": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "InstructionCache": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_1",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_1\\MainDesign_blk_mem_gen_0_1.xci",
            "inst_hier_path": "ShaderCoreSystem/InstructionCache",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Register_PortA_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "VB_Cache": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_3",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_3\\MainDesign_blk_mem_gen_0_3.xci",
            "inst_hier_path": "ShaderCoreSystem/VB_Cache",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "ShaderCore_0": {
            "vlnv": "xilinx.com:module_ref:ShaderCore:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_ShaderCore_0_0",
            "xci_path": "ip\\MainDesign_ShaderCore_0_0\\MainDesign_ShaderCore_0_0.xci",
            "inst_hier_path": "ShaderCoreSystem/ShaderCore_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ShaderCore",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "VERTBATCH_FIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "VERTBATCH_FIFO_rd_data",
                    "direction": "I",
                    "left": "543",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "VERTBATCH_FIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "VERTBATCH_FIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "VERTBATCH_FIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "VERTOUT_FIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "VERTOUT_FIFO_wr_data",
                    "direction": "O",
                    "left": "319",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "VERTOUT_FIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "VERTOUT_FIFO_full",
                    "direction": "I"
                  }
                }
              },
              "INDEXOUT_FIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "INDEXOUT_FIFO_wr_data",
                    "direction": "O",
                    "left": "271",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "INDEXOUT_FIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "INDEXOUT_FIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ICache": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "ICache_Enable",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "ICache_ReadData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "ICache_WriteData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "ICache_WriteMode",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "ICache_Address",
                    "direction": "O",
                    "left": "8",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "ICache_Clk",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "VERTBATCH_FIFO:VERTOUT_FIFO:INDEXOUT_FIFO:ICache",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "CMD_IsIdle": {
                "direction": "O"
              },
              "CMD_IsReadyForCommand": {
                "direction": "O"
              },
              "CMD_InCommand": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "CMD_LoadProgramAddr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_LoadProgramLen": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "CMD_SetConstantIndex": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "CMD_SetConstantData": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "CMD_SetNumVertexStreams": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "CMD_SetVertexStreamID": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "CMD_SetVertexStreamDWORDCount": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "CMD_SetVertexStreamIsD3DCOLOR": {
                "direction": "I"
              },
              "CMD_SetVertexStreamShaderRegIndex": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "CMD_SetVertexStreamDWORDStride": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "CMD_SetVertexStreamDWORDOffset": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "VBB_Done": {
                "direction": "I"
              },
              "VBO_Pushed": {
                "direction": "O"
              },
              "VBO_NumVertices": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "VBO_NumIndices": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "VBO_IsIndexedDrawCall": {
                "direction": "O"
              },
              "VBO_Ready": {
                "direction": "I"
              },
              "VSC_ReadEnable": {
                "direction": "O"
              },
              "VSC_ReadStreamIndex": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "VSC_ReadDWORDAddr": {
                "direction": "O",
                "left": "21",
                "right": "0"
              },
              "VSC_ReadData": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VSC_ReadReady": {
                "direction": "I"
              },
              "VSC_SetStreamVBAddress": {
                "direction": "O"
              },
              "VSC_StreamIndex": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "VSC_StreamVBAddress": {
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "VSC_InvalidateCache": {
                "direction": "O"
              },
              "CB_Enable": {
                "direction": "O"
              },
              "CB_WriteMode": {
                "direction": "O"
              },
              "CB_RegIndex": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "CB_RegComponent": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "CB_ReadOutData": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CB_WriteInData": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "GPR0_ReadQuadIndex": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_WriteQuadIndex": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortA_en": {
                "direction": "O"
              },
              "GPR0_PortA_regType": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortA_regIdx": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "GPR0_PortA_regChan": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortA_readOutData": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "GPR0_PortB_en": {
                "direction": "O"
              },
              "GPR0_PortB_regType": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortB_regIdx": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "GPR0_PortB_regChan": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortB_readOutData": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "GPR0_PortW_en": {
                "direction": "O"
              },
              "GPR0_PortW_regType": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortW_regIdx": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "GPR0_PortW_regChan": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "GPR0_PortW_writeInData": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "FPUALL_IN_MODE": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "FPUALL_ISHFT_GO": {
                "direction": "O"
              },
              "FPUALL_IMUL_GO": {
                "direction": "O"
              },
              "FPUALL_IADD_GO": {
                "direction": "O"
              },
              "FPUALL_ICMP_GO": {
                "direction": "O"
              },
              "FPUALL_ICNV_GO": {
                "direction": "O"
              },
              "FPUALL_ISPEC_GO": {
                "direction": "O"
              },
              "FPUALL_IBIT_GO": {
                "direction": "O"
              },
              "FPU0_IN_A": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU0_IN_B": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU0_OUT_RESULT": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "FPU1_IN_A": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU1_IN_B": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU1_OUT_RESULT": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "FPU2_IN_A": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU2_IN_B": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU2_OUT_RESULT": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "FPU3_IN_A": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU3_IN_B": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "FPU3_OUT_RESULT": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "UNORM8ToFloat_Enable": {
                "direction": "O"
              },
              "UNORM8ToFloat_ColorIn": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "UNORM8ToFloat_ConvertedX": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "UNORM8ToFloat_ConvertedY": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "UNORM8ToFloat_ConvertedZ": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "UNORM8ToFloat_ConvertedW": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "STAT_CyclesIdle": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CyclesSpentWorking": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CyclesExecShaderCode": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CyclesWaitingForOutput": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CurrentDrawEventID": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_CurrentState": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "DBG_CurrentFetchWave": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_CurrentDWORD": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "DBG_CurrentStreamID": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "DBG_ActiveLanesBitmask": {
                "direction": "O",
                "left": "16",
                "right": "0"
              },
              "DBG_InstructionPointer": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "DBG_CurrentlyExecutingInstruction": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "DBG_CyclesRemainingCurrentInstruction": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_ReadRegisterOutRequest": {
                "direction": "I"
              },
              "DBG_ReadRegisterOutDataReady": {
                "direction": "O"
              },
              "DBG_ReadRegisterOutData": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "DBG_PortW_MUX": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DBG_OStall": {
                "direction": "O"
              },
              "DBG_IStall": {
                "direction": "O"
              }
            }
          },
          "VertexStreamCache": {
            "vlnv": "xilinx.com:module_ref:VertexStreamCache:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_VertexStreamCache_0_0",
            "xci_path": "ip\\MainDesign_VertexStreamCache_0_0\\MainDesign_VertexStreamCache_0_0.xci",
            "inst_hier_path": "ShaderCoreSystem/VertexStreamCache",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "VertexStreamCache",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "VBCache": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "VertexCache_ena",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "VertexCache_douta",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "VertexCache_dina",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "VertexCache_wea",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "VertexCache_addra",
                    "direction": "O",
                    "left": "9",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "VertexCache_clk",
                    "direction": "O"
                  }
                }
              },
              "VBCacheReadRequests": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "VSCReadRequestsFIFO_wr_data",
                    "direction": "O",
                    "left": "29",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "VSCReadRequestsFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "VSCReadRequestsFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "VBCacheReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "VSCReadResponsesFIFO_rd_data",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "VSCReadResponsesFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "VSCReadResponsesFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "VSCReadResponsesFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "VBCache:VBCacheReadRequests:VBCacheReadResponses",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "VSC_ReadEnable": {
                "direction": "I"
              },
              "VSC_ReadStreamIndex": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "VSC_ReadDWORDAddr": {
                "direction": "I",
                "left": "21",
                "right": "0"
              },
              "VSC_ReadData": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "VSC_ReadReady": {
                "direction": "O"
              },
              "VSC_SetStreamVBAddress": {
                "direction": "I"
              },
              "VSC_StreamIndex": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "VSC_StreamVBAddress": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "VSC_InvalidateCache": {
                "direction": "I"
              },
              "DBG_State": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_CacheSetIndex": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_CacheElementIndex": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "ConstantBuffer": {
            "vlnv": "xilinx.com:module_ref:ConstantBuffer:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_ConstantBuffer_0_0",
            "xci_path": "ip\\MainDesign_ConstantBuffer_0_0\\MainDesign_ConstantBuffer_0_0.xci",
            "inst_hier_path": "ShaderCoreSystem/ConstantBuffer",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ConstantBuffer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "ConstBufferBRAM": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "ConstBufferBRAM_ena",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "ConstBufferBRAM_douta",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "ConstBufferBRAM_dina",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "ConstBufferBRAM_wea",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "ConstBufferBRAM_addra",
                    "direction": "O",
                    "left": "9",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "ConstBufferBRAM_clka",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "ConstBufferBRAM",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "enable": {
                "direction": "I"
              },
              "writeMode": {
                "direction": "I"
              },
              "regIndex": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "regComponent": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "readOutData": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "writeInData": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "GPRQuadSystem": {
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "readQuadIndex": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "writeQuadIndex": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portA_en": {
                "direction": "I"
              },
              "portA_regType": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portA_regIdx": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "portA_regChan": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portB_en": {
                "direction": "I"
              },
              "portB_regType": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portB_regIdx": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "portB_regChan": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portW_en": {
                "direction": "I"
              },
              "portW_regType": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portW_regIdx": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "portW_regChan": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "portW_writeInData": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "portA_readOutData": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "portB_readOutData": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            },
            "components": {
              "SDP_BRAM5": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_4",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_4\\MainDesign_SDP_BRAM0_4.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM5",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM6": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_5",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_5\\MainDesign_SDP_BRAM0_5.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM6",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM7": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_6",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_6\\MainDesign_SDP_BRAM0_6.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM7",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_blk_mem_gen_0_0",
                "xci_path": "ip\\MainDesign_blk_mem_gen_0_0\\MainDesign_blk_mem_gen_0_0.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM0",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_0",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_0\\MainDesign_SDP_BRAM0_0.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM1",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM2": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_1",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_1\\MainDesign_SDP_BRAM0_1.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM2",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM3": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_2",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_2\\MainDesign_SDP_BRAM0_2.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM3",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "SDP_BRAM4": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "12",
                "xci_name": "MainDesign_SDP_BRAM0_3",
                "xci_path": "ip\\MainDesign_SDP_BRAM0_3\\MainDesign_SDP_BRAM0_3.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/SDP_BRAM4",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Simple_Dual_Port_RAM"
                  },
                  "Register_PortB_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortB_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "GPRQuad2_0": {
                "vlnv": "xilinx.com:module_ref:GPRQuad2:1.0",
                "ip_revision": "1",
                "xci_name": "MainDesign_GPRQuad2_0_0",
                "xci_path": "ip\\MainDesign_GPRQuad2_0_0\\MainDesign_GPRQuad2_0_0.xci",
                "inst_hier_path": "ShaderCoreSystem/GPRQuadSystem/GPRQuad2_0",
                "has_run_ip_tcl": "true",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "GPRQuad2",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM0W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram0",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram0",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram0",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram0",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram0",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM0R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram0",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram0",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram0",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram0",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM1W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram1",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram1",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram1",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram1",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram1",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM1R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram1",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram1",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram1",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram1",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM2W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram2",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram2",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram2",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram2",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram2",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM2R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram2",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram2",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram2",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram2",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM3W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram3",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram3",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram3",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram3",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram3",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM3R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram3",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram3",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram3",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram3",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM4W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram4",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram4",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram4",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram4",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram4",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM4R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram4",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram4",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram4",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram4",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM5W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram5",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram5",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram5",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram5",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram5",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM5R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram5",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram5",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram5",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram5",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM6W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram6",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram6",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram6",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram6",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram6",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM6R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram6",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram6",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram6",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram6",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM7W": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena_bram7",
                        "direction": "O"
                      },
                      "DIN": {
                        "physical_name": "dina_bram7",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea_bram7",
                        "direction": "O",
                        "left": "0",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra_bram7",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka_bram7",
                        "direction": "O"
                      }
                    }
                  },
                  "BRAM7R": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "enb_bram7",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "doutb_bram7",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addrb_bram7",
                        "direction": "O",
                        "left": "8",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clkb_bram7",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "333250000",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_BUSIF": {
                        "value": "BRAM0W:BRAM0R:BRAM1W:BRAM1R:BRAM2W:BRAM2R:BRAM3W:BRAM3R:BRAM4W:BRAM4R:BRAM5W:BRAM5R:BRAM6W:BRAM6R:BRAM7W:BRAM7R",
                        "value_src": "constant"
                      },
                      "PHASE": {
                        "value": "0.00",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "readQuadIndex": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "writeQuadIndex": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portA_en": {
                    "direction": "I"
                  },
                  "portA_regType": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portA_regIdx": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "portA_regChan": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portA_readOutData": {
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "portB_en": {
                    "direction": "I"
                  },
                  "portB_regType": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portB_regIdx": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "portB_regChan": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portB_readOutData": {
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "portW_en": {
                    "direction": "I"
                  },
                  "portW_regType": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portW_regIdx": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "portW_regChan": {
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "portW_writeInData": {
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "GPRQuad2_0_BRAM0R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM0R",
                  "SDP_BRAM0/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM0W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM0W",
                  "SDP_BRAM0/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM1R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM1R",
                  "SDP_BRAM1/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM1W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM1W",
                  "SDP_BRAM1/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM2R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM2R",
                  "SDP_BRAM2/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM2W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM2W",
                  "SDP_BRAM2/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM3R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM3R",
                  "SDP_BRAM3/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM3W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM3W",
                  "SDP_BRAM3/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM4R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM4R",
                  "SDP_BRAM4/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM4W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM4W",
                  "SDP_BRAM4/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM5R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM5R",
                  "SDP_BRAM5/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM5W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM5W",
                  "SDP_BRAM5/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM6R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM6R",
                  "SDP_BRAM6/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM6W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM6W",
                  "SDP_BRAM6/BRAM_PORTA"
                ]
              },
              "GPRQuad2_0_BRAM7R": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM7R",
                  "SDP_BRAM7/BRAM_PORTB"
                ]
              },
              "GPRQuad2_0_BRAM7W": {
                "interface_ports": [
                  "GPRQuad2_0/BRAM7W",
                  "SDP_BRAM7/BRAM_PORTA"
                ]
              }
            },
            "nets": {
              "GPRQuad2_0_portA_readOutData": {
                "ports": [
                  "GPRQuad2_0/portA_readOutData",
                  "portA_readOutData"
                ]
              },
              "GPRQuad2_0_portB_readOutData": {
                "ports": [
                  "GPRQuad2_0/portB_readOutData",
                  "portB_readOutData"
                ]
              },
              "ddr4_0_c0_ddr4_ui_clk": {
                "ports": [
                  "clk",
                  "GPRQuad2_0/clk"
                ]
              },
              "portA_en_1": {
                "ports": [
                  "portA_en",
                  "GPRQuad2_0/portA_en"
                ]
              },
              "portA_regChan_1": {
                "ports": [
                  "portA_regChan",
                  "GPRQuad2_0/portA_regChan"
                ]
              },
              "portA_regIdx_1": {
                "ports": [
                  "portA_regIdx",
                  "GPRQuad2_0/portA_regIdx"
                ]
              },
              "portA_regType_1": {
                "ports": [
                  "portA_regType",
                  "GPRQuad2_0/portA_regType"
                ]
              },
              "portB_en_1": {
                "ports": [
                  "portB_en",
                  "GPRQuad2_0/portB_en"
                ]
              },
              "portB_regChan_1": {
                "ports": [
                  "portB_regChan",
                  "GPRQuad2_0/portB_regChan"
                ]
              },
              "portB_regIdx_1": {
                "ports": [
                  "portB_regIdx",
                  "GPRQuad2_0/portB_regIdx"
                ]
              },
              "portB_regType_1": {
                "ports": [
                  "portB_regType",
                  "GPRQuad2_0/portB_regType"
                ]
              },
              "portW_en_1": {
                "ports": [
                  "portW_en",
                  "GPRQuad2_0/portW_en"
                ]
              },
              "portW_regChan_1": {
                "ports": [
                  "portW_regChan",
                  "GPRQuad2_0/portW_regChan"
                ]
              },
              "portW_regIdx_1": {
                "ports": [
                  "portW_regIdx",
                  "GPRQuad2_0/portW_regIdx"
                ]
              },
              "portW_regType_1": {
                "ports": [
                  "portW_regType",
                  "GPRQuad2_0/portW_regType"
                ]
              },
              "portW_writeInData_1": {
                "ports": [
                  "portW_writeInData",
                  "GPRQuad2_0/portW_writeInData"
                ]
              },
              "readQuadIndex_1": {
                "ports": [
                  "readQuadIndex",
                  "GPRQuad2_0/readQuadIndex"
                ]
              },
              "writeQuadIndex_1": {
                "ports": [
                  "writeQuadIndex",
                  "GPRQuad2_0/writeQuadIndex"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "ShaderCore_0/VERTOUT_FIFO",
              "VERTOUT_FIFO"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "ShaderCore_0/INDEXOUT_FIFO",
              "INDEXOUT_FIFO"
            ]
          },
          "ConstantBuffer_0_ConstBufferBRAM": {
            "interface_ports": [
              "ConstantBuffer/ConstBufferBRAM",
              "ConstantBuffer_BRAM/BRAM_PORTA"
            ]
          },
          "ShaderCore_0_ICache": {
            "interface_ports": [
              "ShaderCore_0/ICache",
              "InstructionCache/BRAM_PORTA"
            ]
          },
          "ShaderCore_0_VERTBATCH_FIFO": {
            "interface_ports": [
              "VERTBATCH_FIFO",
              "ShaderCore_0/VERTBATCH_FIFO"
            ]
          },
          "VertexStreamCache_0_VBCache": {
            "interface_ports": [
              "VertexStreamCache/VBCache",
              "VB_Cache/BRAM_PORTA"
            ]
          },
          "VertexStreamCache_0_VBCacheReadRequests": {
            "interface_ports": [
              "VBCacheReadRequests",
              "VertexStreamCache/VBCacheReadRequests"
            ]
          },
          "VertexStreamCache_0_VBCacheReadResponses": {
            "interface_ports": [
              "VBCacheReadResponses",
              "VertexStreamCache/VBCacheReadResponses"
            ]
          }
        },
        "nets": {
          "CommandProcessor_0_SHADER_InCommand": {
            "ports": [
              "CMD_InCommand",
              "ShaderCore_0/CMD_InCommand"
            ]
          },
          "CommandProcessor_0_SHADER_LoadProgramAddr": {
            "ports": [
              "CMD_LoadProgramAddr",
              "ShaderCore_0/CMD_LoadProgramAddr"
            ]
          },
          "CommandProcessor_0_SHADER_LoadProgramLen": {
            "ports": [
              "CMD_LoadProgramLen",
              "ShaderCore_0/CMD_LoadProgramLen"
            ]
          },
          "CommandProcessor_0_SHADER_ReadRegisterOutRequest": {
            "ports": [
              "DBG_ReadRegisterOutRequest",
              "ShaderCore_0/DBG_ReadRegisterOutRequest"
            ]
          },
          "CommandProcessor_0_SHADER_SetConstantData": {
            "ports": [
              "CMD_SetConstantData",
              "ShaderCore_0/CMD_SetConstantData"
            ]
          },
          "CommandProcessor_0_SHADER_SetConstantIndex": {
            "ports": [
              "CMD_SetConstantIndex",
              "ShaderCore_0/CMD_SetConstantIndex"
            ]
          },
          "CommandProcessor_0_SHADER_SetNumVertexStreams": {
            "ports": [
              "CMD_SetNumVertexStreams",
              "ShaderCore_0/CMD_SetNumVertexStreams"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamDWORDCount": {
            "ports": [
              "CMD_SetVertexStreamDWORDCount",
              "ShaderCore_0/CMD_SetVertexStreamDWORDCount"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamDWORDOffset": {
            "ports": [
              "CMD_SetVertexStreamDWORDOffset",
              "ShaderCore_0/CMD_SetVertexStreamDWORDOffset"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamDWORDStride": {
            "ports": [
              "CMD_SetVertexStreamDWORDStride",
              "ShaderCore_0/CMD_SetVertexStreamDWORDStride"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamID": {
            "ports": [
              "CMD_SetVertexStreamID",
              "ShaderCore_0/CMD_SetVertexStreamID"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamIsD3DCOLOR": {
            "ports": [
              "CMD_SetVertexStreamIsD3DCOLOR",
              "ShaderCore_0/CMD_SetVertexStreamIsD3DCOLOR"
            ]
          },
          "CommandProcessor_0_SHADER_SetVertexStreamShaderRegIndex": {
            "ports": [
              "CMD_SetVertexStreamShaderRegIndex",
              "ShaderCore_0/CMD_SetVertexStreamShaderRegIndex"
            ]
          },
          "ConstantBuffer_readOutData": {
            "ports": [
              "ConstantBuffer/readOutData",
              "ShaderCore_0/CB_ReadOutData"
            ]
          },
          "FloatALU_0_OUT_RESULT": {
            "ports": [
              "FloatALU_0/OUT_RESULT",
              "ShaderCore_0/FPU0_OUT_RESULT"
            ]
          },
          "FloatALU_1_OUT_RESULT": {
            "ports": [
              "FloatALU_1/OUT_RESULT",
              "ShaderCore_0/FPU1_OUT_RESULT"
            ]
          },
          "FloatALU_2_OUT_RESULT": {
            "ports": [
              "FloatALU_2/OUT_RESULT",
              "ShaderCore_0/FPU2_OUT_RESULT"
            ]
          },
          "FloatALU_3_OUT_RESULT": {
            "ports": [
              "FloatALU_3/OUT_RESULT",
              "ShaderCore_0/FPU3_OUT_RESULT"
            ]
          },
          "GPRQuadSystem_portA_readOutData": {
            "ports": [
              "GPRQuadSystem/portA_readOutData",
              "ShaderCore_0/GPR0_PortA_readOutData"
            ]
          },
          "GPRQuadSystem_portB_readOutData": {
            "ports": [
              "GPRQuadSystem/portB_readOutData",
              "ShaderCore_0/GPR0_PortB_readOutData"
            ]
          },
          "ShaderCore_0_CB_Enable": {
            "ports": [
              "ShaderCore_0/CB_Enable",
              "ConstantBuffer/enable"
            ]
          },
          "ShaderCore_0_CB_RegComponent": {
            "ports": [
              "ShaderCore_0/CB_RegComponent",
              "ConstantBuffer/regComponent"
            ]
          },
          "ShaderCore_0_CB_RegIndex": {
            "ports": [
              "ShaderCore_0/CB_RegIndex",
              "ConstantBuffer/regIndex"
            ]
          },
          "ShaderCore_0_CB_WriteInData": {
            "ports": [
              "ShaderCore_0/CB_WriteInData",
              "ConstantBuffer/writeInData"
            ]
          },
          "ShaderCore_0_CB_WriteMode": {
            "ports": [
              "ShaderCore_0/CB_WriteMode",
              "ConstantBuffer/writeMode"
            ]
          },
          "ShaderCore_0_CMD_IsIdle": {
            "ports": [
              "ShaderCore_0/CMD_IsIdle",
              "CMD_IsIdle"
            ]
          },
          "ShaderCore_0_CMD_IsReadyForCommand": {
            "ports": [
              "ShaderCore_0/CMD_IsReadyForCommand",
              "CMD_IsReadyForCommand"
            ]
          },
          "ShaderCore_0_DBG_CurrentState": {
            "ports": [
              "ShaderCore_0/DBG_CurrentState",
              "DBG_CurrentState"
            ]
          },
          "ShaderCore_0_DBG_ReadRegisterOutData": {
            "ports": [
              "ShaderCore_0/DBG_ReadRegisterOutData",
              "DBG_ReadRegisterOutData"
            ]
          },
          "ShaderCore_0_DBG_ReadRegisterOutDataReady": {
            "ports": [
              "ShaderCore_0/DBG_ReadRegisterOutDataReady",
              "DBG_ReadRegisterOutDataReady"
            ]
          },
          "ShaderCore_0_FPU0_IN_A": {
            "ports": [
              "ShaderCore_0/FPU0_IN_A",
              "FloatALU_0/IN_A"
            ]
          },
          "ShaderCore_0_FPU0_IN_B": {
            "ports": [
              "ShaderCore_0/FPU0_IN_B",
              "FloatALU_0/IN_B"
            ]
          },
          "ShaderCore_0_FPU1_IN_A": {
            "ports": [
              "ShaderCore_0/FPU1_IN_A",
              "FloatALU_1/IN_A"
            ]
          },
          "ShaderCore_0_FPU1_IN_B": {
            "ports": [
              "ShaderCore_0/FPU1_IN_B",
              "FloatALU_1/IN_B"
            ]
          },
          "ShaderCore_0_FPU2_IN_A": {
            "ports": [
              "ShaderCore_0/FPU2_IN_A",
              "FloatALU_2/IN_A"
            ]
          },
          "ShaderCore_0_FPU2_IN_B": {
            "ports": [
              "ShaderCore_0/FPU2_IN_B",
              "FloatALU_2/IN_B"
            ]
          },
          "ShaderCore_0_FPU3_IN_A": {
            "ports": [
              "ShaderCore_0/FPU3_IN_A",
              "FloatALU_3/IN_A"
            ]
          },
          "ShaderCore_0_FPU3_IN_B": {
            "ports": [
              "ShaderCore_0/FPU3_IN_B",
              "FloatALU_3/IN_B"
            ]
          },
          "ShaderCore_0_FPUALL_IADD_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_IADD_GO",
              "FloatALU_3/IADD_GO",
              "FloatALU_0/IADD_GO",
              "FloatALU_2/IADD_GO",
              "FloatALU_1/IADD_GO"
            ]
          },
          "ShaderCore_0_FPUALL_IBIT_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_IBIT_GO",
              "FloatALU_3/IBIT_GO",
              "FloatALU_0/IBIT_GO",
              "FloatALU_2/IBIT_GO",
              "FloatALU_1/IBIT_GO"
            ]
          },
          "ShaderCore_0_FPUALL_ICMP_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_ICMP_GO",
              "FloatALU_3/ICMP_GO",
              "FloatALU_2/ICMP_GO",
              "FloatALU_1/ICMP_GO",
              "FloatALU_0/ICMP_GO"
            ]
          },
          "ShaderCore_0_FPUALL_ICNV_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_ICNV_GO",
              "FloatALU_3/ICNV_GO",
              "FloatALU_0/ICNV_GO",
              "FloatALU_2/ICNV_GO",
              "FloatALU_1/ICNV_GO"
            ]
          },
          "ShaderCore_0_FPUALL_IMUL_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_IMUL_GO",
              "FloatALU_3/IMUL_GO",
              "FloatALU_0/IMUL_GO",
              "FloatALU_2/IMUL_GO",
              "FloatALU_1/IMUL_GO"
            ]
          },
          "ShaderCore_0_FPUALL_IN_MODE": {
            "ports": [
              "ShaderCore_0/FPUALL_IN_MODE",
              "FloatALU_3/IN_MODE",
              "FloatALU_0/IN_MODE",
              "FloatALU_2/IN_MODE",
              "FloatALU_1/IN_MODE"
            ]
          },
          "ShaderCore_0_FPUALL_ISHFT_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_ISHFT_GO",
              "FloatALU_3/ISHFT_GO",
              "FloatALU_0/ISHFT_GO",
              "FloatALU_2/ISHFT_GO",
              "FloatALU_1/ISHFT_GO"
            ]
          },
          "ShaderCore_0_FPUALL_ISPEC_GO": {
            "ports": [
              "ShaderCore_0/FPUALL_ISPEC_GO",
              "FloatALU_3/ISPEC_GO",
              "FloatALU_0/ISPEC_GO",
              "FloatALU_2/ISPEC_GO",
              "FloatALU_1/ISPEC_GO"
            ]
          },
          "ShaderCore_0_GPR0_PortA_en": {
            "ports": [
              "ShaderCore_0/GPR0_PortA_en",
              "GPRQuadSystem/portA_en"
            ]
          },
          "ShaderCore_0_GPR0_PortA_regChan": {
            "ports": [
              "ShaderCore_0/GPR0_PortA_regChan",
              "GPRQuadSystem/portA_regChan"
            ]
          },
          "ShaderCore_0_GPR0_PortA_regIdx": {
            "ports": [
              "ShaderCore_0/GPR0_PortA_regIdx",
              "GPRQuadSystem/portA_regIdx"
            ]
          },
          "ShaderCore_0_GPR0_PortA_regType": {
            "ports": [
              "ShaderCore_0/GPR0_PortA_regType",
              "GPRQuadSystem/portA_regType"
            ]
          },
          "ShaderCore_0_GPR0_PortB_en": {
            "ports": [
              "ShaderCore_0/GPR0_PortB_en",
              "GPRQuadSystem/portB_en"
            ]
          },
          "ShaderCore_0_GPR0_PortB_regChan": {
            "ports": [
              "ShaderCore_0/GPR0_PortB_regChan",
              "GPRQuadSystem/portB_regChan"
            ]
          },
          "ShaderCore_0_GPR0_PortB_regIdx": {
            "ports": [
              "ShaderCore_0/GPR0_PortB_regIdx",
              "GPRQuadSystem/portB_regIdx"
            ]
          },
          "ShaderCore_0_GPR0_PortB_regType": {
            "ports": [
              "ShaderCore_0/GPR0_PortB_regType",
              "GPRQuadSystem/portB_regType"
            ]
          },
          "ShaderCore_0_GPR0_PortW_en": {
            "ports": [
              "ShaderCore_0/GPR0_PortW_en",
              "GPRQuadSystem/portW_en"
            ]
          },
          "ShaderCore_0_GPR0_PortW_regChan": {
            "ports": [
              "ShaderCore_0/GPR0_PortW_regChan",
              "GPRQuadSystem/portW_regChan"
            ]
          },
          "ShaderCore_0_GPR0_PortW_regIdx": {
            "ports": [
              "ShaderCore_0/GPR0_PortW_regIdx",
              "GPRQuadSystem/portW_regIdx"
            ]
          },
          "ShaderCore_0_GPR0_PortW_regType": {
            "ports": [
              "ShaderCore_0/GPR0_PortW_regType",
              "GPRQuadSystem/portW_regType"
            ]
          },
          "ShaderCore_0_GPR0_PortW_writeInData": {
            "ports": [
              "ShaderCore_0/GPR0_PortW_writeInData",
              "GPRQuadSystem/portW_writeInData"
            ]
          },
          "ShaderCore_0_GPR0_ReadQuadIndex": {
            "ports": [
              "ShaderCore_0/GPR0_ReadQuadIndex",
              "GPRQuadSystem/readQuadIndex"
            ]
          },
          "ShaderCore_0_GPR0_WriteQuadIndex": {
            "ports": [
              "ShaderCore_0/GPR0_WriteQuadIndex",
              "GPRQuadSystem/writeQuadIndex"
            ]
          },
          "ShaderCore_0_STAT_CurrentDrawEventID": {
            "ports": [
              "ShaderCore_0/STAT_CurrentDrawEventID",
              "STAT_CurrentDrawEventID"
            ]
          },
          "ShaderCore_0_STAT_CyclesExecShaderCode": {
            "ports": [
              "ShaderCore_0/STAT_CyclesExecShaderCode",
              "STAT_CyclesExecShaderCode"
            ]
          },
          "ShaderCore_0_STAT_CyclesIdle": {
            "ports": [
              "ShaderCore_0/STAT_CyclesIdle",
              "STAT_CyclesIdle"
            ]
          },
          "ShaderCore_0_STAT_CyclesSpentWorking": {
            "ports": [
              "ShaderCore_0/STAT_CyclesSpentWorking",
              "STAT_CyclesSpentWorking"
            ]
          },
          "ShaderCore_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "ShaderCore_0/STAT_CyclesWaitingForOutput",
              "STAT_CyclesWaitingForOutput"
            ]
          },
          "ShaderCore_0_UNORM8ToFloat_ColorIn": {
            "ports": [
              "ShaderCore_0/UNORM8ToFloat_ColorIn",
              "UNORM8ToFloat/D3DColorIn"
            ]
          },
          "ShaderCore_0_UNORM8ToFloat_Enable": {
            "ports": [
              "ShaderCore_0/UNORM8ToFloat_Enable",
              "UNORM8ToFloat/Enable"
            ]
          },
          "ShaderCore_0_VBO_IsIndexedDrawCall": {
            "ports": [
              "ShaderCore_0/VBO_IsIndexedDrawCall",
              "VBO_IsIndexedDrawCall"
            ]
          },
          "ShaderCore_0_VBO_NumIndices": {
            "ports": [
              "ShaderCore_0/VBO_NumIndices",
              "VBO_NumIndices"
            ]
          },
          "ShaderCore_0_VBO_NumVertices": {
            "ports": [
              "ShaderCore_0/VBO_NumVertices",
              "VBO_NumVertices"
            ]
          },
          "ShaderCore_0_VBO_Pushed": {
            "ports": [
              "ShaderCore_0/VBO_Pushed",
              "VBO_Pushed"
            ]
          },
          "ShaderCore_0_VSC_InvalidateCache": {
            "ports": [
              "ShaderCore_0/VSC_InvalidateCache",
              "VertexStreamCache/VSC_InvalidateCache"
            ]
          },
          "ShaderCore_0_VSC_ReadDWORDAddr": {
            "ports": [
              "ShaderCore_0/VSC_ReadDWORDAddr",
              "VertexStreamCache/VSC_ReadDWORDAddr"
            ]
          },
          "ShaderCore_0_VSC_ReadEnable": {
            "ports": [
              "ShaderCore_0/VSC_ReadEnable",
              "VertexStreamCache/VSC_ReadEnable"
            ]
          },
          "ShaderCore_0_VSC_ReadStreamIndex": {
            "ports": [
              "ShaderCore_0/VSC_ReadStreamIndex",
              "VertexStreamCache/VSC_ReadStreamIndex"
            ]
          },
          "ShaderCore_0_VSC_SetStreamVBAddress": {
            "ports": [
              "ShaderCore_0/VSC_SetStreamVBAddress",
              "VertexStreamCache/VSC_SetStreamVBAddress"
            ]
          },
          "ShaderCore_0_VSC_StreamIndex": {
            "ports": [
              "ShaderCore_0/VSC_StreamIndex",
              "VertexStreamCache/VSC_StreamIndex"
            ]
          },
          "ShaderCore_0_VSC_StreamVBAddress": {
            "ports": [
              "ShaderCore_0/VSC_StreamVBAddress",
              "VertexStreamCache/VSC_StreamVBAddress"
            ]
          },
          "UNORM8ToFloat_FloatWOut": {
            "ports": [
              "UNORM8ToFloat/FloatWOut",
              "ShaderCore_0/UNORM8ToFloat_ConvertedW"
            ]
          },
          "UNORM8ToFloat_FloatXOut": {
            "ports": [
              "UNORM8ToFloat/FloatXOut",
              "ShaderCore_0/UNORM8ToFloat_ConvertedX"
            ]
          },
          "UNORM8ToFloat_FloatYOut": {
            "ports": [
              "UNORM8ToFloat/FloatYOut",
              "ShaderCore_0/UNORM8ToFloat_ConvertedY"
            ]
          },
          "UNORM8ToFloat_FloatZOut": {
            "ports": [
              "UNORM8ToFloat/FloatZOut",
              "ShaderCore_0/UNORM8ToFloat_ConvertedZ"
            ]
          },
          "VBO_Ready_1": {
            "ports": [
              "VBO_Ready",
              "ShaderCore_0/VBO_Ready"
            ]
          },
          "VERTBATCH_FIFO_empty1_1": {
            "ports": [
              "VERTBATCH_FIFO_empty1",
              "ShaderCore_0/VERTBATCH_FIFO_empty"
            ]
          },
          "VertexBatchBuilder_SHADER_Done": {
            "ports": [
              "VBB_Done",
              "ShaderCore_0/VBB_Done"
            ]
          },
          "VertexStreamCache_VSC_ReadData": {
            "ports": [
              "VertexStreamCache/VSC_ReadData",
              "ShaderCore_0/VSC_ReadData"
            ]
          },
          "VertexStreamCache_VSC_ReadReady": {
            "ports": [
              "VertexStreamCache/VSC_ReadReady",
              "ShaderCore_0/VSC_ReadReady"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "clk",
              "GPRQuadSystem/clk",
              "FloatALU_3/clk",
              "FloatALU_2/clk",
              "FloatALU_1/clk",
              "UNORM8ToFloat/clk",
              "FloatALU_0/clk",
              "ConstantBuffer/clk",
              "ShaderCore_0/clk",
              "VertexStreamCache/clk"
            ]
          }
        }
      },
      "VBO_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_4",
        "xci_path": "ip\\MainDesign_fifo_generator_0_4\\MainDesign_fifo_generator_0_4.xci",
        "inst_hier_path": "VBO_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Input_Data_Width": {
            "value": "320"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "VBO_INDEX_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_5",
        "xci_path": "ip\\MainDesign_fifo_generator_0_5\\MainDesign_fifo_generator_0_5.xci",
        "inst_hier_path": "VBO_INDEX_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Input_Data_Width": {
            "value": "272"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "InputAssembler2_0": {
        "vlnv": "xilinx.com:module_ref:InputAssembler2:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_InputAssembler2_0_0",
        "xci_path": "ip\\MainDesign_InputAssembler2_0_0\\MainDesign_InputAssembler2_0_0.xci",
        "inst_hier_path": "InputAssembler2_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "InputAssembler2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "VERTOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "VERTOUT_FIFO_rd_data",
                "direction": "I",
                "left": "319",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "VERTOUT_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "VERTOUT_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "VERTOUT_FIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "INDEXOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "INDEXOUT_FIFO_rd_data",
                "direction": "I",
                "left": "271",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "INDEXOUT_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "INDEXOUT_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "INDEXOUT_FIFO_almost_empty",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "VERTOUT_FIFO:INDEXOUT_FIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CLIP_v0PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex0_X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex0_Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex1_X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex1_Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex2_X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_tex2_Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "CLIP_vertColor0_RGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CLIP_vertColor1_RGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CLIP_vertColor2_RGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "CLIP_v0ClipCodes": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "CLIP_v1ClipCodes": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "CLIP_v2ClipCodes": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "CLIP_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CLIP_AABBTriOverlapsViewport": {
            "direction": "O"
          },
          "CLIP_readyForNewTri": {
            "direction": "I"
          },
          "CLIP_newTriBegin": {
            "direction": "O"
          },
          "VBO_Pushed": {
            "direction": "I"
          },
          "VBO_NumVertices": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "VBO_NumIndices": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "VBO_IsIndexedDrawCall": {
            "direction": "I"
          },
          "VBO_Ready": {
            "direction": "O"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "CMD_IA_Idle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesLoadingDataToCache": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_IA_State": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "DBG_IA_VertexIDPerBatch": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_IA_CurrentTriIndices": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "InputAssemblerStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_1",
        "xci_path": "ip\\MainDesign_StateBlock_0_1\\MainDesign_StateBlock_0_1.xci",
        "inst_hier_path": "InputAssemblerStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "5"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ClipUnit_0": {
        "vlnv": "xilinx.com:module_ref:ClipUnit:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_ClipUnit_0_0",
        "xci_path": "ip\\MainDesign_ClipUnit_0_0\\MainDesign_ClipUnit_0_0.xci",
        "inst_hier_path": "ClipUnit_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClipUnit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IA_inPreviousStageIsValid": {
            "direction": "I"
          },
          "IA_outPreviousStageIsReady": {
            "direction": "O"
          },
          "TRISETUP_outNextStageIsValid": {
            "direction": "O"
          },
          "TRISETUP_inNextStageisReady": {
            "direction": "I"
          },
          "IA_inv0x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0rgba": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "IA_inv0tx": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0ty": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv0ClipOutcodes": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "IA_inv1x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1rgba": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "IA_inv1tx": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1ty": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv1ClipOutcodes": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "IA_inv2x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2rgba": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "IA_inv2tx": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2ty": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_inv2ClipOutcodes": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "IA_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IA_inWholeTriangleAABBIntersectsViewport": {
            "direction": "I"
          },
          "TRISETUP_outv0x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv0y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv0z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv0w": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv0rgba": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRISETUP_outv0tx": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv0ty": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1w": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1rgba": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRISETUP_outv1tx": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv1ty": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2w": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2rgba": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRISETUP_outv2tx": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_outv2ty": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FPU_Add0_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Add0_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Add0_IADD_GO": {
            "direction": "O"
          },
          "FPU_Add0_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_Add1_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Add1_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Add1_IADD_GO": {
            "direction": "O"
          },
          "FPU_Add1_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul0_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul0_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul0_IMUL_GO": {
            "direction": "O"
          },
          "FPU_Mul0_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul1_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul1_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Mul1_IMUL_GO": {
            "direction": "O"
          },
          "FPU_Mul1_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_Rcp0_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_Rcp0_ISPEC_GO": {
            "direction": "O"
          },
          "FPU_Rcp0_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "CMD_IsIdle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_CurrentState": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_CurrentClipPlane": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentClipBitmask": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_ChildTriStackSize": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_ClipDistance0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_ClipDistance1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_TriangleIntersectsViewport": {
            "direction": "O"
          },
          "DBG_V0PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V0PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V0PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V0PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V1PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V1PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V1PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V1PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V2PosX": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V2PosY": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V2PosZ": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_V2PosW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_ClipOutcodes0": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "DBG_ClipOutcodes1": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "DBG_ClipOutcodes2": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "DBG_AlreadyClippedPlanes": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        }
      },
      "ClipUnitStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_2",
        "xci_path": "ip\\MainDesign_StateBlock_0_2\\MainDesign_StateBlock_0_2.xci",
        "inst_hier_path": "ClipUnitStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "11"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CLIP_FPU_ADD_0": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_ADD:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_A_0_0",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_A_0_0\\MainDesign_StandaloneFloatALU_A_0_0.xci",
        "inst_hier_path": "CLIP_FPU_ADD_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_ADD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OADD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IADD_GO": {
            "direction": "I"
          }
        }
      },
      "CLIP_FPU_ADD_1": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_ADD:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_A_0_1",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_A_0_1\\MainDesign_StandaloneFloatALU_A_0_1.xci",
        "inst_hier_path": "CLIP_FPU_ADD_1",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_ADD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OADD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IADD_GO": {
            "direction": "I"
          }
        }
      },
      "CLIP_FPU_MUL_0": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_MUL:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_M_0_0",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_M_0_0\\MainDesign_StandaloneFloatALU_M_0_0.xci",
        "inst_hier_path": "CLIP_FPU_MUL_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_MUL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OMUL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IMUL_GO": {
            "direction": "I"
          }
        }
      },
      "CLIP_FPU_MUL_1": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_MUL:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_M_0_1",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_M_0_1\\MainDesign_StandaloneFloatALU_M_0_1.xci",
        "inst_hier_path": "CLIP_FPU_MUL_1",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_MUL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OMUL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IMUL_GO": {
            "direction": "I"
          }
        }
      },
      "CLIP_FPU_SPEC_0": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_SPEC:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_S_0_0",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_S_0_0\\MainDesign_StandaloneFloatALU_S_0_0.xci",
        "inst_hier_path": "CLIP_FPU_SPEC_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_SPEC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OSPEC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ISPEC_GO": {
            "direction": "I"
          }
        }
      },
      "TriSetup_0": {
        "vlnv": "xilinx.com:module_ref:TriSetup:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_TriSetup_0_0",
        "xci_path": "ip\\MainDesign_TriSetup_0_0\\MainDesign_TriSetup_0_0.xci",
        "inst_hier_path": "TriSetup_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TriSetup",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CLIP_v0_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0_in_z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0_in_w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1_in_z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v1_in_w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2_in_z": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v2_in_w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t0_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t0_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t1_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t1_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t2_in_x": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_t2_in_y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_v0_in_RGBA": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "CLIP_v1_in_RGBA": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "CLIP_v2_in_RGBA": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "CLIP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CLIP_newTriBegin": {
            "direction": "I"
          },
          "CLIP_readyForNewTri": {
            "direction": "O"
          },
          "TEXCFG_nointerpolation": {
            "direction": "I"
          },
          "RAST_outBarycentricInverse": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v0_out_Z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v10_out_Z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v20_out_Z": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v0_out_invW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v10_out_invW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v20_out_invW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t0_out_x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t0_out_y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t10_out_x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t10_out_y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t20_out_x": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_t20_out_y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_v0_out_colorRGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RAST_v10_out_colorRGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RAST_v20_out_colorRGBA": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RAST_outMinX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outMaxX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outMinY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outMaxY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outInitialBarycentricRowResetA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_outInitialBarycentricRowResetB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_outInitialBarycentricRowResetC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RAST_outIsTopLeftEdgeA": {
            "direction": "O"
          },
          "RAST_outIsTopLeftEdgeB": {
            "direction": "O"
          },
          "RAST_outIsTopLeftEdgeC": {
            "direction": "O"
          },
          "RAST_outBarycentricXDeltaA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outBarycentricXDeltaB": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outBarycentricXDeltaC": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outBarycentricYDeltaA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outBarycentricYDeltaB": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_outBarycentricYDeltaC": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RAST_readyForTriSetupData": {
            "direction": "I"
          },
          "RAST_triSetupDataIsValid": {
            "direction": "O"
          },
          "FPU_ADD_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_ADD_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_ADD_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_ADD_GO": {
            "direction": "O"
          },
          "FPU_MUL_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_GO": {
            "direction": "O"
          },
          "FPU_CNV_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV_Mode": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "FPU_CNV_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV_GO": {
            "direction": "O"
          },
          "FPU_SPEC_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_SPEC_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_SPEC_GO": {
            "direction": "O"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "191",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "CMD_TriSetupIsIdle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_TriSetup_State": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_MinX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MaxX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MinY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MaxY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_XProdSub0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_XProdSub1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_XProdSub2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_XProdSub3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_XProdProd0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_XProdProd1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_LeftProd0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_LeftProd1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_LeftProd2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RightProd0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RightProd1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RightProd2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_TwiceTriArea": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "TriSetupStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_3",
        "xci_path": "ip\\MainDesign_StateBlock_0_3\\MainDesign_StateBlock_0_3.xci",
        "inst_hier_path": "TriSetupStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "192"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "191",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "191",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "TRISETUP_FPU_ADD": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_ADD:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_A_0_3",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_A_0_3\\MainDesign_StandaloneFloatALU_A_0_3.xci",
        "inst_hier_path": "TRISETUP_FPU_ADD",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_ADD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OADD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IADD_GO": {
            "direction": "I"
          }
        }
      },
      "TRISETUP_FPU_MUL": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_MUL:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_M_0_2",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_M_0_2\\MainDesign_StandaloneFloatALU_M_0_2.xci",
        "inst_hier_path": "TRISETUP_FPU_MUL",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_MUL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OMUL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IMUL_GO": {
            "direction": "I"
          }
        }
      },
      "TRISETUP_FPU_SPEC": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_SPEC:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_S_0_1",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_S_0_1\\MainDesign_StandaloneFloatALU_S_0_1.xci",
        "inst_hier_path": "TRISETUP_FPU_SPEC",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_SPEC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OSPEC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ISPEC_GO": {
            "direction": "I"
          }
        }
      },
      "TRISETUP_FPU_CNV": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_CNV:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_C_0_0",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_C_0_0\\MainDesign_StandaloneFloatALU_C_0_0.xci",
        "inst_hier_path": "TRISETUP_FPU_CNV",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_CNV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_MODE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "OCNV": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ICNV_GO": {
            "direction": "I"
          }
        }
      },
      "placeholder_texcfg": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "Rasterizer_0": {
        "vlnv": "xilinx.com:module_ref:Rasterizer:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_Rasterizer_0_0",
        "xci_path": "ip\\MainDesign_Rasterizer_0_0\\MainDesign_Rasterizer_0_0.xci",
        "inst_hier_path": "Rasterizer_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rasterizer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "RASTOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "RASTOUT_FIFO_wr_data",
                "direction": "O",
                "left": "95",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "RASTOUT_FIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "RASTOUT_FIFO_full",
                "direction": "I"
              },
              "ALMOST_FULL": {
                "physical_name": "RASTOUT_FIFO_almost_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "RASTOUT_FIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "TRISETUP_newTriBegin": {
            "direction": "I"
          },
          "TRISETUP_readyForNewTri": {
            "direction": "O"
          },
          "TRISETUP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inMinX": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inMaxX": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inMinY": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inMaxY": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inInitialBarycentricRowResetA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inInitialBarycentricRowResetB": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inInitialBarycentricRowResetC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inIsTopLeftEdgeA": {
            "direction": "I"
          },
          "TRISETUP_inIsTopLeftEdgeB": {
            "direction": "I"
          },
          "TRISETUP_inIsTopLeftEdgeC": {
            "direction": "I"
          },
          "TRISETUP_inBarycentricXDeltaA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricXDeltaB": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricXDeltaC": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricYDeltaA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricYDeltaB": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricYDeltaC": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_inBarycentricInverse": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inZ0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inZ10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inZ20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inInvW0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inInvW10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inInvW20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTX0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTY0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTX10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTY10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTX20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inTY20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_inVertColor0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRISETUP_inVertColor10": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRISETUP_inVertColor20": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_BarycentricInverse": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_Z0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_Z10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_Z20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_InvW0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_InvW10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_InvW20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TX0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TX10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TX20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TY0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TY10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_TY20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_VertColor0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_VertColor10": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_VertColor20": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_PushNewTriData": {
            "direction": "O"
          },
          "TRICACHE_IsFull": {
            "direction": "I"
          },
          "CMD_Rasterizer_Idle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForTriWorkCache": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Rasterizer_State": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_PixelXPos": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_PixelYPos": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_BarycentricA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_BarycentricB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_BarycentricC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_MinX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MaxX": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MinY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MaxY": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_NewMessage": {
            "direction": "O"
          }
        }
      },
      "rast_out_fifo": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_6",
        "xci_path": "ip\\MainDesign_fifo_generator_0_6\\MainDesign_fifo_generator_0_6.xci",
        "inst_hier_path": "rast_out_fifo",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Almost_Full_Flag": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "96"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Full_Type": {
            "value": "No_Programmable_Full_Threshold"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "TriWorkCache2_0": {
        "vlnv": "xilinx.com:module_ref:TriWorkCache2:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_TriWorkCache2_0_0",
        "xci_path": "ip\\MainDesign_TriWorkCache2_0_0\\MainDesign_TriWorkCache2_0_0.xci",
        "inst_hier_path": "TriWorkCache2_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TriWorkCache2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "DINTERP_TRIDATA_RD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "DINTERP_TRIDATA_FIFO_rd_data",
                "direction": "I",
                "left": "223",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "DINTERP_TRIDATA_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "DINTERP_TRIDATA_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "DINTERP_TRIDATA_FIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "DINTERP_TRIDATA_WR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "DINTERP_TRIDATA_FIFO_wr_data",
                "direction": "O",
                "left": "223",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "DINTERP_TRIDATA_FIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "DINTERP_TRIDATA_FIFO_full",
                "direction": "I"
              }
            }
          },
          "INTERP_TRIDATA_RD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "INTERP_TRIDATA_FIFO_rd_data",
                "direction": "I",
                "left": "575",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "INTERP_TRIDATA_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "INTERP_TRIDATA_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "INTERP_TRIDATA_FIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "INTERP_TRIDATA_WR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "INTERP_TRIDATA_FIFO_wr_data",
                "direction": "O",
                "left": "575",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "INTERP_TRIDATA_FIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "INTERP_TRIDATA_FIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "DINTERP_TRIDATA_RD:DINTERP_TRIDATA_WR:INTERP_TRIDATA_RD:INTERP_TRIDATA_WR",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "DINTERP_outBarycentricInverse": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outZ0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outZ10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outZ20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outInvW0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outInvW10": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_outInvW20": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DINTERP_PopTriangleSlot": {
            "direction": "I"
          },
          "INTERP_outT0X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outT0Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outT10X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outT10Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outT20X": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outT20Y": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "INTERP_outColorRGBA0": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "INTERP_outColorRGBA10": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "INTERP_outColorRGBA20": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "INTERP_PopTriangleSlot": {
            "direction": "I"
          },
          "RAST_inBarycentricInverse": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inZ0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inZ10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inZ20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inInvW0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inInvW10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inInvW20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT0X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT0Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT10X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT10Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT20X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inT20Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_inColorRGBA0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RAST_inColorRGBA10": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RAST_inColorRGBA20": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RAST_PushNewTriData": {
            "direction": "I"
          },
          "RAST_IsFull": {
            "direction": "O"
          }
        }
      },
      "DINTERP_TRIDATA_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_7",
        "xci_path": "ip\\MainDesign_fifo_generator_0_7\\MainDesign_fifo_generator_0_7.xci",
        "inst_hier_path": "DINTERP_TRIDATA_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Input_Data_Width": {
            "value": "224"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "ATTRINTERP_TRIDATA_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_8",
        "xci_path": "ip\\MainDesign_fifo_generator_0_8\\MainDesign_fifo_generator_0_8.xci",
        "inst_hier_path": "ATTRINTERP_TRIDATA_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Input_Data_Width": {
            "value": "576"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "DepthInterpolator_0": {
        "vlnv": "xilinx.com:module_ref:DepthInterpolator:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DepthInterpolator_0_0",
        "xci_path": "ip\\MainDesign_DepthInterpolator_0_0\\MainDesign_DepthInterpolator_0_0.xci",
        "inst_hier_path": "DepthInterpolator_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DepthInterpolator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "RASTOUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "RASTOUT_FIFO_rd_data",
                "direction": "I",
                "left": "95",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "RASTOUT_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "RASTOUT_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "RASTOUT_FIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "ATTR_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "ATTR_FIFO_wr_data",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "ATTR_FIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "ATTR_FIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "RASTOUT_FIFO:ATTR_FIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "TRICACHE_inBarycentricInverse": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inZ0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inZ10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inZ20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inInvW0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inInvW10": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inInvW20": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_PopTriangleSlot": {
            "direction": "O"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "76",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "FPU_MUL_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_GO": {
            "direction": "O"
          },
          "FPU_CNV0_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV0_Mode": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "FPU_CNV0_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV0_GO": {
            "direction": "O"
          },
          "FPU_CNV1_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV1_Mode": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "FPU_CNV1_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV1_GO": {
            "direction": "O"
          },
          "FPU_SPEC_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_SPEC_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_SPEC_GO": {
            "direction": "O"
          },
          "DEPTH_PixelReady": {
            "direction": "O"
          },
          "DEPTH_PosX": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "DEPTH_PosY": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "DEPTH_OutPixelDepth": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DEPTH_PixelPassedDepthStencilTest": {
            "direction": "I"
          },
          "DEPTH_PixelFailedDepthTest": {
            "direction": "I"
          },
          "DEPTH_PixelFailedStencilTest": {
            "direction": "I"
          },
          "DEPTH_SetDepthParams": {
            "direction": "O"
          },
          "DEPTH_DepthWriteEnable": {
            "direction": "O"
          },
          "DEPTH_DepthFunction": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DEPTH_StencilWriteEnable": {
            "direction": "O"
          },
          "DEPTH_StencilRefVal": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DEPTH_StencilReadMask": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DEPTH_StencilWriteMask": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DEPTH_StencilCmpFunc": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DEPTH_StencilFailOp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DEPTH_StencilZFailOp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DEPTH_StencilPassOp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DEPTH_DepthIsIdle": {
            "direction": "I"
          },
          "ATTR_FIFO_almost_full": {
            "direction": "I"
          },
          "CMD_IsIdle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAT_DepthOnlyPixelsPassed": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_DepthInterpolator_State": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "DBG_BarycentricConvertState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_BarycentricNormalizeState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_InterpolatorDriverState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_ShiftConvertZState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_DepthTestDriverZState": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_RastBarycentricB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RastBarycentricC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_InterpolatedDepthU24": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "DBG_IdleVector": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "DBG_BarycentricBCFIFO": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "DBG_CurrentDepthStencilState": {
            "direction": "O",
            "left": "76",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_NewMessage": {
            "direction": "O"
          }
        }
      },
      "DepthInterpStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_4",
        "xci_path": "ip\\MainDesign_StateBlock_0_4\\MainDesign_StateBlock_0_4.xci",
        "inst_hier_path": "DepthInterpStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "77"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "76",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "76",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "DINTERP_FPU_MUL": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_MUL:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_M_0_3",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_M_0_3\\MainDesign_StandaloneFloatALU_M_0_3.xci",
        "inst_hier_path": "DINTERP_FPU_MUL",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_MUL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OMUL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IMUL_GO": {
            "direction": "I"
          }
        }
      },
      "DINTERP_FPU_CNV0": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_CNV:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_C_0_1",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_C_0_1\\MainDesign_StandaloneFloatALU_C_0_1.xci",
        "inst_hier_path": "DINTERP_FPU_CNV0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_CNV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_MODE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "OCNV": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ICNV_GO": {
            "direction": "I"
          }
        }
      },
      "DINTERP_FPU_CNV1": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_CNV:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_C_1_0",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_C_1_0\\MainDesign_StandaloneFloatALU_C_1_0.xci",
        "inst_hier_path": "DINTERP_FPU_CNV1",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_CNV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_MODE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "OCNV": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ICNV_GO": {
            "direction": "I"
          }
        }
      },
      "DINTERP_FPU_SPEC": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_SPEC:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_S_0_2",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_S_0_2\\MainDesign_StandaloneFloatALU_S_0_2.xci",
        "inst_hier_path": "DINTERP_FPU_SPEC",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_SPEC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OSPEC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ISPEC_GO": {
            "direction": "I"
          }
        }
      },
      "DepthBuffer_0": {
        "vlnv": "xilinx.com:module_ref:DepthBuffer:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DepthBuffer_0_0",
        "xci_path": "ip\\MainDesign_DepthBuffer_0_0\\MainDesign_DepthBuffer_0_0.xci",
        "inst_hier_path": "DepthBuffer_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DepthBuffer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "DBufferRAMW": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "URAM_ena",
                "direction": "O"
              },
              "DIN": {
                "physical_name": "URAM_dina",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WE": {
                "physical_name": "URAM_wea",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "URAM_addra",
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "CLK": {
                "physical_name": "URAM_clka",
                "direction": "O"
              }
            }
          },
          "DBufferRAMR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "URAM_enb",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "URAM_doutb",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "URAM_addrb",
                "direction": "O",
                "left": "17",
                "right": "0"
              },
              "CLK": {
                "physical_name": "URAM_clkb",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "DBufferRAMW:DBufferRAMR",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "RAST_PixelReady": {
            "direction": "I"
          },
          "RAST_PosX": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "RAST_PosY": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "RAST_InPixelDepth": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "RAST_SetDepthParams": {
            "direction": "I"
          },
          "RAST_DepthWriteEnable": {
            "direction": "I"
          },
          "RAST_DepthFunction": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RAST_DepthIsIdle": {
            "direction": "O"
          },
          "RAST_StencilWriteEnable": {
            "direction": "I"
          },
          "RAST_StencilRefVal": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RAST_StencilReadMask": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RAST_StencilWriteMask": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RAST_StencilCmpFunc": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RAST_StencilFailOp": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RAST_StencilZFailOp": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RAST_StencilPassOp": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RAST_PixelPassedDepthStencilTest": {
            "direction": "O"
          },
          "RAST_PixelFailedDepthTest": {
            "direction": "O"
          },
          "RAST_PixelFailedStencilTest": {
            "direction": "O"
          },
          "CMD_ClearDepthBuffer": {
            "direction": "I"
          },
          "CMD_ClearStencilBuffer": {
            "direction": "I"
          },
          "CMD_ClearDepthValue": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "CMD_ClearStencilValue": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "CMD_DepthIsIdle": {
            "direction": "O"
          },
          "STAT_PixelsPassedDepthStencilTest": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_PixelsFailedDepthTest": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_PixelsFailedStencilTest": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "DepthBuffer_URAM": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "12",
        "xci_name": "MainDesign_blk_mem_gen_0_4",
        "xci_path": "ip\\MainDesign_blk_mem_gen_0_4\\MainDesign_blk_mem_gen_0_4.xci",
        "inst_hier_path": "DepthBuffer_URAM",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Byte_Size": {
            "value": "8"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "PRIM_type_to_Implement": {
            "value": "URAM"
          },
          "READ_LATENCY_B": {
            "value": "3"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "153600"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ATTR_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_10",
        "xci_path": "ip\\MainDesign_fifo_generator_0_10\\MainDesign_fifo_generator_0_10.xci",
        "inst_hier_path": "ATTR_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Full_Threshold_Assert_Value": {
            "value": "450"
          },
          "Input_Data_Width": {
            "value": "128"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "AttrInterpolator_0": {
        "vlnv": "xilinx.com:module_ref:AttrInterpolator:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_AttrInterpolator_0_0",
        "xci_path": "ip\\MainDesign_AttrInterpolator_0_0\\MainDesign_AttrInterpolator_0_0.xci",
        "inst_hier_path": "AttrInterpolator_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AttrInterpolator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "ATTR_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "DINTERP_FIFO_rd_data",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "DINTERP_FIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "DINTERP_FIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "DINTERP_FIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "TEXSAMP_OUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "TEXSAMP_OutFIFO_wr_data",
                "direction": "O",
                "left": "95",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "TEXSAMP_OutFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "TEXSAMP_OutFIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "TEXSAMP_OUT_FIFO:ATTR_FIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "TRICACHE_inT0X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inT0Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inT10X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inT10Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inT20X": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inT20Y": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRICACHE_inColorRGBA0": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_inColorRGBA10": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_inColorRGBA20": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "TRICACHE_PopTriangleSlot": {
            "direction": "O"
          },
          "FPU_MUL_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_MUL_GO": {
            "direction": "O"
          },
          "FPU_CNV0_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV0_Mode": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "FPU_CNV0_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV0_GO": {
            "direction": "O"
          },
          "FPU_CNV1_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV1_Mode": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "FPU_CNV1_OUT": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FPU_CNV1_GO": {
            "direction": "O"
          },
          "TEXSAMP_OutFIFO_almost_full": {
            "direction": "I"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "CMD_IsIdle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_AttrInterpolator_State": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_InterpolatorDriver_State": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_MultiplierDriver_State": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_ConverterDriver_State": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_OutputDriver_State": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DBG_PixelWFIFO": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RastBarycentricB": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_RastBarycentricC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_CurrentDrawEvent": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_NewMessage": {
            "direction": "O"
          }
        }
      },
      "AttrInterpStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_5",
        "xci_path": "ip\\MainDesign_StateBlock_0_5\\MainDesign_StateBlock_0_5.xci",
        "inst_hier_path": "AttrInterpStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "7"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "AttrInterp_FPU_MUL": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_MUL:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_M_0_4",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_M_0_4\\MainDesign_StandaloneFloatALU_M_0_4.xci",
        "inst_hier_path": "AttrInterp_FPU_MUL",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_MUL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OMUL": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "IMUL_GO": {
            "direction": "I"
          }
        }
      },
      "AttrInterp_FPU_CNV0": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_CNV:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_C_0_2",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_C_0_2\\MainDesign_StandaloneFloatALU_C_0_2.xci",
        "inst_hier_path": "AttrInterp_FPU_CNV0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_CNV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_MODE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "OCNV": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ICNV_GO": {
            "direction": "I"
          }
        }
      },
      "AttrInterp_FPU_CNV1": {
        "vlnv": "xilinx.com:module_ref:StandaloneFloatALU_CNV:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StandaloneFloatALU_C_1_1",
        "xci_path": "ip\\MainDesign_StandaloneFloatALU_C_1_1\\MainDesign_StandaloneFloatALU_C_1_1.xci",
        "inst_hier_path": "AttrInterp_FPU_CNV1",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StandaloneFloatALU_CNV",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "IN_A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_MODE": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "OCNV": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ICNV_GO": {
            "direction": "I"
          }
        }
      },
      "TEXSAMP_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_11",
        "xci_path": "ip\\MainDesign_fifo_generator_0_11\\MainDesign_fifo_generator_0_11.xci",
        "inst_hier_path": "TEXSAMP_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Almost_Full_Flag": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "Full_Threshold_Assert_Value": {
            "value": "450"
          },
          "Input_Data_Width": {
            "value": "96"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "TexSample_0": {
        "vlnv": "xilinx.com:module_ref:TexSample:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_TexSample_0_1",
        "xci_path": "ip\\MainDesign_TexSample_0_1\\MainDesign_TexSample_0_1.xci",
        "inst_hier_path": "TexSample_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TexSample",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "INTERP_IN_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "INTERP_InFIFO_rd_data",
                "direction": "I",
                "left": "95",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "INTERP_InFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "INTERP_InFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "INTERP_InFIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "TexSampReadRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "MEM_TexSampReadRequestsFIFO_wr_data",
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "MEM_TexSampReadRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "MEM_TexSampReadRequestsFIFO_full",
                "direction": "I"
              }
            }
          },
          "TexSampReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "MEM_TexSampReadResponsesFIFO_rd_data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "MEM_TexSampReadResponsesFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "MEM_TexSampReadResponsesFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "MEM_TexSampReadResponsesFIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "TexCache": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "TexCache_ena",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "TexCache_douta",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "TexCache_dina",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "TexCache_wea",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "TexCache_addra",
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "CLK": {
                "physical_name": "TexCache_clk",
                "direction": "O"
              }
            }
          },
          "ROP_OUT_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "ROP_OutFIFO_wr_data",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "ROP_OutFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "ROP_OutFIFO_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "TexSampReadRequestsFIFO:TexSampReadResponses:INTERP_IN_FIFO:ROP_OUT_FIFO:TexCache",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "73",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "CMD_TexSampleIsIdle": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingCacheLoad": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_TexSample_State": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "DBG_TexCache_douta": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_TexCache_dina": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_TexCache_addra": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "DBG_texCacheReadTexelsCount": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_NewMessage": {
            "direction": "O"
          }
        }
      },
      "TextureCache_128x128x32bits": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "12",
        "xci_name": "MainDesign_blk_mem_gen_0_5",
        "xci_path": "ip\\MainDesign_blk_mem_gen_0_5\\MainDesign_blk_mem_gen_0_5.xci",
        "inst_hier_path": "TextureCache_128x128x32bits",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "PRIM_type_to_Implement": {
            "value": "BRAM"
          },
          "Use_REGCEA_Pin": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16384"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "TexSampleStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_6",
        "xci_path": "ip\\MainDesign_StateBlock_0_6\\MainDesign_StateBlock_0_6.xci",
        "inst_hier_path": "TexSampleStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "74"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "73",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "73",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ROP_FIFO": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "14",
        "xci_name": "MainDesign_fifo_generator_0_12",
        "xci_path": "ip\\MainDesign_fifo_generator_0_12\\MainDesign_fifo_generator_0_12.xci",
        "inst_hier_path": "ROP_FIFO",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Almost_Full_Flag": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Common_Clock_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "64"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          },
          "Use_Embedded_Registers": {
            "value": "false"
          }
        }
      },
      "ROP_0": {
        "vlnv": "xilinx.com:module_ref:ROP:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_ROP_0_0",
        "xci_path": "ip\\MainDesign_ROP_0_0\\MainDesign_ROP_0_0.xci",
        "inst_hier_path": "ROP_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ROP",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "ROPReadRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "MEM_ROPReadRequestsFIFO_wr_data",
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "MEM_ROPReadRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "MEM_ROPReadRequestsFIFO_full",
                "direction": "I"
              }
            }
          },
          "ROPReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "MEM_ROPReadResponsesFIFO_rd_data",
                "direction": "I",
                "left": "255",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "MEM_ROPReadResponsesFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "MEM_ROPReadResponsesFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "MEM_ROPReadResponsesFIFO_almost_empty",
                "direction": "I"
              }
            }
          },
          "ROPWriteRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "MEM_ROPWriteRequestsFIFO_wr_data",
                "direction": "O",
                "left": "293",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "MEM_ROPWriteRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "MEM_ROPWriteRequestsFIFO_full",
                "direction": "I"
              }
            }
          },
          "TEXSAMP_IN_FIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "port_maps": {
              "RD_DATA": {
                "physical_name": "TEXSAMP_InFIFO_rd_data",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RD_EN": {
                "physical_name": "TEXSAMP_InFIFO_rd_en",
                "direction": "O"
              },
              "EMPTY": {
                "physical_name": "TEXSAMP_InFIFO_empty",
                "direction": "I"
              },
              "ALMOST_EMPTY": {
                "physical_name": "TEXSAMP_InFIFO_almost_empty",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "ROPReadRequestsFIFO:ROPReadResponses:ROPWriteRequestsFIFO:TEXSAMP_IN_FIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetClearColor": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CMD_ClearSignal": {
            "direction": "I"
          },
          "CMD_ClearSignalAck": {
            "direction": "O"
          },
          "CMD_FlushCacheSignal": {
            "direction": "I"
          },
          "CMD_FlushCacheAck": {
            "direction": "O"
          },
          "CMD_ROPIsIdle": {
            "direction": "O"
          },
          "STATE_StateBitsAtDrawID": {
            "direction": "I",
            "left": "100",
            "right": "0"
          },
          "STATE_NextDrawID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STATE_StateIsValid": {
            "direction": "I"
          },
          "STATE_ConsumeStateSlot": {
            "direction": "O"
          },
          "STAT_CyclesIdle": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesSpentWorking": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForOutput": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CyclesWaitingForMemoryRead": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CountCacheHits": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CountCacheMisses": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "STAT_CurrentDrawEventID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAT_CountPixelsPassed": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_ROP_State": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DBG_CurrentPixelAddr": {
            "direction": "O",
            "left": "29",
            "right": "0"
          },
          "DBG_CurrentBlendedColor": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_PreviousFramebufferColor": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_CurrentCacheLineDirtyFlags": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_TempSelectedOutputRGB": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "DBG_TempSelectedOutputA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_TempBlendedOutputRGB": {
            "direction": "O",
            "left": "95",
            "right": "0"
          },
          "DBG_TempBlendedOutputA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "DBG_ReadRequestFIFOFull": {
            "direction": "O"
          }
        }
      },
      "ROPStateBlock": {
        "vlnv": "xilinx.com:module_ref:StateBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_StateBlock_0_7",
        "xci_path": "ip\\MainDesign_StateBlock_0_7\\MainDesign_StateBlock_0_7.xci",
        "inst_hier_path": "ROPStateBlock",
        "has_run_ip_tcl": "true",
        "parameters": {
          "StateBitsCount": {
            "value": "101"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "StateBlock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_SetNewState": {
            "direction": "I"
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "CMD_NumFreeSlots": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CMD_NewStateBits": {
            "direction": "I",
            "left": "100",
            "right": "0"
          },
          "CMD_NewStateDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateBitsAtDrawID": {
            "direction": "O",
            "left": "100",
            "right": "0"
          },
          "STAGE_NextDrawID": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "STAGE_StateIsValid": {
            "direction": "O"
          },
          "STAGE_ConsumeStateSlot": {
            "direction": "I"
          },
          "DBG_SlotsValid": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_CurrentReadSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_CurrentWriteSlotIndex": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DBG_Slot0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_Slot3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ClearBlock_0": {
        "vlnv": "xilinx.com:module_ref:ClearBlock:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_ClearBlock_0_0",
        "xci_path": "ip\\MainDesign_ClearBlock_0_0\\MainDesign_ClearBlock_0_0.xci",
        "inst_hier_path": "ClearBlock_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClearBlock",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "ClearBlockWriteRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "port_maps": {
              "WR_DATA": {
                "physical_name": "MEM_ClearBlockWriteRequestsFIFO_wr_data",
                "direction": "O",
                "left": "293",
                "right": "0"
              },
              "WR_EN": {
                "physical_name": "MEM_ClearBlockWriteRequestsFIFO_wr_en",
                "direction": "O"
              },
              "FULL": {
                "physical_name": "MEM_ClearBlockWriteRequestsFIFO_full",
                "direction": "I"
              },
              "ALMOST_FULL": {
                "physical_name": "MEM_ClearBlockWriteRequestsFIFO_almost_full",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "ClearBlockWriteRequestsFIFO",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_ClearBlockIsIdle": {
            "direction": "O"
          },
          "CMD_ClearBlockBeginSignal": {
            "direction": "I"
          },
          "CMD_BaseRenderTargetAddr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_ClearColorRGBA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CMD_ClearDRAMLineCount": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DBG_ClearBlock_State": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DBG_LastWrittenClearData": {
            "direction": "O",
            "left": "293",
            "right": "0"
          }
        }
      },
      "ScanoutSystem": {
        "interface_ports": {
          "ScanoutReadRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "ScanoutReadResponses": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "cmd_clk_333_250": {
            "type": "clk",
            "direction": "I"
          },
          "CMD_VSync": {
            "direction": "O"
          },
          "CMD_RenderTargetBaseAddr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_ScanEnable": {
            "direction": "I"
          },
          "CMD_InvertOutputColor": {
            "direction": "I"
          },
          "CMD_OutputColorChannels": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "clk_x10": {
            "type": "clk",
            "direction": "O"
          },
          "tmds_red_p": {
            "direction": "O"
          },
          "tmds_red_n": {
            "direction": "O"
          },
          "tmds_green_p": {
            "direction": "O"
          },
          "tmds_green_n": {
            "direction": "O"
          },
          "tmds_blue_p": {
            "direction": "O"
          },
          "tmds_blue_n": {
            "direction": "O"
          },
          "tmds_cl_p": {
            "direction": "O"
          },
          "tmds_cl_n": {
            "direction": "O"
          },
          "clk_250_000": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "CDC_Command_Scanout": {
            "vlnv": "xilinx.com:module_ref:CDC_Command_Scanout:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_CDC_Command_Scanout_0_0",
            "xci_path": "ip\\MainDesign_CDC_Command_Scanout_0_0\\MainDesign_CDC_Command_Scanout_0_0.xci",
            "inst_hier_path": "ScanoutSystem/CDC_Command_Scanout",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "CDC_Command_Scanout",
              "boundary_crc": "0x0"
            },
            "ports": {
              "cmd_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "CMD_VSync": {
                "direction": "O"
              },
              "CMD_RenderTargetBaseAddr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_ScanEnable": {
                "direction": "I"
              },
              "CMD_InvertOutputColor": {
                "direction": "I"
              },
              "CMD_OutputColorChannels": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "scanout_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "251750000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_0_clk_x10",
                    "value_src": "default_prop"
                  }
                }
              },
              "SCANOUT_VSync": {
                "direction": "I"
              },
              "SCANOUT_RenderTargetBaseAddr": {
                "direction": "O",
                "left": "29",
                "right": "0"
              },
              "SCANOUT_ScanEnable": {
                "direction": "O"
              },
              "SCANOUT_InvertOutputColor": {
                "direction": "O"
              },
              "SCANOUT_OutputColorChannels": {
                "direction": "O",
                "left": "8",
                "right": "0"
              }
            }
          },
          "HSyncPolarity": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "dvid_0": {
            "vlnv": "xilinx.com:module_ref:dvid:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_dvid_0_0",
            "xci_path": "ip\\MainDesign_dvid_0_0\\MainDesign_dvid_0_0.xci",
            "inst_hier_path": "ScanoutSystem/dvid_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dvid",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_x10": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "251750000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_0_clk_x10",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_x10n": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "251750000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "180.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_0_clk_x10",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk_pixel_x1": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "25175000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_0_clk_x10",
                    "value_src": "ip_prop"
                  }
                }
              },
              "scanout_en": {
                "direction": "I"
              },
              "red_p": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "green_p": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "blue_p": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "blank": {
                "direction": "I"
              },
              "hsync": {
                "direction": "I"
              },
              "vsync": {
                "direction": "I"
              },
              "controlChannel0Blue": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "controlChannel1Green": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "controlChannel2Red": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "guardBandEnable": {
                "direction": "I"
              },
              "guardBandType": {
                "direction": "I"
              },
              "isTERC4Region": {
                "direction": "I"
              },
              "TERC4Character0": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TERC4Character1": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TERC4Character2": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "red_s": {
                "direction": "O"
              },
              "green_s": {
                "direction": "O"
              },
              "blue_s": {
                "direction": "O"
              },
              "cl_s": {
                "direction": "O"
              },
              "EncodedB": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "EncodedG": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "EncodedR": {
                "direction": "O",
                "left": "9",
                "right": "0"
              }
            }
          },
          "VSyncPolarity": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "ScanOutController": {
            "vlnv": "xilinx.com:module_ref:ScanOut:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_ScanOut_0_0",
            "xci_path": "ip\\MainDesign_ScanOut_0_0\\MainDesign_ScanOut_0_0.xci",
            "inst_hier_path": "ScanoutSystem/ScanOutController",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Use_HDMI": {
                "value": "true"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ScanOut",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "ScanoutReadRequestsFIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "MEM_ScanoutReadRequestsFIFO_wr_data",
                    "direction": "O",
                    "left": "29",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "MEM_ScanoutReadRequestsFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "MEM_ScanoutReadRequestsFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "ScanoutReadResponses": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "MEM_ScanoutReadResponsesFIFO_rd_data",
                    "direction": "I",
                    "left": "255",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "MEM_ScanoutReadResponsesFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "MEM_ScanoutReadResponsesFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "MEM_ScanoutReadResponsesFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk_x10": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "251750000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "ScanoutReadRequestsFIFO:ScanoutReadResponses",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_0_clk_x10",
                    "value_src": "default_prop"
                  }
                }
              },
              "pixelClk": {
                "direction": "O"
              },
              "CMD_BaseRenderTargetAddr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_ScanoutEnable": {
                "direction": "I"
              },
              "CMD_InvertOutputColor": {
                "direction": "I"
              },
              "CMD_OutputColorChannels": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "outXCoord": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "outYCoord": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "VSyncActivePolarity": {
                "direction": "I"
              },
              "HSyncActivePolarity": {
                "direction": "I"
              },
              "out_scanout_enable": {
                "direction": "O"
              },
              "vsync": {
                "direction": "O"
              },
              "hsync": {
                "direction": "O"
              },
              "blank": {
                "direction": "O"
              },
              "outR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "outG": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "outB": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "guardBandEnable": {
                "direction": "O"
              },
              "guardBandType": {
                "direction": "O"
              },
              "controlChannel0Blue": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "controlChannel1Green": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "controlChannel2Red": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "isTERC4Region": {
                "direction": "O"
              },
              "TERC4Character0": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TERC4Character1": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TERC4Character2": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_ScanoutLoadProcess_State": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_InternalScanX": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "DBG_InternalScanY": {
                "direction": "O",
                "left": "9",
                "right": "0"
              }
            }
          },
          "obuf_outputs_0": {
            "vlnv": "xilinx.com:module_ref:obuf_outputs:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_obuf_outputs_0_0",
            "xci_path": "ip\\MainDesign_obuf_outputs_0_0\\MainDesign_obuf_outputs_0_0.xci",
            "inst_hier_path": "ScanoutSystem/obuf_outputs_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "obuf_outputs",
              "boundary_crc": "0x0"
            },
            "ports": {
              "red_s": {
                "direction": "I"
              },
              "green_s": {
                "direction": "I"
              },
              "blue_s": {
                "direction": "I"
              },
              "cl_s": {
                "direction": "I"
              },
              "out_red_p": {
                "direction": "O"
              },
              "out_red_n": {
                "direction": "O"
              },
              "out_green_p": {
                "direction": "O"
              },
              "out_green_n": {
                "direction": "O"
              },
              "out_blue_p": {
                "direction": "O"
              },
              "out_blue_n": {
                "direction": "O"
              },
              "out_cl_p": {
                "direction": "O"
              },
              "out_cl_n": {
                "direction": "O"
              }
            }
          },
          "scanout_clk_25_175_x10": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "17",
            "xci_name": "MainDesign_clk_wiz_0_0",
            "xci_path": "ip\\MainDesign_clk_wiz_0_0\\MainDesign_clk_wiz_0_0.xci",
            "inst_hier_path": "ScanoutSystem/scanout_clk_25_175_x10",
            "has_run_ip_tcl": "true",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "MMCM"
              },
              "CLKIN1_JITTER_PS": {
                "value": "40.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "169.784"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "328.812"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "251.750"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "236.903"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "328.812"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "25.175"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "169.784"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "328.812"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "251.750"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "180"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_x10"
              },
              "CLK_OUT2_PORT": {
                "value": "pixelclk_x1"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_x10n"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "125.875"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "4.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "5.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "50"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "5"
              },
              "MMCM_CLKOUT2_PHASE": {
                "value": "180.000"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "25"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_IN_FREQ": {
                "value": "250"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "ScanOut_0_ScanoutReadRequestsFIFO": {
            "interface_ports": [
              "ScanoutReadRequestsFIFO",
              "ScanOutController/ScanoutReadRequestsFIFO"
            ]
          },
          "ScanOut_0_ScanoutReadResponses": {
            "interface_ports": [
              "ScanoutReadResponses",
              "ScanOutController/ScanoutReadResponses"
            ]
          }
        },
        "nets": {
          "CDC_Command_Scanout_0_SCANOUT_InvertOutputColor": {
            "ports": [
              "CDC_Command_Scanout/SCANOUT_InvertOutputColor",
              "ScanOutController/CMD_InvertOutputColor"
            ]
          },
          "CDC_Command_Scanout_0_SCANOUT_OutputColorChannels": {
            "ports": [
              "CDC_Command_Scanout/SCANOUT_OutputColorChannels",
              "ScanOutController/CMD_OutputColorChannels"
            ]
          },
          "CDC_Command_Scanout_0_SCANOUT_RenderTargetBaseAddr": {
            "ports": [
              "CDC_Command_Scanout/SCANOUT_RenderTargetBaseAddr",
              "ScanOutController/CMD_BaseRenderTargetAddr"
            ]
          },
          "CDC_Command_Scanout_0_SCANOUT_ScanEnable": {
            "ports": [
              "CDC_Command_Scanout/SCANOUT_ScanEnable",
              "ScanOutController/CMD_ScanoutEnable"
            ]
          },
          "CDC_Command_Scanout_CMD_VSync": {
            "ports": [
              "CDC_Command_Scanout/CMD_VSync",
              "CMD_VSync"
            ]
          },
          "CommandProcessor_0_SCANOUT_InvertOutputColor": {
            "ports": [
              "CMD_InvertOutputColor",
              "CDC_Command_Scanout/CMD_InvertOutputColor"
            ]
          },
          "CommandProcessor_0_SCANOUT_OutputColorChannels": {
            "ports": [
              "CMD_OutputColorChannels",
              "CDC_Command_Scanout/CMD_OutputColorChannels"
            ]
          },
          "CommandProcessor_0_SCANOUT_RenderTargetBaseAddr": {
            "ports": [
              "CMD_RenderTargetBaseAddr",
              "CDC_Command_Scanout/CMD_RenderTargetBaseAddr"
            ]
          },
          "CommandProcessor_0_SCANOUT_ScanEnable": {
            "ports": [
              "CMD_ScanEnable",
              "CDC_Command_Scanout/CMD_ScanEnable"
            ]
          },
          "HSyncPolarity_dout": {
            "ports": [
              "HSyncPolarity/dout",
              "ScanOutController/HSyncActivePolarity"
            ]
          },
          "MemorySystem_addn_ui_clkout1": {
            "ports": [
              "clk_250_000",
              "scanout_clk_25_175_x10/clk_in1"
            ]
          },
          "ScanOut_0_TERC4Character0": {
            "ports": [
              "ScanOutController/TERC4Character0",
              "dvid_0/TERC4Character0"
            ]
          },
          "ScanOut_0_TERC4Character1": {
            "ports": [
              "ScanOutController/TERC4Character1",
              "dvid_0/TERC4Character1"
            ]
          },
          "ScanOut_0_TERC4Character2": {
            "ports": [
              "ScanOutController/TERC4Character2",
              "dvid_0/TERC4Character2"
            ]
          },
          "ScanOut_0_blank": {
            "ports": [
              "ScanOutController/blank",
              "dvid_0/blank"
            ]
          },
          "ScanOut_0_controlChannel0Blue": {
            "ports": [
              "ScanOutController/controlChannel0Blue",
              "dvid_0/controlChannel0Blue"
            ]
          },
          "ScanOut_0_controlChannel1Green": {
            "ports": [
              "ScanOutController/controlChannel1Green",
              "dvid_0/controlChannel1Green"
            ]
          },
          "ScanOut_0_controlChannel2Red": {
            "ports": [
              "ScanOutController/controlChannel2Red",
              "dvid_0/controlChannel2Red"
            ]
          },
          "ScanOut_0_guardBandEnable": {
            "ports": [
              "ScanOutController/guardBandEnable",
              "dvid_0/guardBandEnable"
            ]
          },
          "ScanOut_0_guardBandType": {
            "ports": [
              "ScanOutController/guardBandType",
              "dvid_0/guardBandType"
            ]
          },
          "ScanOut_0_hsync": {
            "ports": [
              "ScanOutController/hsync",
              "dvid_0/hsync"
            ]
          },
          "ScanOut_0_isTERC4Region": {
            "ports": [
              "ScanOutController/isTERC4Region",
              "dvid_0/isTERC4Region"
            ]
          },
          "ScanOut_0_outB": {
            "ports": [
              "ScanOutController/outB",
              "dvid_0/blue_p"
            ]
          },
          "ScanOut_0_outG": {
            "ports": [
              "ScanOutController/outG",
              "dvid_0/green_p"
            ]
          },
          "ScanOut_0_outR": {
            "ports": [
              "ScanOutController/outR",
              "dvid_0/red_p"
            ]
          },
          "ScanOut_0_out_scanout_enable": {
            "ports": [
              "ScanOutController/out_scanout_enable",
              "dvid_0/scanout_en"
            ]
          },
          "ScanOut_0_vsync": {
            "ports": [
              "ScanOutController/vsync",
              "CDC_Command_Scanout/SCANOUT_VSync",
              "dvid_0/vsync"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "cmd_clk_333_250",
              "CDC_Command_Scanout/cmd_clk"
            ]
          },
          "dvid_0_blue_s": {
            "ports": [
              "dvid_0/blue_s",
              "obuf_outputs_0/blue_s"
            ]
          },
          "dvid_0_cl_s": {
            "ports": [
              "dvid_0/cl_s",
              "obuf_outputs_0/cl_s"
            ]
          },
          "dvid_0_green_s": {
            "ports": [
              "dvid_0/green_s",
              "obuf_outputs_0/green_s"
            ]
          },
          "dvid_0_red_s": {
            "ports": [
              "dvid_0/red_s",
              "obuf_outputs_0/red_s"
            ]
          },
          "ilconstant_0_dout1": {
            "ports": [
              "VSyncPolarity/dout",
              "ScanOutController/VSyncActivePolarity"
            ]
          },
          "obuf_outputs_0_out_blue_n": {
            "ports": [
              "obuf_outputs_0/out_blue_n",
              "tmds_blue_n"
            ]
          },
          "obuf_outputs_0_out_blue_p": {
            "ports": [
              "obuf_outputs_0/out_blue_p",
              "tmds_blue_p"
            ]
          },
          "obuf_outputs_0_out_cl_n": {
            "ports": [
              "obuf_outputs_0/out_cl_n",
              "tmds_cl_n"
            ]
          },
          "obuf_outputs_0_out_cl_p": {
            "ports": [
              "obuf_outputs_0/out_cl_p",
              "tmds_cl_p"
            ]
          },
          "obuf_outputs_0_out_green_n": {
            "ports": [
              "obuf_outputs_0/out_green_n",
              "tmds_green_n"
            ]
          },
          "obuf_outputs_0_out_green_p": {
            "ports": [
              "obuf_outputs_0/out_green_p",
              "tmds_green_p"
            ]
          },
          "obuf_outputs_0_out_red_n": {
            "ports": [
              "obuf_outputs_0/out_red_n",
              "tmds_red_n"
            ]
          },
          "obuf_outputs_0_out_red_p": {
            "ports": [
              "obuf_outputs_0/out_red_p",
              "tmds_red_p"
            ]
          },
          "scanout_clk_25_175_x10_clk_x10": {
            "ports": [
              "scanout_clk_25_175_x10/clk_x10",
              "clk_x10",
              "dvid_0/clk_x10",
              "CDC_Command_Scanout/scanout_clk",
              "ScanOutController/clk_x10"
            ]
          },
          "scanout_clk_25_175_x10_clk_x10n": {
            "ports": [
              "scanout_clk_25_175_x10/clk_x10n",
              "dvid_0/clk_x10n"
            ]
          },
          "scanout_clk_25_175_x10_pixelclk_x1": {
            "ports": [
              "scanout_clk_25_175_x10/pixelclk_x1",
              "dvid_0/clk_pixel_x1"
            ]
          }
        }
      },
      "StatsSystem": {
        "interface_ports": {
          "StatsWriteRequestsFIFO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "STAT_SampleData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CMD_PresentSignal": {
            "direction": "I"
          },
          "CMD_SetNewStatsConfig": {
            "direction": "I"
          },
          "CMD_WriteFrameStatsAddress": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_EnableEventTimestamps": {
            "direction": "I"
          },
          "CMD_WriteEventTimestampsAddress": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_WriteEventTimestampOrders": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "CMD_CountTimestampsMemoryWrites": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CMD_CountTimestampsOrdersMemoryWrites": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CMD_StatsSaveComplete": {
            "direction": "O"
          },
          "VBB_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VBB_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VBB_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VBB_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "VSHADER_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VSHADER_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VSHADER_CyclesExecShaderCode": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VSHADER_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "VSHADER_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IA_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_CyclesLoadingDataToCache": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IA_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CLIP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLIP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRISETUP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRISETUP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RAST_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_CyclesWaitingForTriWorkCache": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RAST_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DINTERP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DINTERP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DINTERP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DINTERP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "INTERP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "INTERP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "INTERP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "INTERP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TEXSAMP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TEXSAMP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TEXSAMP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TEXSAMP_CyclesWaitingCacheLoad": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TEXSAMP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ROP_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CyclesWaitingForOutput": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CyclesWaitingForMemoryRead": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CountCacheHits": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CountCacheMisses": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ROP_CurrentDrawEventID": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CMD_CyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CMD_CyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_ReadCyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_ReadCyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_WriteCyclesIdle": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_WriteCyclesSpentWorking": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemReadCountBytesTransferred": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemReadCountTransactions": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemReadCountNonScanoutBytesTransferred": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemReadCountNonScanoutTransactions": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemWriteCountBytesTransferred": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "MEM_MemWriteCountTransactions": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "StatsDataCache": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_6",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_6\\MainDesign_blk_mem_gen_0_6.xci",
            "inst_hier_path": "StatsSystem/StatsDataCache",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "StatsWriteOrderNibblesFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_fifo_generator_0_13",
            "xci_path": "ip\\MainDesign_fifo_generator_0_13\\MainDesign_fifo_generator_0_13.xci",
            "inst_hier_path": "StatsSystem/StatsWriteOrderNibblesFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Depth": {
                "value": "8192"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              }
            }
          },
          "StatsDataSampler_0": {
            "vlnv": "xilinx.com:module_ref:StatsDataSampler:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_StatsDataSampler_0_0",
            "xci_path": "ip\\MainDesign_StatsDataSampler_0_0\\MainDesign_StatsDataSampler_0_0.xci",
            "inst_hier_path": "StatsSystem/StatsDataSampler_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "StatsDataSampler",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "SamplingCache": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "DIN": {
                    "physical_name": "SamplingCache_dina",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "SamplingCache_wea",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "SamplingCache_addra",
                    "direction": "O",
                    "left": "9",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "SamplingCache_clk",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "SamplingCache",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "STAT_SamplingIntervalCycles": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "STAT_SampleData": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "STAT_CurrentWriteIndex": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "STAT_Reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "StatsCollector_0": {
            "vlnv": "xilinx.com:module_ref:StatsCollector:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_StatsCollector_0_0",
            "xci_path": "ip\\MainDesign_StatsCollector_0_0\\MainDesign_StatsCollector_0_0.xci",
            "inst_hier_path": "StatsSystem/StatsCollector_0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "StatsCollector",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "StatsWriteRequestsFIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "MEM_StatsWriteRequestsFIFO_wr_data",
                    "direction": "O",
                    "left": "293",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "MEM_StatsWriteRequestsFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "MEM_StatsWriteRequestsFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "StatsWriteOrderNibblesFIFO_WR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_wr_data",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_full",
                    "direction": "I"
                  }
                }
              },
              "StatsWriteOrderNibblesFIFO_RD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_rd_data",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "STAT_WriteOrderNibblesFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "SamplerCache": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "SAMP_cache_enb",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "SAMP_cache_doutb",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "SAMP_cache_addrb",
                    "direction": "O",
                    "left": "9",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "SAMP_cache_clk",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "StatsWriteRequestsFIFO:StatsWriteOrderNibblesFIFO_WR:StatsWriteOrderNibblesFIFO_RD:SamplerCache",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "CMD_PresentSignal": {
                "direction": "I"
              },
              "CMD_SetNewStatsConfig": {
                "direction": "I"
              },
              "CMD_WriteFrameStatsAddress": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_EnableEventTimestamps": {
                "direction": "I"
              },
              "CMD_WriteEventTimestampsAddress": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_WriteEventTimestampOrders": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "CMD_CountTimestampsMemoryWrites": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "CMD_CountTimestampsOrdersMemoryWrites": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "CMD_StatsSaveComplete": {
                "direction": "O"
              },
              "STAT_ResetWriteOrderNibblesFIFO": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "SAMP_SamplingIntervalCycles": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "SAMP_CurrentWriteIndex": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "SAMP_Reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "VBB_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VBB_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VBB_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VBB_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "VSHADER_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VSHADER_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VSHADER_CyclesExecShaderCode": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VSHADER_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "VSHADER_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "IA_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IA_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IA_CyclesLoadingDataToCache": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IA_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "IA_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "CLIP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLIP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLIP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLIP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TRISETUP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TRISETUP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TRISETUP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TRISETUP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "RAST_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RAST_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RAST_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RAST_CyclesWaitingForTriWorkCache": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RAST_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DINTERP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DINTERP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DINTERP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DINTERP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "INTERP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "INTERP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "INTERP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "INTERP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TEXSAMP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TEXSAMP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TEXSAMP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TEXSAMP_CyclesWaitingCacheLoad": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TEXSAMP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ROP_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CyclesWaitingForOutput": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CyclesWaitingForMemoryRead": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CountCacheHits": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CountCacheMisses": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ROP_CurrentDrawEventID": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "CMD_CyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CMD_CyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_ReadCyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_ReadCyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_WriteCyclesIdle": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_WriteCyclesSpentWorking": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemReadCountBytesTransferred": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemReadCountTransactions": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemReadCountNonScanoutBytesTransferred": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemReadCountNonScanoutTransactions": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemWriteCountBytesTransferred": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "MEM_MemWriteCountTransactions": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DBG_CurrentState": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_EventsWriteIsReady": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "DBG_EventsWriteIsReadyAck": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "DBG_CurrentWriteOrderNibbles": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_CurrentWriteData": {
                "direction": "O",
                "left": "293",
                "right": "0"
              },
              "DBG_CurrentWriteEn": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "StatsCollector_0_SamplerCache": {
            "interface_ports": [
              "StatsDataCache/BRAM_PORTB",
              "StatsCollector_0/SamplerCache"
            ]
          },
          "StatsCollector_0_StatsWriteOrderNibblesFIFO_RD": {
            "interface_ports": [
              "StatsWriteOrderNibblesFIFO/FIFO_READ",
              "StatsCollector_0/StatsWriteOrderNibblesFIFO_RD"
            ]
          },
          "StatsCollector_0_StatsWriteOrderNibblesFIFO_WR": {
            "interface_ports": [
              "StatsCollector_0/StatsWriteOrderNibblesFIFO_WR",
              "StatsWriteOrderNibblesFIFO/FIFO_WRITE"
            ]
          },
          "StatsCollector_0_StatsWriteRequestsFIFO": {
            "interface_ports": [
              "StatsWriteRequestsFIFO",
              "StatsCollector_0/StatsWriteRequestsFIFO"
            ]
          },
          "StatsDataSampler_0_SamplingCache": {
            "interface_ports": [
              "StatsDataSampler_0/SamplingCache",
              "StatsDataCache/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "AttrInterpolator_0_STAT_CurrentDrawEventID": {
            "ports": [
              "INTERP_CurrentDrawEventID",
              "StatsCollector_0/INTERP_CurrentDrawEventID"
            ]
          },
          "AttrInterpolator_0_STAT_CyclesIdle": {
            "ports": [
              "INTERP_CyclesIdle",
              "StatsCollector_0/INTERP_CyclesIdle"
            ]
          },
          "AttrInterpolator_0_STAT_CyclesSpentWorking": {
            "ports": [
              "INTERP_CyclesSpentWorking",
              "StatsCollector_0/INTERP_CyclesSpentWorking"
            ]
          },
          "AttrInterpolator_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "INTERP_CyclesWaitingForOutput",
              "StatsCollector_0/INTERP_CyclesWaitingForOutput"
            ]
          },
          "ClipUnit_0_STAT_CurrentDrawEventID": {
            "ports": [
              "CLIP_CurrentDrawEventID",
              "StatsCollector_0/CLIP_CurrentDrawEventID"
            ]
          },
          "ClipUnit_0_STAT_CyclesIdle": {
            "ports": [
              "CLIP_CyclesIdle",
              "StatsCollector_0/CLIP_CyclesIdle"
            ]
          },
          "ClipUnit_0_STAT_CyclesSpentWorking": {
            "ports": [
              "CLIP_CyclesSpentWorking",
              "StatsCollector_0/CLIP_CyclesSpentWorking"
            ]
          },
          "ClipUnit_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "CLIP_CyclesWaitingForOutput",
              "StatsCollector_0/CLIP_CyclesWaitingForOutput"
            ]
          },
          "CommandProcessor_0_STAT_CurrentCommandIndex": {
            "ports": [
              "STAT_SampleData",
              "StatsDataSampler_0/STAT_SampleData"
            ]
          },
          "CommandProcessor_0_STAT_CyclesIdle": {
            "ports": [
              "CMD_CyclesIdle",
              "StatsCollector_0/CMD_CyclesIdle"
            ]
          },
          "CommandProcessor_0_STAT_CyclesSpentWorking": {
            "ports": [
              "CMD_CyclesSpentWorking",
              "StatsCollector_0/CMD_CyclesSpentWorking"
            ]
          },
          "CommandProcessor_0_STAT_EnableEventTimestamps": {
            "ports": [
              "CMD_EnableEventTimestamps",
              "StatsCollector_0/CMD_EnableEventTimestamps"
            ]
          },
          "CommandProcessor_0_STAT_PresentSignal": {
            "ports": [
              "CMD_PresentSignal",
              "StatsCollector_0/CMD_PresentSignal"
            ]
          },
          "CommandProcessor_0_STAT_SetNewStatsConfig": {
            "ports": [
              "CMD_SetNewStatsConfig",
              "StatsCollector_0/CMD_SetNewStatsConfig"
            ]
          },
          "CommandProcessor_0_STAT_WriteEventTimestampOrders": {
            "ports": [
              "CMD_WriteEventTimestampOrders",
              "StatsCollector_0/CMD_WriteEventTimestampOrders"
            ]
          },
          "CommandProcessor_0_STAT_WriteEventTimestampsAddress": {
            "ports": [
              "CMD_WriteEventTimestampsAddress",
              "StatsCollector_0/CMD_WriteEventTimestampsAddress"
            ]
          },
          "CommandProcessor_0_STAT_WriteFrameStatsAddress": {
            "ports": [
              "CMD_WriteFrameStatsAddress",
              "StatsCollector_0/CMD_WriteFrameStatsAddress"
            ]
          },
          "DepthInterpolator_0_STAT_CurrentDrawEventID": {
            "ports": [
              "DINTERP_CurrentDrawEventID",
              "StatsCollector_0/DINTERP_CurrentDrawEventID"
            ]
          },
          "DepthInterpolator_0_STAT_CyclesIdle": {
            "ports": [
              "DINTERP_CyclesIdle",
              "StatsCollector_0/DINTERP_CyclesIdle"
            ]
          },
          "DepthInterpolator_0_STAT_CyclesSpentWorking": {
            "ports": [
              "DINTERP_CyclesSpentWorking",
              "StatsCollector_0/DINTERP_CyclesSpentWorking"
            ]
          },
          "DepthInterpolator_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "DINTERP_CyclesWaitingForOutput",
              "StatsCollector_0/DINTERP_CyclesWaitingForOutput"
            ]
          },
          "InputAssembler2_0_STAT_CurrentDrawEventID": {
            "ports": [
              "IA_CurrentDrawEventID",
              "StatsCollector_0/IA_CurrentDrawEventID"
            ]
          },
          "InputAssembler2_0_STAT_CyclesIdle": {
            "ports": [
              "IA_CyclesIdle",
              "StatsCollector_0/IA_CyclesIdle"
            ]
          },
          "InputAssembler2_0_STAT_CyclesLoadingDataToCache": {
            "ports": [
              "IA_CyclesLoadingDataToCache",
              "StatsCollector_0/IA_CyclesLoadingDataToCache"
            ]
          },
          "InputAssembler2_0_STAT_CyclesSpentWorking": {
            "ports": [
              "IA_CyclesSpentWorking",
              "StatsCollector_0/IA_CyclesSpentWorking"
            ]
          },
          "InputAssembler2_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "IA_CyclesWaitingForOutput",
              "StatsCollector_0/IA_CyclesWaitingForOutput"
            ]
          },
          "MemorySystem_STAT_MemReadCountBytesTransferred": {
            "ports": [
              "MEM_MemReadCountBytesTransferred",
              "StatsCollector_0/MEM_MemReadCountBytesTransferred"
            ]
          },
          "MemorySystem_STAT_MemReadCountNonScanoutBytesTransferred": {
            "ports": [
              "MEM_MemReadCountNonScanoutBytesTransferred",
              "StatsCollector_0/MEM_MemReadCountNonScanoutBytesTransferred"
            ]
          },
          "MemorySystem_STAT_MemReadCountNonScanoutTransactions": {
            "ports": [
              "MEM_MemReadCountNonScanoutTransactions",
              "StatsCollector_0/MEM_MemReadCountNonScanoutTransactions"
            ]
          },
          "MemorySystem_STAT_MemReadCountTransactions": {
            "ports": [
              "MEM_MemReadCountTransactions",
              "StatsCollector_0/MEM_MemReadCountTransactions"
            ]
          },
          "MemorySystem_STAT_MemReadCyclesIdle": {
            "ports": [
              "MEM_ReadCyclesIdle",
              "StatsCollector_0/MEM_ReadCyclesIdle"
            ]
          },
          "MemorySystem_STAT_MemReadCyclesSpentWorking": {
            "ports": [
              "MEM_ReadCyclesSpentWorking",
              "StatsCollector_0/MEM_ReadCyclesSpentWorking"
            ]
          },
          "MemorySystem_STAT_MemWriteCountBytesTransferred": {
            "ports": [
              "MEM_MemWriteCountBytesTransferred",
              "StatsCollector_0/MEM_MemWriteCountBytesTransferred"
            ]
          },
          "MemorySystem_STAT_MemWriteCountTransactions": {
            "ports": [
              "MEM_MemWriteCountTransactions",
              "StatsCollector_0/MEM_MemWriteCountTransactions"
            ]
          },
          "MemorySystem_STAT_MemWriteCyclesIdle": {
            "ports": [
              "MEM_WriteCyclesIdle",
              "StatsCollector_0/MEM_WriteCyclesIdle"
            ]
          },
          "MemorySystem_STAT_MemWriteCyclesSpentWorking": {
            "ports": [
              "MEM_WriteCyclesSpentWorking",
              "StatsCollector_0/MEM_WriteCyclesSpentWorking"
            ]
          },
          "ROP_0_STAT_CountCacheHits": {
            "ports": [
              "ROP_CountCacheHits",
              "StatsCollector_0/ROP_CountCacheHits"
            ]
          },
          "ROP_0_STAT_CountCacheMisses": {
            "ports": [
              "ROP_CountCacheMisses",
              "StatsCollector_0/ROP_CountCacheMisses"
            ]
          },
          "ROP_0_STAT_CurrentDrawEventID": {
            "ports": [
              "ROP_CurrentDrawEventID",
              "StatsCollector_0/ROP_CurrentDrawEventID"
            ]
          },
          "ROP_0_STAT_CyclesIdle": {
            "ports": [
              "ROP_CyclesIdle",
              "StatsCollector_0/ROP_CyclesIdle"
            ]
          },
          "ROP_0_STAT_CyclesSpentWorking": {
            "ports": [
              "ROP_CyclesSpentWorking",
              "StatsCollector_0/ROP_CyclesSpentWorking"
            ]
          },
          "ROP_0_STAT_CyclesWaitingForMemoryRead": {
            "ports": [
              "ROP_CyclesWaitingForMemoryRead",
              "StatsCollector_0/ROP_CyclesWaitingForMemoryRead"
            ]
          },
          "ROP_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "ROP_CyclesWaitingForOutput",
              "StatsCollector_0/ROP_CyclesWaitingForOutput"
            ]
          },
          "Rasterizer_0_STAT_CurrentDrawEventID": {
            "ports": [
              "RAST_CurrentDrawEventID",
              "StatsCollector_0/RAST_CurrentDrawEventID"
            ]
          },
          "Rasterizer_0_STAT_CyclesIdle": {
            "ports": [
              "RAST_CyclesIdle",
              "StatsCollector_0/RAST_CyclesIdle"
            ]
          },
          "Rasterizer_0_STAT_CyclesSpentWorking": {
            "ports": [
              "RAST_CyclesSpentWorking",
              "StatsCollector_0/RAST_CyclesSpentWorking"
            ]
          },
          "Rasterizer_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "RAST_CyclesWaitingForOutput",
              "StatsCollector_0/RAST_CyclesWaitingForOutput"
            ]
          },
          "Rasterizer_0_STAT_CyclesWaitingForTriWorkCache": {
            "ports": [
              "RAST_CyclesWaitingForTriWorkCache",
              "StatsCollector_0/RAST_CyclesWaitingForTriWorkCache"
            ]
          },
          "ShaderCoreSystem_STAT_CurrentDrawEventID": {
            "ports": [
              "VSHADER_CurrentDrawEventID",
              "StatsCollector_0/VSHADER_CurrentDrawEventID"
            ]
          },
          "ShaderCoreSystem_STAT_CyclesExecShaderCode": {
            "ports": [
              "VSHADER_CyclesExecShaderCode",
              "StatsCollector_0/VSHADER_CyclesExecShaderCode"
            ]
          },
          "ShaderCoreSystem_STAT_CyclesIdle": {
            "ports": [
              "VSHADER_CyclesIdle",
              "StatsCollector_0/VSHADER_CyclesIdle"
            ]
          },
          "ShaderCoreSystem_STAT_CyclesSpentWorking": {
            "ports": [
              "VSHADER_CyclesSpentWorking",
              "StatsCollector_0/VSHADER_CyclesSpentWorking"
            ]
          },
          "ShaderCoreSystem_STAT_CyclesWaitingForOutput": {
            "ports": [
              "VSHADER_CyclesWaitingForOutput",
              "StatsCollector_0/VSHADER_CyclesWaitingForOutput"
            ]
          },
          "StatsCollector_0_CMD_CountTimestampsMemoryWrites": {
            "ports": [
              "StatsCollector_0/CMD_CountTimestampsMemoryWrites",
              "CMD_CountTimestampsMemoryWrites"
            ]
          },
          "StatsCollector_0_CMD_CountTimestampsOrdersMemoryWrites": {
            "ports": [
              "StatsCollector_0/CMD_CountTimestampsOrdersMemoryWrites",
              "CMD_CountTimestampsOrdersMemoryWrites"
            ]
          },
          "StatsCollector_0_CMD_StatsSaveComplete": {
            "ports": [
              "StatsCollector_0/CMD_StatsSaveComplete",
              "CMD_StatsSaveComplete"
            ]
          },
          "StatsCollector_0_SAMP_Reset": {
            "ports": [
              "StatsCollector_0/SAMP_Reset",
              "StatsDataSampler_0/STAT_Reset"
            ]
          },
          "StatsCollector_0_SAMP_SamplingIntervalCycles": {
            "ports": [
              "StatsCollector_0/SAMP_SamplingIntervalCycles",
              "StatsDataSampler_0/STAT_SamplingIntervalCycles"
            ]
          },
          "StatsCollector_0_STAT_ResetWriteOrderNibblesFIFO": {
            "ports": [
              "StatsCollector_0/STAT_ResetWriteOrderNibblesFIFO",
              "StatsWriteOrderNibblesFIFO/srst"
            ]
          },
          "StatsDataSampler_0_STAT_CurrentWriteIndex": {
            "ports": [
              "StatsDataSampler_0/STAT_CurrentWriteIndex",
              "StatsCollector_0/SAMP_CurrentWriteIndex"
            ]
          },
          "TexSample_0_STAT_CurrentDrawEventID": {
            "ports": [
              "TEXSAMP_CurrentDrawEventID",
              "StatsCollector_0/TEXSAMP_CurrentDrawEventID"
            ]
          },
          "TexSample_0_STAT_CyclesIdle": {
            "ports": [
              "TEXSAMP_CyclesIdle",
              "StatsCollector_0/TEXSAMP_CyclesIdle"
            ]
          },
          "TexSample_0_STAT_CyclesSpentWorking": {
            "ports": [
              "TEXSAMP_CyclesSpentWorking",
              "StatsCollector_0/TEXSAMP_CyclesSpentWorking"
            ]
          },
          "TexSample_0_STAT_CyclesWaitingCacheLoad": {
            "ports": [
              "TEXSAMP_CyclesWaitingCacheLoad",
              "StatsCollector_0/TEXSAMP_CyclesWaitingCacheLoad"
            ]
          },
          "TexSample_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "TEXSAMP_CyclesWaitingForOutput",
              "StatsCollector_0/TEXSAMP_CyclesWaitingForOutput"
            ]
          },
          "TriSetup_0_STAT_CurrentDrawEventID": {
            "ports": [
              "TRISETUP_CurrentDrawEventID",
              "StatsCollector_0/TRISETUP_CurrentDrawEventID"
            ]
          },
          "TriSetup_0_STAT_CyclesIdle": {
            "ports": [
              "TRISETUP_CyclesIdle",
              "StatsCollector_0/TRISETUP_CyclesIdle"
            ]
          },
          "TriSetup_0_STAT_CyclesSpentWorking": {
            "ports": [
              "TRISETUP_CyclesSpentWorking",
              "StatsCollector_0/TRISETUP_CyclesSpentWorking"
            ]
          },
          "TriSetup_0_STAT_CyclesWaitingForOutput": {
            "ports": [
              "TRISETUP_CyclesWaitingForOutput",
              "StatsCollector_0/TRISETUP_CyclesWaitingForOutput"
            ]
          },
          "VertexBatchBuilder_STAT_CurrentDrawEventID": {
            "ports": [
              "VBB_CurrentDrawEventID",
              "StatsCollector_0/VBB_CurrentDrawEventID"
            ]
          },
          "VertexBatchBuilder_STAT_CyclesIdle": {
            "ports": [
              "VBB_CyclesIdle",
              "StatsCollector_0/VBB_CyclesIdle"
            ]
          },
          "VertexBatchBuilder_STAT_CyclesSpentWorking": {
            "ports": [
              "VBB_CyclesSpentWorking",
              "StatsCollector_0/VBB_CyclesSpentWorking"
            ]
          },
          "VertexBatchBuilder_STAT_CyclesWaitingForOutput": {
            "ports": [
              "VBB_CyclesWaitingForOutput",
              "StatsCollector_0/VBB_CyclesWaitingForOutput"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "clk",
              "StatsWriteOrderNibblesFIFO/clk",
              "StatsCollector_0/clk",
              "StatsDataSampler_0/clk"
            ]
          }
        }
      },
      "NetworkPacketSystem": {
        "interface_ports": {
          "RECV_PKTS_FIFO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
            "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "RETURN_PKTS_FIFO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
            "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "mdio_mdc": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "sgmii_lvds": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "sgmii_phyclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "clk_333_250": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "clk_333_250_to_10_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "17",
            "xci_name": "MainDesign_clk_wiz_0_1",
            "xci_path": "ip\\MainDesign_clk_wiz_0_1\\MainDesign_clk_wiz_0_1.xci",
            "inst_hier_path": "NetworkPacketSystem/clk_333_250_to_10_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "347.689"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "416.311"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "10"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out10_0"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "100.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "107.500"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "31"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "EthernetMDIOController": {
            "vlnv": "xilinx.com:module_ref:EthernetMDIOController:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_EthernetMDIOControll_0_0",
            "xci_path": "ip\\MainDesign_EthernetMDIOControll_0_0\\MainDesign_EthernetMDIOControll_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/EthernetMDIOController",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "EthernetMDIOController",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "MDIO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
                "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "2500000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "MDIO_I": {
                    "physical_name": "mdio_i",
                    "direction": "O"
                  },
                  "MDIO_O": {
                    "physical_name": "mdio_o",
                    "direction": "I"
                  },
                  "MDIO_T": {
                    "physical_name": "mdio_t",
                    "direction": "I"
                  },
                  "MDC": {
                    "physical_name": "mdio_clk",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clkin25": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "2500000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "MDIO",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ClockDivider4_1_0_0_clkout25",
                    "value_src": "default_prop"
                  }
                }
              },
              "mdio_t_ctrl": {
                "direction": "O"
              },
              "registerReadData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "registerReadReady": {
                "direction": "O"
              },
              "registerWriteComplete": {
                "direction": "O"
              },
              "newRequestPHYAddress": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "newRequestDevTypeRegister": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "newRequestRegister": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "newRequestData": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "newRequestIsWrite": {
                "direction": "I"
              },
              "newRequestStart": {
                "direction": "I"
              },
              "DBG_BitsRemaining": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "DBG_InProgressRead": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_EthMDIO_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              }
            }
          },
          "ValidPacketsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_fifo_generator_0_1",
            "xci_path": "ip\\MainDesign_fifo_generator_0_1\\MainDesign_fifo_generator_0_1.xci",
            "inst_hier_path": "NetworkPacketSystem/ValidPacketsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Full_Threshold_Assert_Value": {
                "value": "345"
              },
              "Input_Data_Width": {
                "value": "88"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "SGMII_PHY_Bringup_MDIO": {
            "vlnv": "xilinx.com:module_ref:SGMII_PHY_Bringup_MDIO:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_SGMII_PHY_Bringup_MD_0_0",
            "xci_path": "ip\\MainDesign_SGMII_PHY_Bringup_MD_0_0\\MainDesign_SGMII_PHY_Bringup_MD_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/SGMII_PHY_Bringup_MDIO",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "SGMII_PHY_Bringup_MDIO",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clkin25": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "2500000",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ClockDivider4_1_0_0_clkout25",
                    "value_src": "default_prop"
                  }
                }
              },
              "dbgRst": {
                "direction": "I"
              },
              "registerReadData": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "registerReadReady": {
                "direction": "I"
              },
              "registerWriteComplete": {
                "direction": "I"
              },
              "newRequestPHYAddress": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "newRequestDevTypeRegister": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "newRequestRegister": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "newRequestData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "newRequestIsWrite": {
                "direction": "O"
              },
              "newRequestStart": {
                "direction": "O"
              },
              "phyBringupComplete": {
                "direction": "O"
              },
              "DBG_RegReadIndex": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RegReadData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_RegPCSPMAReadIndex": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RegPCSPMAReadData": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_Bringup_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              }
            }
          },
          "CDC_EthernetController1": {
            "vlnv": "xilinx.com:module_ref:CDC_EthernetController_NetPktProcessor:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_CDC_EthernetControll_1_0",
            "xci_path": "ip\\MainDesign_CDC_EthernetControll_1_0\\MainDesign_CDC_EthernetControll_1_0.xci",
            "inst_hier_path": "NetworkPacketSystem/CDC_EthernetController1",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "CDC_EthernetController_NetPktProcessor",
              "boundary_crc": "0x0"
            },
            "ports": {
              "Out_clk333": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "Out_Signal": {
                "direction": "O"
              },
              "In_clk125": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_gig_ethernet_pcs_pma_0_0_clk125_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "In_Signal": {
                "direction": "I"
              }
            }
          },
          "NetProtoSendRetransmitBRAM": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_7",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_7\\MainDesign_blk_mem_gen_0_7.xci",
            "inst_hier_path": "NetworkPacketSystem/NetProtoSendRetransmitBRAM",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "ClockDividerx4_10_to_2_5": {
            "vlnv": "xilinx.com:module_ref:ClockDivider4_1:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_ClockDivider4_1_0_0",
            "xci_path": "ip\\MainDesign_ClockDivider4_1_0_0\\MainDesign_ClockDivider4_1_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/ClockDividerx4_10_to_2_5",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ClockDivider4_1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clkin100": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "10000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_clk_wiz_0_1_clk_out10_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "clkout25": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "2500000",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "NetProtoPacketProcessor": {
            "vlnv": "xilinx.com:module_ref:NetProtoPacketProcessor:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_NetProtoPacketProces_0_0",
            "xci_path": "ip\\MainDesign_NetProtoPacketProces_0_0\\MainDesign_NetProtoPacketProces_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/NetProtoPacketProcessor",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "NetProtoPacketProcessor",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "recv_pkt_header": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "recv_pkt_header_rd_data",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "recv_pkt_header_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "recv_pkt_header_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "recv_pkt_header_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "recv_pkt_data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "recv_pkt_data_rd_data",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "recv_pkt_data_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "recv_pkt_data_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "recv_pkt_data_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "send_pkt_header": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "send_pkt_header_wr_data",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "send_pkt_header_wr_en",
                    "direction": "O"
                  }
                }
              },
              "send_pkt_data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "send_pkt_data_wr_data",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "send_pkt_data_wr_en",
                    "direction": "O"
                  }
                }
              },
              "validPacketsFIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "validPacketsFIFO_wr_data",
                    "direction": "O",
                    "left": "87",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "validPacketsFIFO_wr_en",
                    "direction": "O"
                  },
                  "FULL": {
                    "physical_name": "validPacketsFIFO_full",
                    "direction": "I"
                  },
                  "ALMOST_FULL": {
                    "physical_name": "validPacketsFIFO_prog_full",
                    "direction": "I"
                  }
                }
              },
              "returnPacketsFIFO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "returnPacketsFIFO_rd_data",
                    "direction": "I",
                    "left": "87",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "returnPacketsFIFO_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "returnPacketsFIFO_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "returnPacketsFIFO_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "SendPacketBRAMW": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "sendBRAM_ena",
                    "direction": "O"
                  },
                  "DIN": {
                    "physical_name": "sendBRAM_dina",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "sendBRAM_wea",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "sendBRAM_addra",
                    "direction": "O",
                    "left": "8",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "sendBRAM_clka",
                    "direction": "O"
                  }
                }
              },
              "SendPacketBRAMR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "sendBRAM_enb",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "sendBRAM_doutb",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "sendBRAM_addrb",
                    "direction": "O",
                    "left": "8",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "sendBRAM_clkb",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk333_250": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "recv_pkt_header:recv_pkt_data:send_pkt_header:send_pkt_data:validPacketsFIFO:returnPacketsFIFO:SendPacketBRAMW:SendPacketBRAMR",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "send_pkt_header_prog_full": {
                "direction": "I"
              },
              "send_pkt_data_count": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "ETHCTRL_SendReady": {
                "direction": "I"
              },
              "ETHCTRL_RecvReady": {
                "direction": "I"
              },
              "STAT_SendSessionPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_RecvSessionPacketsValid": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_RecvSessionPacketsInvalid": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_RecvSessionPacketsDropped": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_NetPkt_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_SendFIFOState": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RecvFIFOState": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RecvSessionParseState": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_SendPacketState": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_recvSendReplyPacket": {
                "direction": "O"
              },
              "DBG_sendReplyAck": {
                "direction": "O"
              },
              "DBG_sendHandlingReply": {
                "direction": "O"
              },
              "DBG_recvPacketData": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "DBG_recvCurrentSubpacketOffset": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_recvCurrentSubpacket": {
                "direction": "O",
                "left": "71",
                "right": "0"
              },
              "DBG_recvValid_Session": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_recvHeaderChecksum": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_discardPacketReason": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "DBG_sendLastAckedPacketID": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_recvLastSendAckedPacketID": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_recvLastAckedPacketID": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_sendCyclesBetweenAutoResends": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "DBG_recvCurrentSubpacketIndex": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_recvCurrentPacketLength": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DBG_returnPacketsFIFO_empty": {
                "direction": "O"
              },
              "DBG_returnPacketsFIFO_rd_en": {
                "direction": "O"
              },
              "DBG_returnPacketsFIFO_rd_data": {
                "direction": "O",
                "left": "87",
                "right": "0"
              },
              "DBG_sendHasUnackedSentPacket": {
                "direction": "O"
              },
              "DBG_send_pkt_header_prog_full": {
                "direction": "O"
              }
            }
          },
          "ReturnPacketsFIFO": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_fifo_generator_0_2",
            "xci_path": "ip\\MainDesign_fifo_generator_0_2\\MainDesign_fifo_generator_0_2.xci",
            "inst_hier_path": "NetworkPacketSystem/ReturnPacketsFIFO",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Full_Threshold_Assert_Value": {
                "value": "505"
              },
              "Input_Data_Width": {
                "value": "88"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "CDC_EthernetController0": {
            "vlnv": "xilinx.com:module_ref:CDC_EthernetController_NetPktProcessor:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_CDC_EthernetControll_0_0",
            "xci_path": "ip\\MainDesign_CDC_EthernetControll_0_0\\MainDesign_CDC_EthernetControll_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/CDC_EthernetController0",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "CDC_EthernetController_NetPktProcessor",
              "boundary_crc": "0x0"
            },
            "ports": {
              "Out_clk333": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "333250000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "Out_Signal": {
                "direction": "O"
              },
              "In_clk125": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_gig_ethernet_pcs_pma_0_0_clk125_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "In_Signal": {
                "direction": "I"
              }
            }
          },
          "recv_pkt_header_fifo": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_fifo_generator_0_14",
            "xci_path": "ip\\MainDesign_fifo_generator_0_14\\MainDesign_fifo_generator_0_14.xci",
            "inst_hier_path": "NetworkPacketSystem/recv_pkt_header_fifo",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "Full_Threshold_Assert_Value": {
                "value": "509"
              },
              "Input_Data_Width": {
                "value": "32"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Read_Clock_Frequency": {
                "value": "333"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Write_Clock_Frequency": {
                "value": "125"
              }
            }
          },
          "recv_pkt_data_fifo": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_recv_pkt_header_fifo_0",
            "xci_path": "ip\\MainDesign_recv_pkt_header_fifo_0\\MainDesign_recv_pkt_header_fifo_0.xci",
            "inst_hier_path": "NetworkPacketSystem/recv_pkt_data_fifo",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "32"
              },
              "Input_Depth": {
                "value": "2048"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "No_Programmable_Full_Threshold"
              },
              "Reset_Pin": {
                "value": "false"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Use_Extra_Logic": {
                "value": "false"
              },
              "Write_Data_Count": {
                "value": "true"
              }
            }
          },
          "send_pkt_header_fifo": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_recv_pkt_header_fifo_1",
            "xci_path": "ip\\MainDesign_recv_pkt_header_fifo_1\\MainDesign_recv_pkt_header_fifo_1.xci",
            "inst_hier_path": "NetworkPacketSystem/send_pkt_header_fifo",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "Full_Threshold_Assert_Value": {
                "value": "511"
              },
              "Input_Data_Width": {
                "value": "32"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "Single_Programmable_Full_Threshold_Constant"
              },
              "Read_Clock_Frequency": {
                "value": "125"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Write_Clock_Frequency": {
                "value": "333"
              }
            }
          },
          "send_pkt_data_fifo": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "ip_revision": "14",
            "xci_name": "MainDesign_recv_pkt_data_fifo_0",
            "xci_path": "ip\\MainDesign_recv_pkt_data_fifo_0\\MainDesign_recv_pkt_data_fifo_0.xci",
            "inst_hier_path": "NetworkPacketSystem/send_pkt_data_fifo",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "32"
              },
              "Input_Depth": {
                "value": "2048"
              },
              "Output_Data_Width": {
                "value": "8"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Programmable_Full_Type": {
                "value": "No_Programmable_Full_Threshold"
              },
              "Reset_Pin": {
                "value": "false"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Use_Extra_Logic": {
                "value": "false"
              },
              "Write_Data_Count": {
                "value": "true"
              },
              "asymmetric_port_width": {
                "value": "true"
              }
            }
          },
          "DoNotReset": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "pkt_recv_scratch_mem": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "12",
            "xci_name": "MainDesign_blk_mem_gen_0_8",
            "xci_path": "ip\\MainDesign_blk_mem_gen_0_8\\MainDesign_blk_mem_gen_0_8.xci",
            "inst_hier_path": "NetworkPacketSystem/pkt_recv_scratch_mem",
            "has_run_ip_tcl": "true",
            "parameters": {
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "2048"
              },
              "Write_Width_A": {
                "value": "8"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "EthernetController3_0": {
            "vlnv": "xilinx.com:module_ref:EthernetController3:1.0",
            "ip_revision": "1",
            "xci_name": "MainDesign_EthernetController3_0_0",
            "xci_path": "ip\\MainDesign_EthernetController3_0_0\\MainDesign_EthernetController3_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/EthernetController3_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DEVICE_IPv4_ADDRESS_OCTET_0": {
                "value": "0xC0"
              },
              "DEVICE_IPv4_ADDRESS_OCTET_1": {
                "value": "0xA8"
              },
              "DEVICE_IPv4_ADDRESS_OCTET_2": {
                "value": "0x01"
              },
              "DEVICE_IPv4_ADDRESS_OCTET_3": {
                "value": "0xAB"
              },
              "DEVICE_MAC_ADDRESS_OCTET_0": {
                "value": "0x00"
              },
              "DEVICE_MAC_ADDRESS_OCTET_1": {
                "value": "0x0A"
              },
              "DEVICE_MAC_ADDRESS_OCTET_2": {
                "value": "0x35"
              },
              "DEVICE_MAC_ADDRESS_OCTET_3": {
                "value": "0x03"
              },
              "DEVICE_MAC_ADDRESS_OCTET_4": {
                "value": "0x78"
              },
              "DEVICE_MAC_ADDRESS_OCTET_5": {
                "value": "0xF1"
              },
              "PAYLOAD_MAGIC_HEADER_BYTE": {
                "value": "0xA5"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "EthernetController3",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "GMII": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gmii:1.0",
                "vlnv": "xilinx.com:interface:gmii_rtl:1.0",
                "port_maps": {
                  "TXD": {
                    "physical_name": "tx_data",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TX_EN": {
                    "physical_name": "tx_en",
                    "direction": "O"
                  },
                  "TX_ER": {
                    "physical_name": "tx_er",
                    "direction": "O"
                  },
                  "RXD": {
                    "physical_name": "rx_data",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "RX_DV": {
                    "physical_name": "rx_dv",
                    "direction": "I"
                  },
                  "RX_ER": {
                    "physical_name": "rx_er",
                    "direction": "I"
                  }
                }
              },
              "recv_pkt_header": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "recv_pkt_header_wr_data",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "recv_pkt_header_wr_en",
                    "direction": "O"
                  }
                }
              },
              "recv_pkt_data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
                "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0",
                "port_maps": {
                  "WR_DATA": {
                    "physical_name": "recv_pkt_data_wr_data",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WR_EN": {
                    "physical_name": "recv_pkt_data_wr_en",
                    "direction": "O"
                  }
                }
              },
              "send_pkt_header": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "send_pkt_header_rd_data",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "send_pkt_header_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "send_pkt_header_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "send_pkt_header_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "send_pkt_data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:fifo_read:1.0",
                "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0",
                "port_maps": {
                  "RD_DATA": {
                    "physical_name": "send_pkt_data_rd_data",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "RD_EN": {
                    "physical_name": "send_pkt_data_rd_en",
                    "direction": "O"
                  },
                  "EMPTY": {
                    "physical_name": "send_pkt_data_empty",
                    "direction": "I"
                  },
                  "ALMOST_EMPTY": {
                    "physical_name": "send_pkt_data_almost_empty",
                    "direction": "I"
                  }
                }
              },
              "RecvScratchWRA": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "recv_scratch_ena",
                    "direction": "O"
                  },
                  "DIN": {
                    "physical_name": "recv_scratch_dina",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "recv_scratch_wea",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "recv_scratch_addra",
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "recv_scratch_clka125",
                    "direction": "O"
                  }
                }
              },
              "RecvScratchRDB": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "recv_scratch_enb",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "recv_scratch_doutb",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "recv_scratch_addrb",
                    "direction": "O",
                    "left": "8",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "recv_scratch_clkb125",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk125": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "GMII:send_pkt_header:send_pkt_data:recv_pkt_header:recv_pkt_data:RecvScratchWRA:RecvScratchRDB",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "MainDesign_gig_ethernet_pcs_pma_0_0_clk125_out",
                    "value_src": "default_prop"
                  }
                }
              },
              "mac_address": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "speed_override": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "recv_pkt_header_prog_full": {
                "direction": "I"
              },
              "recv_pkt_data_count": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "signal_detect": {
                "direction": "O"
              },
              "gmii_isolate": {
                "direction": "I"
              },
              "speed_is_10_100": {
                "direction": "O"
              },
              "speed_is_100": {
                "direction": "O"
              },
              "pcs_rst_out": {
                "direction": "O"
              },
              "phyaddr": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "configuration_vector": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "configuration_valid": {
                "direction": "O"
              },
              "an_adv_config_vector": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "an_adv_config_val": {
                "direction": "O"
              },
              "an_restart_config": {
                "direction": "O"
              },
              "phyBringupComplete": {
                "direction": "I"
              },
              "status_vector": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "rx_locked": {
                "direction": "I"
              },
              "tx_locked": {
                "direction": "I"
              },
              "riu_valid_1": {
                "direction": "O"
              },
              "riu_prsnt_1": {
                "direction": "O"
              },
              "riu_rddata_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "riu_valid_2": {
                "direction": "O"
              },
              "riu_prsnt_2": {
                "direction": "O"
              },
              "riu_rddata_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "riu_valid_3": {
                "direction": "O"
              },
              "riu_prsnt_3": {
                "direction": "O"
              },
              "riu_rddata_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "tx_dly_rdy_1": {
                "direction": "O"
              },
              "rx_dly_rdy_1": {
                "direction": "O"
              },
              "tx_vtc_rdy_1": {
                "direction": "O"
              },
              "rx_vtc_rdy_1": {
                "direction": "O"
              },
              "tx_dly_rdy_2": {
                "direction": "O"
              },
              "rx_dly_rdy_2": {
                "direction": "O"
              },
              "tx_vtc_rdy_2": {
                "direction": "O"
              },
              "rx_vtc_rdy_2": {
                "direction": "O"
              },
              "tx_dly_rdy_3": {
                "direction": "O"
              },
              "rx_dly_rdy_3": {
                "direction": "O"
              },
              "tx_vtc_rdy_3": {
                "direction": "O"
              },
              "rx_vtc_rdy_3": {
                "direction": "O"
              },
              "NETPKT_SendReady": {
                "direction": "O"
              },
              "NETPKT_RecvReady": {
                "direction": "O"
              },
              "STAT_CountSendUdpPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CountValidRecvUdpPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CountValidRecvArpPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CountInvalidRecvPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "STAT_CountDroppedRecvPackets": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_EthConfig_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_EthSend_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_EthRecv_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RecvFifoPush_State": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "DBG_RecvValid_MAC": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "DBG_RecvValid_IPv4": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "DBG_RecvValid_UDP": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DBG_RecvValid_Payload": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "DBG_RecvValid_ARP": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "DBG_ARPPacketTPA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_DeviceTPA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_SendType": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DBG_RecvPacketFCS": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_RecvComputedCRC32": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_Recv_pkt_header_prog_full": {
                "direction": "O"
              },
              "DBG_RecvPacketSizeDWORDs": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "DBG_RecvFIFOAvailableBytes": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "DBG_RecvFIFOCount": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "DBG_RecvFIFOCurrentPushDWORD": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "DBG_RecvFIFOPktLengthDWORDs": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "DBG_SendPacketRemainingFIFOPumpBytes": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DBG_PacketSendPtr": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "DBG_send_pkt_data_rd_en": {
                "direction": "O"
              },
              "DBG_SendPacketHeaderData": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_SendPacketBodyData": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_SendUDPPacketCount": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "gig_ethernet_pcs_pma_0": {
            "vlnv": "xilinx.com:ip:gig_ethernet_pcs_pma:17.0",
            "ip_revision": "0",
            "xci_name": "MainDesign_gig_ethernet_pcs_pma_0_0",
            "xci_path": "ip\\MainDesign_gig_ethernet_pcs_pma_0_0\\MainDesign_gig_ethernet_pcs_pma_0_0.xci",
            "inst_hier_path": "NetworkPacketSystem/gig_ethernet_pcs_pma_0",
            "has_run_ip_tcl": "true",
            "parameters": {
              "DIFFCLK_BOARD_INTERFACE": {
                "value": "sgmii_phyclk"
              },
              "ETHERNET_BOARD_INTERFACE": {
                "value": "sgmii_lvds"
              },
              "MDIO_BOARD_INTERFACE": {
                "value": "mdio_mdc"
              },
              "NumOfLanes": {
                "value": "1"
              },
              "TxLane0_Placement": {
                "value": "DIFF_PAIR_2"
              },
              "Tx_In_Upper_Nibble": {
                "value": "0"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "CommandProcessor_0_returnPacketsFIFO": {
            "interface_ports": [
              "RETURN_PKTS_FIFO",
              "ReturnPacketsFIFO/FIFO_WRITE"
            ]
          },
          "CommandProcessor_0_validPacketsFIFO": {
            "interface_ports": [
              "RECV_PKTS_FIFO",
              "ValidPacketsFIFO/FIFO_READ"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "gig_ethernet_pcs_pma_0/ext_mdio_pcs_pma_0",
              "mdio_mdc"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "gig_ethernet_pcs_pma_0/sgmii_0",
              "sgmii_lvds"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "gig_ethernet_pcs_pma_0/refclk625_in",
              "sgmii_phyclk"
            ]
          },
          "EthernetController3_0_GMII": {
            "interface_ports": [
              "EthernetController3_0/GMII",
              "gig_ethernet_pcs_pma_0/gmii_pcs_pma_0"
            ]
          },
          "EthernetController3_0_RecvScratchRDB": {
            "interface_ports": [
              "EthernetController3_0/RecvScratchRDB",
              "pkt_recv_scratch_mem/BRAM_PORTB"
            ]
          },
          "EthernetController3_0_RecvScratchWRA": {
            "interface_ports": [
              "pkt_recv_scratch_mem/BRAM_PORTA",
              "EthernetController3_0/RecvScratchWRA"
            ]
          },
          "EthernetController3_0_recv_pkt_data": {
            "interface_ports": [
              "EthernetController3_0/recv_pkt_data",
              "recv_pkt_data_fifo/FIFO_WRITE"
            ]
          },
          "EthernetController3_0_recv_pkt_header": {
            "interface_ports": [
              "EthernetController3_0/recv_pkt_header",
              "recv_pkt_header_fifo/FIFO_WRITE"
            ]
          },
          "EthernetController3_0_send_pkt_data": {
            "interface_ports": [
              "EthernetController3_0/send_pkt_data",
              "send_pkt_data_fifo/FIFO_READ"
            ]
          },
          "EthernetController3_0_send_pkt_header": {
            "interface_ports": [
              "send_pkt_header_fifo/FIFO_READ",
              "EthernetController3_0/send_pkt_header"
            ]
          },
          "EthernetMDIOController_MDIO": {
            "interface_ports": [
              "EthernetMDIOController/MDIO",
              "gig_ethernet_pcs_pma_0/mdio_pcs_pma_0"
            ]
          },
          "NetProtoPacketProcessor_SendPacketBRAMR": {
            "interface_ports": [
              "NetProtoSendRetransmitBRAM/BRAM_PORTB",
              "NetProtoPacketProcessor/SendPacketBRAMR"
            ]
          },
          "NetProtoPacketProcessor_SendPacketBRAMW": {
            "interface_ports": [
              "NetProtoPacketProcessor/SendPacketBRAMW",
              "NetProtoSendRetransmitBRAM/BRAM_PORTA"
            ]
          },
          "NetProtoPacketProcessor_recv_pkt_data": {
            "interface_ports": [
              "recv_pkt_data_fifo/FIFO_READ",
              "NetProtoPacketProcessor/recv_pkt_data"
            ]
          },
          "NetProtoPacketProcessor_recv_pkt_header": {
            "interface_ports": [
              "recv_pkt_header_fifo/FIFO_READ",
              "NetProtoPacketProcessor/recv_pkt_header"
            ]
          },
          "NetProtoPacketProcessor_returnPacketsFIFO": {
            "interface_ports": [
              "ReturnPacketsFIFO/FIFO_READ",
              "NetProtoPacketProcessor/returnPacketsFIFO"
            ]
          },
          "NetProtoPacketProcessor_send_pkt_data": {
            "interface_ports": [
              "send_pkt_data_fifo/FIFO_WRITE",
              "NetProtoPacketProcessor/send_pkt_data"
            ]
          },
          "NetProtoPacketProcessor_send_pkt_header": {
            "interface_ports": [
              "send_pkt_header_fifo/FIFO_WRITE",
              "NetProtoPacketProcessor/send_pkt_header"
            ]
          },
          "NetProtoPacketProcessor_validPacketsFIFO": {
            "interface_ports": [
              "NetProtoPacketProcessor/validPacketsFIFO",
              "ValidPacketsFIFO/FIFO_WRITE"
            ]
          }
        },
        "nets": {
          "CDC_EthernetController0_Out_Signal": {
            "ports": [
              "CDC_EthernetController0/Out_Signal",
              "NetProtoPacketProcessor/ETHCTRL_RecvReady"
            ]
          },
          "CDC_EthernetController1_Out_Signal": {
            "ports": [
              "CDC_EthernetController1/Out_Signal",
              "NetProtoPacketProcessor/ETHCTRL_SendReady"
            ]
          },
          "ClockDividerx4_10_to_2_5_clkout25": {
            "ports": [
              "ClockDividerx4_10_to_2_5/clkout25",
              "SGMII_PHY_Bringup_MDIO/clkin25",
              "EthernetMDIOController/clkin25"
            ]
          },
          "DoNotReset_dout": {
            "ports": [
              "DoNotReset/dout",
              "recv_pkt_header_fifo/srst",
              "send_pkt_header_fifo/srst",
              "ValidPacketsFIFO/srst",
              "ReturnPacketsFIFO/srst",
              "SGMII_PHY_Bringup_MDIO/dbgRst"
            ]
          },
          "EthernetController3_0_NETPKT_RecvReady": {
            "ports": [
              "EthernetController3_0/NETPKT_RecvReady",
              "CDC_EthernetController0/In_Signal"
            ]
          },
          "EthernetController3_0_NETPKT_SendReady": {
            "ports": [
              "EthernetController3_0/NETPKT_SendReady",
              "CDC_EthernetController1/In_Signal"
            ]
          },
          "EthernetController3_0_an_adv_config_val": {
            "ports": [
              "EthernetController3_0/an_adv_config_val",
              "gig_ethernet_pcs_pma_0/an_adv_config_val_0"
            ]
          },
          "EthernetController3_0_an_adv_config_vector": {
            "ports": [
              "EthernetController3_0/an_adv_config_vector",
              "gig_ethernet_pcs_pma_0/an_adv_config_vector_0"
            ]
          },
          "EthernetController3_0_an_restart_config": {
            "ports": [
              "EthernetController3_0/an_restart_config",
              "gig_ethernet_pcs_pma_0/an_restart_config_0"
            ]
          },
          "EthernetController3_0_configuration_valid": {
            "ports": [
              "EthernetController3_0/configuration_valid",
              "gig_ethernet_pcs_pma_0/configuration_valid_0"
            ]
          },
          "EthernetController3_0_configuration_vector": {
            "ports": [
              "EthernetController3_0/configuration_vector",
              "gig_ethernet_pcs_pma_0/configuration_vector_0"
            ]
          },
          "EthernetController3_0_pcs_rst_out": {
            "ports": [
              "EthernetController3_0/pcs_rst_out",
              "gig_ethernet_pcs_pma_0/reset"
            ]
          },
          "EthernetController3_0_phyaddr": {
            "ports": [
              "EthernetController3_0/phyaddr",
              "gig_ethernet_pcs_pma_0/phyaddr_0"
            ]
          },
          "EthernetController3_0_riu_prsnt_1": {
            "ports": [
              "EthernetController3_0/riu_prsnt_1",
              "gig_ethernet_pcs_pma_0/riu_prsnt_1"
            ]
          },
          "EthernetController3_0_riu_prsnt_2": {
            "ports": [
              "EthernetController3_0/riu_prsnt_2",
              "gig_ethernet_pcs_pma_0/riu_prsnt_2"
            ]
          },
          "EthernetController3_0_riu_prsnt_3": {
            "ports": [
              "EthernetController3_0/riu_prsnt_3",
              "gig_ethernet_pcs_pma_0/riu_prsnt_3"
            ]
          },
          "EthernetController3_0_riu_rddata_1": {
            "ports": [
              "EthernetController3_0/riu_rddata_1",
              "gig_ethernet_pcs_pma_0/riu_rddata_1"
            ]
          },
          "EthernetController3_0_riu_rddata_2": {
            "ports": [
              "EthernetController3_0/riu_rddata_2",
              "gig_ethernet_pcs_pma_0/riu_rddata_2"
            ]
          },
          "EthernetController3_0_riu_rddata_3": {
            "ports": [
              "EthernetController3_0/riu_rddata_3",
              "gig_ethernet_pcs_pma_0/riu_rddata_3"
            ]
          },
          "EthernetController3_0_riu_valid_1": {
            "ports": [
              "EthernetController3_0/riu_valid_1",
              "gig_ethernet_pcs_pma_0/riu_valid_1"
            ]
          },
          "EthernetController3_0_riu_valid_2": {
            "ports": [
              "EthernetController3_0/riu_valid_2",
              "gig_ethernet_pcs_pma_0/riu_valid_2"
            ]
          },
          "EthernetController3_0_riu_valid_3": {
            "ports": [
              "EthernetController3_0/riu_valid_3",
              "gig_ethernet_pcs_pma_0/riu_valid_3"
            ]
          },
          "EthernetController3_0_rx_dly_rdy_1": {
            "ports": [
              "EthernetController3_0/rx_dly_rdy_1",
              "gig_ethernet_pcs_pma_0/rx_dly_rdy_1"
            ]
          },
          "EthernetController3_0_rx_dly_rdy_2": {
            "ports": [
              "EthernetController3_0/rx_dly_rdy_2",
              "gig_ethernet_pcs_pma_0/rx_dly_rdy_2"
            ]
          },
          "EthernetController3_0_rx_dly_rdy_3": {
            "ports": [
              "EthernetController3_0/rx_dly_rdy_3",
              "gig_ethernet_pcs_pma_0/rx_dly_rdy_3"
            ]
          },
          "EthernetController3_0_rx_vtc_rdy_1": {
            "ports": [
              "EthernetController3_0/rx_vtc_rdy_1",
              "gig_ethernet_pcs_pma_0/rx_vtc_rdy_1"
            ]
          },
          "EthernetController3_0_rx_vtc_rdy_2": {
            "ports": [
              "EthernetController3_0/rx_vtc_rdy_2",
              "gig_ethernet_pcs_pma_0/rx_vtc_rdy_2"
            ]
          },
          "EthernetController3_0_rx_vtc_rdy_3": {
            "ports": [
              "EthernetController3_0/rx_vtc_rdy_3",
              "gig_ethernet_pcs_pma_0/rx_vtc_rdy_3"
            ]
          },
          "EthernetController3_0_signal_detect": {
            "ports": [
              "EthernetController3_0/signal_detect",
              "gig_ethernet_pcs_pma_0/signal_detect_0"
            ]
          },
          "EthernetController3_0_speed_is_100": {
            "ports": [
              "EthernetController3_0/speed_is_100",
              "gig_ethernet_pcs_pma_0/speed_is_100_0"
            ]
          },
          "EthernetController3_0_speed_is_10_100": {
            "ports": [
              "EthernetController3_0/speed_is_10_100",
              "gig_ethernet_pcs_pma_0/speed_is_10_100_0"
            ]
          },
          "EthernetController3_0_tx_dly_rdy_1": {
            "ports": [
              "EthernetController3_0/tx_dly_rdy_1",
              "gig_ethernet_pcs_pma_0/tx_dly_rdy_1"
            ]
          },
          "EthernetController3_0_tx_dly_rdy_2": {
            "ports": [
              "EthernetController3_0/tx_dly_rdy_2",
              "gig_ethernet_pcs_pma_0/tx_dly_rdy_2"
            ]
          },
          "EthernetController3_0_tx_dly_rdy_3": {
            "ports": [
              "EthernetController3_0/tx_dly_rdy_3",
              "gig_ethernet_pcs_pma_0/tx_dly_rdy_3"
            ]
          },
          "EthernetController3_0_tx_vtc_rdy_1": {
            "ports": [
              "EthernetController3_0/tx_vtc_rdy_1",
              "gig_ethernet_pcs_pma_0/tx_vtc_rdy_1"
            ]
          },
          "EthernetController3_0_tx_vtc_rdy_2": {
            "ports": [
              "EthernetController3_0/tx_vtc_rdy_2",
              "gig_ethernet_pcs_pma_0/tx_vtc_rdy_2"
            ]
          },
          "EthernetController3_0_tx_vtc_rdy_3": {
            "ports": [
              "EthernetController3_0/tx_vtc_rdy_3",
              "gig_ethernet_pcs_pma_0/tx_vtc_rdy_3"
            ]
          },
          "EthernetMDIOController_mdio_t_ctrl": {
            "ports": [
              "EthernetMDIOController/mdio_t_ctrl",
              "gig_ethernet_pcs_pma_0/mdio_t_in_0"
            ]
          },
          "EthernetMDIOController_registerReadData": {
            "ports": [
              "EthernetMDIOController/registerReadData",
              "SGMII_PHY_Bringup_MDIO/registerReadData"
            ]
          },
          "EthernetMDIOController_registerReadReady": {
            "ports": [
              "EthernetMDIOController/registerReadReady",
              "SGMII_PHY_Bringup_MDIO/registerReadReady"
            ]
          },
          "EthernetMDIOController_registerWriteComplete": {
            "ports": [
              "EthernetMDIOController/registerWriteComplete",
              "SGMII_PHY_Bringup_MDIO/registerWriteComplete"
            ]
          },
          "SGMII_PHY_Bringup_MDIO_phyBringupComplete": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/phyBringupComplete",
              "EthernetController3_0/phyBringupComplete"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestData": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestData",
              "EthernetMDIOController/newRequestData"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestDevTypeRegister": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestDevTypeRegister",
              "EthernetMDIOController/newRequestDevTypeRegister"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestIsWrite": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestIsWrite",
              "EthernetMDIOController/newRequestIsWrite"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestPHYAddress": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestPHYAddress",
              "EthernetMDIOController/newRequestPHYAddress"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestRegister": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestRegister",
              "EthernetMDIOController/newRequestRegister"
            ]
          },
          "SGMII_PHY_Bringup_MD_0_newRequestStart": {
            "ports": [
              "SGMII_PHY_Bringup_MDIO/newRequestStart",
              "EthernetMDIOController/newRequestStart"
            ]
          },
          "ValidPacketsFIFO_prog_full": {
            "ports": [
              "ValidPacketsFIFO/prog_full",
              "NetProtoPacketProcessor/validPacketsFIFO_prog_full"
            ]
          },
          "clk_333_250_to_10_0_clk_out10_0": {
            "ports": [
              "clk_333_250_to_10_0/clk_out10_0",
              "ClockDividerx4_10_to_2_5/clkin100"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "clk_333_250",
              "ValidPacketsFIFO/clk",
              "ReturnPacketsFIFO/clk",
              "CDC_EthernetController1/Out_clk333",
              "CDC_EthernetController0/Out_clk333",
              "clk_333_250_to_10_0/clk_in1",
              "recv_pkt_header_fifo/rd_clk",
              "recv_pkt_data_fifo/rd_clk",
              "send_pkt_header_fifo/wr_clk",
              "send_pkt_data_fifo/wr_clk",
              "NetProtoPacketProcessor/clk333_250"
            ]
          },
          "gig_ethernet_pcs_pma_0_clk125_out": {
            "ports": [
              "gig_ethernet_pcs_pma_0/clk125_out",
              "recv_pkt_header_fifo/wr_clk",
              "recv_pkt_data_fifo/wr_clk",
              "send_pkt_header_fifo/rd_clk",
              "send_pkt_data_fifo/rd_clk",
              "CDC_EthernetController1/In_clk125",
              "CDC_EthernetController0/In_clk125",
              "EthernetController3_0/clk125"
            ]
          },
          "gig_ethernet_pcs_pma_0_gmii_isolate_0": {
            "ports": [
              "gig_ethernet_pcs_pma_0/gmii_isolate_0",
              "EthernetController3_0/gmii_isolate"
            ]
          },
          "gig_ethernet_pcs_pma_0_rx_locked": {
            "ports": [
              "gig_ethernet_pcs_pma_0/rx_locked",
              "EthernetController3_0/rx_locked"
            ]
          },
          "gig_ethernet_pcs_pma_0_status_vector_0": {
            "ports": [
              "gig_ethernet_pcs_pma_0/status_vector_0",
              "EthernetController3_0/status_vector"
            ]
          },
          "gig_ethernet_pcs_pma_0_tx_locked": {
            "ports": [
              "gig_ethernet_pcs_pma_0/tx_locked",
              "EthernetController3_0/tx_locked"
            ]
          },
          "recv_pkt_data_fifo_wr_data_count": {
            "ports": [
              "recv_pkt_data_fifo/wr_data_count",
              "EthernetController3_0/recv_pkt_data_count"
            ]
          },
          "recv_pkt_header_fifo_prog_full": {
            "ports": [
              "recv_pkt_header_fifo/prog_full",
              "EthernetController3_0/recv_pkt_header_prog_full"
            ]
          },
          "send_pkt_data_fifo_wr_data_count": {
            "ports": [
              "send_pkt_data_fifo/wr_data_count",
              "NetProtoPacketProcessor/send_pkt_data_count"
            ]
          },
          "send_pkt_header_fifo_prog_full": {
            "ports": [
              "send_pkt_header_fifo/prog_full",
              "NetProtoPacketProcessor/send_pkt_header_prog_full"
            ]
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "19",
        "xci_name": "MainDesign_ila_0_1",
        "xci_path": "ip\\MainDesign_ila_0_1\\MainDesign_ila_0_1.xci",
        "inst_hier_path": "ila_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "88"
          },
          "C_PROBE2_WIDTH": {
            "value": "88"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "19",
        "xci_name": "MainDesign_ila_1_0",
        "xci_path": "ip\\MainDesign_ila_1_0\\MainDesign_ila_1_0.xci",
        "inst_hier_path": "ila_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "20"
          },
          "C_PROBE10_WIDTH": {
            "value": "128"
          },
          "C_PROBE11_WIDTH": {
            "value": "96"
          },
          "C_PROBE12_WIDTH": {
            "value": "3"
          },
          "C_PROBE13_WIDTH": {
            "value": "3"
          },
          "C_PROBE14_WIDTH": {
            "value": "3"
          },
          "C_PROBE15_WIDTH": {
            "value": "3"
          },
          "C_PROBE16_WIDTH": {
            "value": "16"
          },
          "C_PROBE18_WIDTH": {
            "value": "14"
          },
          "C_PROBE19_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "3"
          },
          "C_PROBE5_WIDTH": {
            "value": "16"
          },
          "C_PROBE6_WIDTH": {
            "value": "6"
          },
          "C_PROBE7_WIDTH": {
            "value": "16"
          },
          "C_PROBE8_WIDTH": {
            "value": "64"
          },
          "C_PROBE9_WIDTH": {
            "value": "96"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "19",
        "xci_name": "MainDesign_ila_2_0",
        "xci_path": "ip\\MainDesign_ila_2_0\\MainDesign_ila_2_0.xci",
        "inst_hier_path": "ila_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "27"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE10_WIDTH": {
            "value": "5"
          },
          "C_PROBE12_WIDTH": {
            "value": "8"
          },
          "C_PROBE13_WIDTH": {
            "value": "16"
          },
          "C_PROBE15_WIDTH": {
            "value": "8"
          },
          "C_PROBE16_WIDTH": {
            "value": "16"
          },
          "C_PROBE18_WIDTH": {
            "value": "8"
          },
          "C_PROBE19_WIDTH": {
            "value": "16"
          },
          "C_PROBE1_WIDTH": {
            "value": "4"
          },
          "C_PROBE21_WIDTH": {
            "value": "8"
          },
          "C_PROBE22_WIDTH": {
            "value": "16"
          },
          "C_PROBE23_WIDTH": {
            "value": "16"
          },
          "C_PROBE24_WIDTH": {
            "value": "16"
          },
          "C_PROBE25_WIDTH": {
            "value": "16"
          },
          "C_PROBE26_WIDTH": {
            "value": "16"
          },
          "C_PROBE2_WIDTH": {
            "value": "6"
          },
          "C_PROBE3_WIDTH": {
            "value": "6"
          },
          "C_PROBE4_WIDTH": {
            "value": "8"
          },
          "C_PROBE5_WIDTH": {
            "value": "8"
          },
          "C_PROBE6_WIDTH": {
            "value": "4"
          },
          "C_PROBE7_WIDTH": {
            "value": "7"
          },
          "C_PROBE8_WIDTH": {
            "value": "3"
          },
          "C_PROBE9_WIDTH": {
            "value": "6"
          }
        }
      },
      "DbgPixelMessages_RAST": {
        "vlnv": "xilinx.com:module_ref:DbgPixelMessages:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DbgPixelMessages_0_0",
        "xci_path": "ip\\MainDesign_DbgPixelMessages_0_0\\MainDesign_DbgPixelMessages_0_0.xci",
        "inst_hier_path": "DbgPixelMessages_RAST",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DbgPixelMessages",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "DBG_BeginDump": {
            "direction": "I"
          },
          "STAGE_Message": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_MessageData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_NewMessage": {
            "direction": "I"
          },
          "DBG_IsDumping": {
            "direction": "O"
          },
          "DBG_MessageIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "DbgPixelMessages_DINTERP": {
        "vlnv": "xilinx.com:module_ref:DbgPixelMessages:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DbgPixelMessages_0_1",
        "xci_path": "ip\\MainDesign_DbgPixelMessages_0_1\\MainDesign_DbgPixelMessages_0_1.xci",
        "inst_hier_path": "DbgPixelMessages_DINTERP",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DbgPixelMessages",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "DBG_BeginDump": {
            "direction": "I"
          },
          "STAGE_Message": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_MessageData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_NewMessage": {
            "direction": "I"
          },
          "DBG_IsDumping": {
            "direction": "O"
          },
          "DBG_MessageIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "DbgPixelMessages_INTERP": {
        "vlnv": "xilinx.com:module_ref:DbgPixelMessages:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DbgPixelMessages_0_2",
        "xci_path": "ip\\MainDesign_DbgPixelMessages_0_2\\MainDesign_DbgPixelMessages_0_2.xci",
        "inst_hier_path": "DbgPixelMessages_INTERP",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DbgPixelMessages",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "DBG_BeginDump": {
            "direction": "I"
          },
          "STAGE_Message": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_MessageData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_NewMessage": {
            "direction": "I"
          },
          "DBG_IsDumping": {
            "direction": "O"
          },
          "DBG_MessageIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "DbgPixelMessages_TEXSAMP": {
        "vlnv": "xilinx.com:module_ref:DbgPixelMessages:1.0",
        "ip_revision": "1",
        "xci_name": "MainDesign_DbgPixelMessages_0_3",
        "xci_path": "ip\\MainDesign_DbgPixelMessages_0_3\\MainDesign_DbgPixelMessages_0_3.xci",
        "inst_hier_path": "DbgPixelMessages_TEXSAMP",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DbgPixelMessages",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "333250000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.00",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "CMD_EndFrameReset": {
            "direction": "I"
          },
          "DBG_BeginDump": {
            "direction": "I"
          },
          "STAGE_Message": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_MessageData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "STAGE_NewMessage": {
            "direction": "I"
          },
          "DBG_IsDumping": {
            "direction": "O"
          },
          "DBG_MessageIndex": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DBG_Message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DBG_MessageData": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "vio_DbgPixels": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "27",
        "xci_name": "MainDesign_vio_0_3",
        "xci_path": "ip\\MainDesign_vio_0_3\\MainDesign_vio_0_3.xci",
        "inst_hier_path": "vio_DbgPixels",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          }
        }
      },
      "INTERP_ila": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "19",
        "xci_name": "MainDesign_ila_3_0",
        "xci_path": "ip\\MainDesign_ila_3_0\\MainDesign_ila_3_0.xci",
        "inst_hier_path": "INTERP_ila",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "10"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_WIDTH": {
            "value": "96"
          },
          "C_PROBE4_WIDTH": {
            "value": "32"
          },
          "C_PROBE5_WIDTH": {
            "value": "32"
          },
          "C_PROBE6_WIDTH": {
            "value": "32"
          },
          "C_PROBE7_WIDTH": {
            "value": "32"
          },
          "C_PROBE8_WIDTH": {
            "value": "32"
          },
          "C_PROBE9_WIDTH": {
            "value": "32"
          }
        }
      },
      "TRISETUP_ILA": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "19",
        "xci_name": "MainDesign_ila_3_1",
        "xci_path": "ip\\MainDesign_ila_3_1\\MainDesign_ila_3_1.xci",
        "inst_hier_path": "TRISETUP_ILA",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "22"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          },
          "C_PROBE10_WIDTH": {
            "value": "32"
          },
          "C_PROBE11_WIDTH": {
            "value": "32"
          },
          "C_PROBE12_WIDTH": {
            "value": "32"
          },
          "C_PROBE13_WIDTH": {
            "value": "32"
          },
          "C_PROBE14_WIDTH": {
            "value": "32"
          },
          "C_PROBE15_WIDTH": {
            "value": "32"
          },
          "C_PROBE16_WIDTH": {
            "value": "32"
          },
          "C_PROBE17_WIDTH": {
            "value": "32"
          },
          "C_PROBE18_WIDTH": {
            "value": "32"
          },
          "C_PROBE19_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "16"
          },
          "C_PROBE2_WIDTH": {
            "value": "16"
          },
          "C_PROBE3_WIDTH": {
            "value": "16"
          },
          "C_PROBE4_WIDTH": {
            "value": "32"
          },
          "C_PROBE5_WIDTH": {
            "value": "32"
          },
          "C_PROBE6_WIDTH": {
            "value": "32"
          },
          "C_PROBE7_WIDTH": {
            "value": "32"
          },
          "C_PROBE8_WIDTH": {
            "value": "32"
          },
          "C_PROBE9_WIDTH": {
            "value": "32"
          }
        }
      },
      "AlwaysEnable": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0"
      }
    },
    "interface_nets": {
      "AttrInterpolator_0_ATTR_FIFO": {
        "interface_ports": [
          "ATTR_FIFO/FIFO_READ",
          "AttrInterpolator_0/ATTR_FIFO"
        ]
      },
      "AttrInterpolator_0_TEXSAMP_OUT_FIFO": {
        "interface_ports": [
          "AttrInterpolator_0/TEXSAMP_OUT_FIFO",
          "TEXSAMP_FIFO/FIFO_WRITE"
        ]
      },
      "ClearBlock_0_ClearBlockWriteRequestsFIFO": {
        "interface_ports": [
          "ClearBlock_0/ClearBlockWriteRequestsFIFO",
          "MemorySystem/FIFO_WRITE2"
        ]
      },
      "CommandProcessor_0_CommandProcReadRequestsFIFO": {
        "interface_ports": [
          "CommandProcessor_0/CommandProcReadRequestsFIFO",
          "MemorySystem/CommandProcReadRequests"
        ]
      },
      "CommandProcessor_0_CommandProcReadResponses": {
        "interface_ports": [
          "CommandProcessor_0/CommandProcReadResponses",
          "MemorySystem/CommandProcReadResponses"
        ]
      },
      "CommandProcessor_0_CommandProcWriteRequests": {
        "interface_ports": [
          "CommandProcessor_0/CommandProcWriteRequests",
          "MemorySystem/CommandProcWriteRequests"
        ]
      },
      "CommandProcessor_0_returnPacketsFIFO": {
        "interface_ports": [
          "CommandProcessor_0/returnPacketsFIFO",
          "NetworkPacketSystem/RETURN_PKTS_FIFO"
        ]
      },
      "CommandProcessor_0_validPacketsFIFO": {
        "interface_ports": [
          "NetworkPacketSystem/RECV_PKTS_FIFO",
          "CommandProcessor_0/validPacketsFIFO"
        ]
      },
      "DepthBuffer_0_DBufferRAMR": {
        "interface_ports": [
          "DepthBuffer_0/DBufferRAMR",
          "DepthBuffer_URAM/BRAM_PORTB"
        ]
      },
      "DepthBuffer_0_DBufferRAMW": {
        "interface_ports": [
          "DepthBuffer_0/DBufferRAMW",
          "DepthBuffer_URAM/BRAM_PORTA"
        ]
      },
      "DepthInterpolator_0_ATTR_FIFO": {
        "interface_ports": [
          "ATTR_FIFO/FIFO_WRITE",
          "DepthInterpolator_0/ATTR_FIFO"
        ]
      },
      "DepthInterpolator_0_RASTOUT_FIFO": {
        "interface_ports": [
          "DepthInterpolator_0/RASTOUT_FIFO",
          "rast_out_fifo/FIFO_READ"
        ]
      },
      "IndexBufferCache_0_IBCacheReadRequests": {
        "interface_ports": [
          "IndexBufferCache_0/IBCacheReadRequests",
          "MemorySystem/IBCacheReadRequests"
        ]
      },
      "IndexBufferCache_0_IBCacheReadResponses": {
        "interface_ports": [
          "IndexBufferCache_0/IBCacheReadResponses",
          "MemorySystem/IBCacheReadResponses"
        ]
      },
      "InputAssembler2_0_INDEXOUT_FIFO": {
        "interface_ports": [
          "InputAssembler2_0/INDEXOUT_FIFO",
          "VBO_INDEX_FIFO/FIFO_READ"
        ]
      },
      "InputAssembler2_0_VERTOUT_FIFO": {
        "interface_ports": [
          "InputAssembler2_0/VERTOUT_FIFO",
          "VBO_FIFO/FIFO_READ"
        ]
      },
      "NetworkPacketSystem_mdio_mdc": {
        "interface_ports": [
          "mdio_mdc",
          "NetworkPacketSystem/mdio_mdc"
        ]
      },
      "NetworkPacketSystem_sgmii_lvds": {
        "interface_ports": [
          "sgmii_lvds",
          "NetworkPacketSystem/sgmii_lvds"
        ]
      },
      "ROP_0_ROPReadRequestsFIFO": {
        "interface_ports": [
          "ROP_0/ROPReadRequestsFIFO",
          "MemorySystem/FIFO_WRITE"
        ]
      },
      "ROP_0_ROPReadResponses": {
        "interface_ports": [
          "ROP_0/ROPReadResponses",
          "MemorySystem/FIFO_READ"
        ]
      },
      "ROP_0_ROPWriteRequestsFIFO": {
        "interface_ports": [
          "ROP_0/ROPWriteRequestsFIFO",
          "MemorySystem/FIFO_WRITE1"
        ]
      },
      "ROP_0_TEXSAMP_IN_FIFO": {
        "interface_ports": [
          "ROP_0/TEXSAMP_IN_FIFO",
          "ROP_FIFO/FIFO_READ"
        ]
      },
      "Rasterizer_0_RASTOUT_FIFO": {
        "interface_ports": [
          "Rasterizer_0/RASTOUT_FIFO",
          "rast_out_fifo/FIFO_WRITE"
        ]
      },
      "ScanOut_0_ScanoutReadRequestsFIFO": {
        "interface_ports": [
          "ScanoutSystem/ScanoutReadRequestsFIFO",
          "MemorySystem/FIFO_WRITE3"
        ]
      },
      "ScanOut_0_ScanoutReadResponses": {
        "interface_ports": [
          "ScanoutSystem/ScanoutReadResponses",
          "MemorySystem/FIFO_READ1"
        ]
      },
      "ShaderCoreSystem_INDEXOUT_FIFO": {
        "interface_ports": [
          "VBO_INDEX_FIFO/FIFO_WRITE",
          "ShaderCoreSystem/INDEXOUT_FIFO"
        ]
      },
      "ShaderCoreSystem_VERTOUT_FIFO": {
        "interface_ports": [
          "VBO_FIFO/FIFO_WRITE",
          "ShaderCoreSystem/VERTOUT_FIFO"
        ]
      },
      "ShaderCore_0_VERTBATCH_FIFO": {
        "interface_ports": [
          "ShaderCoreSystem/VERTBATCH_FIFO",
          "VBB_FIFO/FIFO_READ"
        ]
      },
      "StatsCollector_0_StatsWriteRequestsFIFO": {
        "interface_ports": [
          "StatsSystem/StatsWriteRequestsFIFO",
          "MemorySystem/FIFO_WRITE4"
        ]
      },
      "TexSample_0_INTERP_IN_FIFO": {
        "interface_ports": [
          "TexSample_0/INTERP_IN_FIFO",
          "TEXSAMP_FIFO/FIFO_READ"
        ]
      },
      "TexSample_0_ROP_OUT_FIFO": {
        "interface_ports": [
          "TexSample_0/ROP_OUT_FIFO",
          "ROP_FIFO/FIFO_WRITE"
        ]
      },
      "TexSample_0_TexCache": {
        "interface_ports": [
          "TexSample_0/TexCache",
          "TextureCache_128x128x32bits/BRAM_PORTA"
        ]
      },
      "TexSample_0_TexSampReadRequestsFIFO": {
        "interface_ports": [
          "TexSample_0/TexSampReadRequestsFIFO",
          "MemorySystem/TexSampReadRequests"
        ]
      },
      "TexSample_0_TexSampReadResponses": {
        "interface_ports": [
          "TexSample_0/TexSampReadResponses",
          "MemorySystem/TexSampReadResponses"
        ]
      },
      "TriWorkCache2_0_DINTERP_TRIDATA_RD": {
        "interface_ports": [
          "TriWorkCache2_0/DINTERP_TRIDATA_RD",
          "DINTERP_TRIDATA_FIFO/FIFO_READ"
        ]
      },
      "TriWorkCache2_0_DINTERP_TRIDATA_WR": {
        "interface_ports": [
          "TriWorkCache2_0/DINTERP_TRIDATA_WR",
          "DINTERP_TRIDATA_FIFO/FIFO_WRITE"
        ]
      },
      "TriWorkCache2_0_INTERP_TRIDATA_RD": {
        "interface_ports": [
          "TriWorkCache2_0/INTERP_TRIDATA_RD",
          "ATTRINTERP_TRIDATA_FIFO/FIFO_READ"
        ]
      },
      "TriWorkCache2_0_INTERP_TRIDATA_WR": {
        "interface_ports": [
          "TriWorkCache2_0/INTERP_TRIDATA_WR",
          "ATTRINTERP_TRIDATA_FIFO/FIFO_WRITE"
        ]
      },
      "VertexBatchBuilder_VertexBatchFIFO": {
        "interface_ports": [
          "VertexBatchBuilder/VertexBatchFIFO",
          "VBB_FIFO/FIFO_WRITE"
        ]
      },
      "VertexStreamCache_0_VBCacheReadRequests": {
        "interface_ports": [
          "ShaderCoreSystem/VBCacheReadRequests",
          "MemorySystem/VBCacheReadRequests"
        ]
      },
      "VertexStreamCache_0_VBCacheReadResponses": {
        "interface_ports": [
          "ShaderCoreSystem/VBCacheReadResponses",
          "MemorySystem/VBCacheReadResponses"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_075",
          "MemorySystem/ddr4_sdram_075"
        ]
      },
      "default_sysclk1_300_1": {
        "interface_ports": [
          "default_sysclk1_300",
          "MemorySystem/default_sysclk1_300"
        ]
      },
      "sgmii_phyclk_1": {
        "interface_ports": [
          "sgmii_phyclk",
          "NetworkPacketSystem/sgmii_phyclk"
        ]
      }
    },
    "nets": {
      "ATTR_FIFO_dout": {
        "ports": [
          "ATTR_FIFO/dout",
          "ila_1/probe10",
          "AttrInterpolator_0/DINTERP_FIFO_rd_data"
        ]
      },
      "ATTR_FIFO_empty": {
        "ports": [
          "ATTR_FIFO/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_ATTR",
          "AttrInterpolator_0/DINTERP_FIFO_empty"
        ]
      },
      "ATTR_FIFO_prog_full": {
        "ports": [
          "ATTR_FIFO/prog_full",
          "DepthInterpolator_0/ATTR_FIFO_almost_full"
        ]
      },
      "AttrInterpStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "AttrInterpStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/INTERP_NumFreeSlots"
        ]
      },
      "AttrInterpStateBlock_STAGE_NextDrawID": {
        "ports": [
          "AttrInterpStateBlock/STAGE_NextDrawID",
          "AttrInterpolator_0/STATE_NextDrawID"
        ]
      },
      "AttrInterpStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "AttrInterpStateBlock/STAGE_StateBitsAtDrawID",
          "AttrInterpolator_0/STATE_StateBitsAtDrawID"
        ]
      },
      "AttrInterpStateBlock_STAGE_StateIsValid": {
        "ports": [
          "AttrInterpStateBlock/STAGE_StateIsValid",
          "AttrInterpolator_0/STATE_StateIsValid"
        ]
      },
      "AttrInterp_FPU_CNV0_OCNV": {
        "ports": [
          "AttrInterp_FPU_CNV0/OCNV",
          "AttrInterpolator_0/FPU_CNV0_OUT"
        ]
      },
      "AttrInterp_FPU_CNV1_OCNV": {
        "ports": [
          "AttrInterp_FPU_CNV1/OCNV",
          "AttrInterpolator_0/FPU_CNV1_OUT"
        ]
      },
      "AttrInterp_FPU_MUL_OMUL": {
        "ports": [
          "AttrInterp_FPU_MUL/OMUL",
          "AttrInterpolator_0/FPU_MUL_OUT"
        ]
      },
      "AttrInterpolator_0_CMD_IsIdle": {
        "ports": [
          "AttrInterpolator_0/CMD_IsIdle",
          "CommandProcessor_0/CMD_AttrInterpolator_Idle"
        ]
      },
      "AttrInterpolator_0_DBG_AttrInterpolator_State": {
        "ports": [
          "AttrInterpolator_0/DBG_AttrInterpolator_State",
          "ila_2/probe8"
        ]
      },
      "AttrInterpolator_0_DBG_ConverterDriver_State": {
        "ports": [
          "AttrInterpolator_0/DBG_ConverterDriver_State",
          "ila_1/probe14"
        ]
      },
      "AttrInterpolator_0_DBG_CurrentDrawEvent": {
        "ports": [
          "AttrInterpolator_0/DBG_CurrentDrawEvent",
          "ila_1/probe16"
        ]
      },
      "AttrInterpolator_0_DBG_InterpolatorDriver_State": {
        "ports": [
          "AttrInterpolator_0/DBG_InterpolatorDriver_State",
          "ila_1/probe12"
        ]
      },
      "AttrInterpolator_0_DBG_Message": {
        "ports": [
          "AttrInterpolator_0/DBG_Message",
          "DbgPixelMessages_INTERP/STAGE_Message"
        ]
      },
      "AttrInterpolator_0_DBG_MessageData": {
        "ports": [
          "AttrInterpolator_0/DBG_MessageData",
          "DbgPixelMessages_INTERP/STAGE_MessageData"
        ]
      },
      "AttrInterpolator_0_DBG_MultiplierDriver_State": {
        "ports": [
          "AttrInterpolator_0/DBG_MultiplierDriver_State",
          "ila_1/probe13"
        ]
      },
      "AttrInterpolator_0_DBG_NewMessage": {
        "ports": [
          "AttrInterpolator_0/DBG_NewMessage",
          "DbgPixelMessages_INTERP/STAGE_NewMessage"
        ]
      },
      "AttrInterpolator_0_DBG_OutputDriver_State": {
        "ports": [
          "AttrInterpolator_0/DBG_OutputDriver_State",
          "ila_1/probe15"
        ]
      },
      "AttrInterpolator_0_DBG_PixelWFIFO": {
        "ports": [
          "AttrInterpolator_0/DBG_PixelWFIFO",
          "INTERP_ila/probe0"
        ]
      },
      "AttrInterpolator_0_DBG_RastBarycentricB": {
        "ports": [
          "AttrInterpolator_0/DBG_RastBarycentricB",
          "INTERP_ila/probe1"
        ]
      },
      "AttrInterpolator_0_DBG_RastBarycentricC": {
        "ports": [
          "AttrInterpolator_0/DBG_RastBarycentricC",
          "INTERP_ila/probe2"
        ]
      },
      "AttrInterpolator_0_DINTERP_FIFO_rd_en": {
        "ports": [
          "AttrInterpolator_0/DINTERP_FIFO_rd_en",
          "ATTR_FIFO/rd_en"
        ]
      },
      "AttrInterpolator_0_FPU_CNV0_A": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV0_A",
          "AttrInterp_FPU_CNV0/IN_A"
        ]
      },
      "AttrInterpolator_0_FPU_CNV0_GO": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV0_GO",
          "AttrInterp_FPU_CNV0/ICNV_GO"
        ]
      },
      "AttrInterpolator_0_FPU_CNV0_Mode": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV0_Mode",
          "AttrInterp_FPU_CNV0/IN_MODE"
        ]
      },
      "AttrInterpolator_0_FPU_CNV1_A": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV1_A",
          "AttrInterp_FPU_CNV1/IN_A"
        ]
      },
      "AttrInterpolator_0_FPU_CNV1_GO": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV1_GO",
          "AttrInterp_FPU_CNV1/ICNV_GO"
        ]
      },
      "AttrInterpolator_0_FPU_CNV1_Mode": {
        "ports": [
          "AttrInterpolator_0/FPU_CNV1_Mode",
          "AttrInterp_FPU_CNV1/IN_MODE"
        ]
      },
      "AttrInterpolator_0_FPU_MUL_A": {
        "ports": [
          "AttrInterpolator_0/FPU_MUL_A",
          "AttrInterp_FPU_MUL/IN_A"
        ]
      },
      "AttrInterpolator_0_FPU_MUL_B": {
        "ports": [
          "AttrInterpolator_0/FPU_MUL_B",
          "AttrInterp_FPU_MUL/IN_B"
        ]
      },
      "AttrInterpolator_0_FPU_MUL_GO": {
        "ports": [
          "AttrInterpolator_0/FPU_MUL_GO",
          "AttrInterp_FPU_MUL/IMUL_GO"
        ]
      },
      "AttrInterpolator_0_STATE_ConsumeStateSlot": {
        "ports": [
          "AttrInterpolator_0/STATE_ConsumeStateSlot",
          "AttrInterpStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "AttrInterpolator_0_STAT_CurrentDrawEventID": {
        "ports": [
          "AttrInterpolator_0/STAT_CurrentDrawEventID",
          "StatsSystem/INTERP_CurrentDrawEventID"
        ]
      },
      "AttrInterpolator_0_STAT_CyclesIdle": {
        "ports": [
          "AttrInterpolator_0/STAT_CyclesIdle",
          "StatsSystem/INTERP_CyclesIdle"
        ]
      },
      "AttrInterpolator_0_STAT_CyclesSpentWorking": {
        "ports": [
          "AttrInterpolator_0/STAT_CyclesSpentWorking",
          "StatsSystem/INTERP_CyclesSpentWorking"
        ]
      },
      "AttrInterpolator_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "AttrInterpolator_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/INTERP_CyclesWaitingForOutput"
        ]
      },
      "AttrInterpolator_0_TEXSAMP_OutFIFO_wr_data": {
        "ports": [
          "AttrInterpolator_0/TEXSAMP_OutFIFO_wr_data",
          "TEXSAMP_FIFO/din",
          "INTERP_ila/probe3"
        ]
      },
      "AttrInterpolator_0_TEXSAMP_OutFIFO_wr_en": {
        "ports": [
          "AttrInterpolator_0/TEXSAMP_OutFIFO_wr_en",
          "TEXSAMP_FIFO/wr_en"
        ]
      },
      "AttrInterpolator_0_TRICACHE_PopTriangleSlot": {
        "ports": [
          "AttrInterpolator_0/TRICACHE_PopTriangleSlot",
          "TriWorkCache2_0/INTERP_PopTriangleSlot"
        ]
      },
      "CDC_Command_Scanout_CMD_VSync": {
        "ports": [
          "ScanoutSystem/CMD_VSync",
          "CommandProcessor_0/CMD_VSync"
        ]
      },
      "CLIP_FPU_ADD_0_OADD": {
        "ports": [
          "CLIP_FPU_ADD_0/OADD",
          "ClipUnit_0/FPU_Add0_OUT"
        ]
      },
      "CLIP_FPU_ADD_1_OADD": {
        "ports": [
          "CLIP_FPU_ADD_1/OADD",
          "ClipUnit_0/FPU_Add1_OUT"
        ]
      },
      "CLIP_FPU_MUL_0_OMUL": {
        "ports": [
          "CLIP_FPU_MUL_0/OMUL",
          "ClipUnit_0/FPU_Mul0_OUT"
        ]
      },
      "CLIP_FPU_MUL_1_OMUL": {
        "ports": [
          "CLIP_FPU_MUL_1/OMUL",
          "ClipUnit_0/FPU_Mul1_OUT"
        ]
      },
      "CLIP_FPU_SPEC_0_OSPEC": {
        "ports": [
          "CLIP_FPU_SPEC_0/OSPEC",
          "ClipUnit_0/FPU_Rcp0_OUT"
        ]
      },
      "ClearBlock_0_CMD_ClearBlockIsIdle": {
        "ports": [
          "ClearBlock_0/CMD_ClearBlockIsIdle",
          "CommandProcessor_0/CMD_ClearBlock_Idle"
        ]
      },
      "ClipUnitStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "ClipUnitStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/CLIP_NumFreeSlots"
        ]
      },
      "ClipUnitStateBlock_STAGE_NextDrawID": {
        "ports": [
          "ClipUnitStateBlock/STAGE_NextDrawID",
          "ClipUnit_0/STATE_NextDrawID"
        ]
      },
      "ClipUnitStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "ClipUnitStateBlock/STAGE_StateBitsAtDrawID",
          "ClipUnit_0/STATE_StateBitsAtDrawID"
        ]
      },
      "ClipUnitStateBlock_STAGE_StateIsValid": {
        "ports": [
          "ClipUnitStateBlock/STAGE_StateIsValid",
          "ClipUnit_0/STATE_StateIsValid"
        ]
      },
      "ClipUnit_0_CMD_IsIdle": {
        "ports": [
          "ClipUnit_0/CMD_IsIdle",
          "CommandProcessor_0/CMD_Clip_Idle"
        ]
      },
      "ClipUnit_0_DBG_CurrentState": {
        "ports": [
          "ClipUnit_0/DBG_CurrentState",
          "ila_2/probe4"
        ]
      },
      "ClipUnit_0_FPU_Add0_A": {
        "ports": [
          "ClipUnit_0/FPU_Add0_A",
          "CLIP_FPU_ADD_0/IN_A"
        ]
      },
      "ClipUnit_0_FPU_Add0_B": {
        "ports": [
          "ClipUnit_0/FPU_Add0_B",
          "CLIP_FPU_ADD_0/IN_B"
        ]
      },
      "ClipUnit_0_FPU_Add0_IADD_GO": {
        "ports": [
          "ClipUnit_0/FPU_Add0_IADD_GO",
          "CLIP_FPU_ADD_0/IADD_GO"
        ]
      },
      "ClipUnit_0_FPU_Add1_A": {
        "ports": [
          "ClipUnit_0/FPU_Add1_A",
          "CLIP_FPU_ADD_1/IN_A"
        ]
      },
      "ClipUnit_0_FPU_Add1_B": {
        "ports": [
          "ClipUnit_0/FPU_Add1_B",
          "CLIP_FPU_ADD_1/IN_B"
        ]
      },
      "ClipUnit_0_FPU_Add1_IADD_GO": {
        "ports": [
          "ClipUnit_0/FPU_Add1_IADD_GO",
          "CLIP_FPU_ADD_1/IADD_GO"
        ]
      },
      "ClipUnit_0_FPU_Mul0_A": {
        "ports": [
          "ClipUnit_0/FPU_Mul0_A",
          "CLIP_FPU_MUL_0/IN_A"
        ]
      },
      "ClipUnit_0_FPU_Mul0_B": {
        "ports": [
          "ClipUnit_0/FPU_Mul0_B",
          "CLIP_FPU_MUL_0/IN_B"
        ]
      },
      "ClipUnit_0_FPU_Mul0_IMUL_GO": {
        "ports": [
          "ClipUnit_0/FPU_Mul0_IMUL_GO",
          "CLIP_FPU_MUL_0/IMUL_GO"
        ]
      },
      "ClipUnit_0_FPU_Mul1_A": {
        "ports": [
          "ClipUnit_0/FPU_Mul1_A",
          "CLIP_FPU_MUL_1/IN_A"
        ]
      },
      "ClipUnit_0_FPU_Mul1_B": {
        "ports": [
          "ClipUnit_0/FPU_Mul1_B",
          "CLIP_FPU_MUL_1/IN_B"
        ]
      },
      "ClipUnit_0_FPU_Mul1_IMUL_GO": {
        "ports": [
          "ClipUnit_0/FPU_Mul1_IMUL_GO",
          "CLIP_FPU_MUL_1/IMUL_GO"
        ]
      },
      "ClipUnit_0_FPU_Rcp0_A": {
        "ports": [
          "ClipUnit_0/FPU_Rcp0_A",
          "CLIP_FPU_SPEC_0/IN_A"
        ]
      },
      "ClipUnit_0_FPU_Rcp0_ISPEC_GO": {
        "ports": [
          "ClipUnit_0/FPU_Rcp0_ISPEC_GO",
          "CLIP_FPU_SPEC_0/ISPEC_GO"
        ]
      },
      "ClipUnit_0_IA_outPreviousStageIsReady": {
        "ports": [
          "ClipUnit_0/IA_outPreviousStageIsReady",
          "InputAssembler2_0/CLIP_readyForNewTri"
        ]
      },
      "ClipUnit_0_STATE_ConsumeStateSlot": {
        "ports": [
          "ClipUnit_0/STATE_ConsumeStateSlot",
          "ClipUnitStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "ClipUnit_0_STAT_CurrentDrawEventID": {
        "ports": [
          "ClipUnit_0/STAT_CurrentDrawEventID",
          "StatsSystem/CLIP_CurrentDrawEventID"
        ]
      },
      "ClipUnit_0_STAT_CyclesIdle": {
        "ports": [
          "ClipUnit_0/STAT_CyclesIdle",
          "StatsSystem/CLIP_CyclesIdle"
        ]
      },
      "ClipUnit_0_STAT_CyclesSpentWorking": {
        "ports": [
          "ClipUnit_0/STAT_CyclesSpentWorking",
          "StatsSystem/CLIP_CyclesSpentWorking"
        ]
      },
      "ClipUnit_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "ClipUnit_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/CLIP_CyclesWaitingForOutput"
        ]
      },
      "ClipUnit_0_TRISETUP_CurrentDrawEventID": {
        "ports": [
          "ClipUnit_0/TRISETUP_CurrentDrawEventID",
          "TriSetup_0/CLIP_CurrentDrawEventID"
        ]
      },
      "ClipUnit_0_TRISETUP_outNextStageIsValid": {
        "ports": [
          "ClipUnit_0/TRISETUP_outNextStageIsValid",
          "TriSetup_0/CLIP_newTriBegin",
          "TRISETUP_ILA/probe20"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0rgba": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0rgba",
          "TriSetup_0/CLIP_v0_in_RGBA"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0tx": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0tx",
          "TriSetup_0/CLIP_t0_in_x",
          "TRISETUP_ILA/probe10"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0ty": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0ty",
          "TriSetup_0/CLIP_t0_in_y",
          "TRISETUP_ILA/probe11"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0w": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0w",
          "TriSetup_0/CLIP_v0_in_w",
          "TRISETUP_ILA/probe16"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0x": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0x",
          "TriSetup_0/CLIP_v0_in_x"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0y": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0y",
          "TriSetup_0/CLIP_v0_in_y"
        ]
      },
      "ClipUnit_0_TRISETUP_outv0z": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv0z",
          "TriSetup_0/CLIP_v0_in_z"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1rgba": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1rgba",
          "TriSetup_0/CLIP_v1_in_RGBA"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1tx": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1tx",
          "TriSetup_0/CLIP_t1_in_x",
          "TRISETUP_ILA/probe12"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1ty": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1ty",
          "TriSetup_0/CLIP_t1_in_y",
          "TRISETUP_ILA/probe13"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1w": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1w",
          "TriSetup_0/CLIP_v1_in_w",
          "TRISETUP_ILA/probe17"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1x": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1x",
          "TriSetup_0/CLIP_v1_in_x"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1y": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1y",
          "TriSetup_0/CLIP_v1_in_y"
        ]
      },
      "ClipUnit_0_TRISETUP_outv1z": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv1z",
          "TriSetup_0/CLIP_v1_in_z"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2rgba": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2rgba",
          "TriSetup_0/CLIP_v2_in_RGBA"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2tx": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2tx",
          "TriSetup_0/CLIP_t2_in_x",
          "TRISETUP_ILA/probe14"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2ty": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2ty",
          "TriSetup_0/CLIP_t2_in_y",
          "TRISETUP_ILA/probe15"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2w": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2w",
          "TriSetup_0/CLIP_v2_in_w",
          "TRISETUP_ILA/probe18"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2x": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2x",
          "TriSetup_0/CLIP_v2_in_x"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2y": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2y",
          "TriSetup_0/CLIP_v2_in_y"
        ]
      },
      "ClipUnit_0_TRISETUP_outv2z": {
        "ports": [
          "ClipUnit_0/TRISETUP_outv2z",
          "TriSetup_0/CLIP_v2_in_z"
        ]
      },
      "CommandProcessor_0_CLEAR_BaseRenderTargetAddr": {
        "ports": [
          "CommandProcessor_0/CLEAR_BaseRenderTargetAddr",
          "ClearBlock_0/CMD_BaseRenderTargetAddr"
        ]
      },
      "CommandProcessor_0_CLEAR_ClearBlockBeginSignal": {
        "ports": [
          "CommandProcessor_0/CLEAR_ClearBlockBeginSignal",
          "ClearBlock_0/CMD_ClearBlockBeginSignal"
        ]
      },
      "CommandProcessor_0_CLEAR_ClearColorRGBA": {
        "ports": [
          "CommandProcessor_0/CLEAR_ClearColorRGBA",
          "ClearBlock_0/CMD_ClearColorRGBA"
        ]
      },
      "CommandProcessor_0_CLEAR_ClearDRAMLineCount": {
        "ports": [
          "CommandProcessor_0/CLEAR_ClearDRAMLineCount",
          "ClearBlock_0/CMD_ClearDRAMLineCount"
        ]
      },
      "CommandProcessor_0_CLIP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/CLIP_EndFrameReset",
          "ClipUnitStateBlock/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_CLIP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/CLIP_NewStateBits",
          "ClipUnitStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_CLIP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/CLIP_NewStateDrawEventID",
          "ClipUnitStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_CLIP_SetNewState": {
        "ports": [
          "CommandProcessor_0/CLIP_SetNewState",
          "ClipUnitStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_DBG_CMDPACKETSTATE": {
        "ports": [
          "CommandProcessor_0/DBG_CMDPACKETSTATE",
          "ila_0/probe0",
          "ila_2/probe0"
        ]
      },
      "CommandProcessor_0_DBG_LAST_IN_PACKET": {
        "ports": [
          "CommandProcessor_0/DBG_LAST_IN_PACKET",
          "ila_0/probe1"
        ]
      },
      "CommandProcessor_0_DBG_LAST_OUT_PACKET": {
        "ports": [
          "CommandProcessor_0/DBG_LAST_OUT_PACKET",
          "ila_0/probe2"
        ]
      },
      "CommandProcessor_0_DEPTH_ClearDepthBuffer": {
        "ports": [
          "CommandProcessor_0/DEPTH_ClearDepthBuffer",
          "DepthBuffer_0/CMD_ClearDepthBuffer"
        ]
      },
      "CommandProcessor_0_DEPTH_ClearDepthValue": {
        "ports": [
          "CommandProcessor_0/DEPTH_ClearDepthValue",
          "DepthBuffer_0/CMD_ClearDepthValue"
        ]
      },
      "CommandProcessor_0_DEPTH_ClearStencilBuffer": {
        "ports": [
          "CommandProcessor_0/DEPTH_ClearStencilBuffer",
          "DepthBuffer_0/CMD_ClearStencilBuffer"
        ]
      },
      "CommandProcessor_0_DEPTH_ClearStencilValue": {
        "ports": [
          "CommandProcessor_0/DEPTH_ClearStencilValue",
          "DepthBuffer_0/CMD_ClearStencilValue"
        ]
      },
      "CommandProcessor_0_DINTERP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/DINTERP_EndFrameReset",
          "DepthInterpStateBlock/CMD_EndFrameReset",
          "DbgPixelMessages_RAST/CMD_EndFrameReset",
          "DbgPixelMessages_DINTERP/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_DINTERP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/DINTERP_NewStateBits",
          "DepthInterpStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_DINTERP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/DINTERP_NewStateDrawEventID",
          "DepthInterpStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_DINTERP_SetNewState": {
        "ports": [
          "CommandProcessor_0/DINTERP_SetNewState",
          "DepthInterpStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_IA_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/IA_EndFrameReset",
          "InputAssemblerStateBlock/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_IA_NewStateBits": {
        "ports": [
          "CommandProcessor_0/IA_NewStateBits",
          "InputAssemblerStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_IA_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/IA_NewStateDrawEventID",
          "InputAssemblerStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_IA_SetNewState": {
        "ports": [
          "CommandProcessor_0/IA_SetNewState",
          "InputAssemblerStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_INTERP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/INTERP_EndFrameReset",
          "AttrInterpStateBlock/CMD_EndFrameReset",
          "DbgPixelMessages_INTERP/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_INTERP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/INTERP_NewStateBits",
          "AttrInterpStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_INTERP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/INTERP_NewStateDrawEventID",
          "AttrInterpStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_INTERP_SetNewState": {
        "ports": [
          "CommandProcessor_0/INTERP_SetNewState",
          "AttrInterpStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_ROP_ClearSignal": {
        "ports": [
          "CommandProcessor_0/ROP_ClearSignal",
          "ROP_0/CMD_ClearSignal"
        ]
      },
      "CommandProcessor_0_ROP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/ROP_EndFrameReset",
          "ROPStateBlock/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_ROP_FlushCacheSignal": {
        "ports": [
          "CommandProcessor_0/ROP_FlushCacheSignal",
          "ROP_0/CMD_FlushCacheSignal"
        ]
      },
      "CommandProcessor_0_ROP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/ROP_NewStateBits",
          "ROPStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_ROP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/ROP_NewStateDrawEventID",
          "ROPStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_ROP_SetClearColor": {
        "ports": [
          "CommandProcessor_0/ROP_SetClearColor",
          "ROP_0/CMD_SetClearColor"
        ]
      },
      "CommandProcessor_0_ROP_SetNewState": {
        "ports": [
          "CommandProcessor_0/ROP_SetNewState",
          "ROPStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_SCANOUT_InvertOutputColor": {
        "ports": [
          "CommandProcessor_0/SCANOUT_InvertOutputColor",
          "ScanoutSystem/CMD_InvertOutputColor"
        ]
      },
      "CommandProcessor_0_SCANOUT_OutputColorChannels": {
        "ports": [
          "CommandProcessor_0/SCANOUT_OutputColorChannels",
          "ScanoutSystem/CMD_OutputColorChannels"
        ]
      },
      "CommandProcessor_0_SCANOUT_RenderTargetBaseAddr": {
        "ports": [
          "CommandProcessor_0/SCANOUT_RenderTargetBaseAddr",
          "ScanoutSystem/CMD_RenderTargetBaseAddr"
        ]
      },
      "CommandProcessor_0_SCANOUT_ScanEnable": {
        "ports": [
          "CommandProcessor_0/SCANOUT_ScanEnable",
          "ScanoutSystem/CMD_ScanEnable"
        ]
      },
      "CommandProcessor_0_SHADER_InCommand": {
        "ports": [
          "CommandProcessor_0/SHADER_InCommand",
          "ShaderCoreSystem/CMD_InCommand"
        ]
      },
      "CommandProcessor_0_SHADER_LoadProgramAddr": {
        "ports": [
          "CommandProcessor_0/SHADER_LoadProgramAddr",
          "ShaderCoreSystem/CMD_LoadProgramAddr"
        ]
      },
      "CommandProcessor_0_SHADER_LoadProgramLen": {
        "ports": [
          "CommandProcessor_0/SHADER_LoadProgramLen",
          "ShaderCoreSystem/CMD_LoadProgramLen"
        ]
      },
      "CommandProcessor_0_SHADER_ReadRegisterOutRequest": {
        "ports": [
          "CommandProcessor_0/SHADER_ReadRegisterOutRequest",
          "ShaderCoreSystem/DBG_ReadRegisterOutRequest"
        ]
      },
      "CommandProcessor_0_SHADER_SetConstantData": {
        "ports": [
          "CommandProcessor_0/SHADER_SetConstantData",
          "ShaderCoreSystem/CMD_SetConstantData"
        ]
      },
      "CommandProcessor_0_SHADER_SetConstantIndex": {
        "ports": [
          "CommandProcessor_0/SHADER_SetConstantIndex",
          "ShaderCoreSystem/CMD_SetConstantIndex"
        ]
      },
      "CommandProcessor_0_SHADER_SetNumVertexStreams": {
        "ports": [
          "CommandProcessor_0/SHADER_SetNumVertexStreams",
          "ShaderCoreSystem/CMD_SetNumVertexStreams"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamDWORDCount": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamDWORDCount",
          "ShaderCoreSystem/CMD_SetVertexStreamDWORDCount"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamDWORDOffset": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamDWORDOffset",
          "ShaderCoreSystem/CMD_SetVertexStreamDWORDOffset"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamDWORDStride": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamDWORDStride",
          "ShaderCoreSystem/CMD_SetVertexStreamDWORDStride"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamID": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamID",
          "ShaderCoreSystem/CMD_SetVertexStreamID"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamIsD3DCOLOR": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamIsD3DCOLOR",
          "ShaderCoreSystem/CMD_SetVertexStreamIsD3DCOLOR"
        ]
      },
      "CommandProcessor_0_SHADER_SetVertexStreamShaderRegIndex": {
        "ports": [
          "CommandProcessor_0/SHADER_SetVertexStreamShaderRegIndex",
          "ShaderCoreSystem/CMD_SetVertexStreamShaderRegIndex"
        ]
      },
      "CommandProcessor_0_STAT_CurrentCommandIndex": {
        "ports": [
          "CommandProcessor_0/STAT_CurrentCommandIndex",
          "StatsSystem/STAT_SampleData"
        ]
      },
      "CommandProcessor_0_STAT_CyclesIdle": {
        "ports": [
          "CommandProcessor_0/STAT_CyclesIdle",
          "StatsSystem/CMD_CyclesIdle"
        ]
      },
      "CommandProcessor_0_STAT_CyclesSpentWorking": {
        "ports": [
          "CommandProcessor_0/STAT_CyclesSpentWorking",
          "StatsSystem/CMD_CyclesSpentWorking"
        ]
      },
      "CommandProcessor_0_STAT_EnableEventTimestamps": {
        "ports": [
          "CommandProcessor_0/STAT_EnableEventTimestamps",
          "StatsSystem/CMD_EnableEventTimestamps"
        ]
      },
      "CommandProcessor_0_STAT_PresentSignal": {
        "ports": [
          "CommandProcessor_0/STAT_PresentSignal",
          "StatsSystem/CMD_PresentSignal"
        ]
      },
      "CommandProcessor_0_STAT_SetNewStatsConfig": {
        "ports": [
          "CommandProcessor_0/STAT_SetNewStatsConfig",
          "StatsSystem/CMD_SetNewStatsConfig"
        ]
      },
      "CommandProcessor_0_STAT_WriteEventTimestampOrders": {
        "ports": [
          "CommandProcessor_0/STAT_WriteEventTimestampOrders",
          "StatsSystem/CMD_WriteEventTimestampOrders"
        ]
      },
      "CommandProcessor_0_STAT_WriteEventTimestampsAddress": {
        "ports": [
          "CommandProcessor_0/STAT_WriteEventTimestampsAddress",
          "StatsSystem/CMD_WriteEventTimestampsAddress"
        ]
      },
      "CommandProcessor_0_STAT_WriteFrameStatsAddress": {
        "ports": [
          "CommandProcessor_0/STAT_WriteFrameStatsAddress",
          "StatsSystem/CMD_WriteFrameStatsAddress"
        ]
      },
      "CommandProcessor_0_TEXSAMP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/TEXSAMP_EndFrameReset",
          "TexSampleStateBlock/CMD_EndFrameReset",
          "ila_1/probe4",
          "DbgPixelMessages_TEXSAMP/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_TEXSAMP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/TEXSAMP_NewStateBits",
          "TexSampleStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_TEXSAMP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/TEXSAMP_NewStateDrawEventID",
          "TexSampleStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_TEXSAMP_SetNewState": {
        "ports": [
          "CommandProcessor_0/TEXSAMP_SetNewState",
          "TexSampleStateBlock/CMD_SetNewState",
          "ila_1/probe3"
        ]
      },
      "CommandProcessor_0_TRISETUP_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/TRISETUP_EndFrameReset",
          "TriSetupStateBlock/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_TRISETUP_NewStateBits": {
        "ports": [
          "CommandProcessor_0/TRISETUP_NewStateBits",
          "TriSetupStateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_TRISETUP_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/TRISETUP_NewStateDrawEventID",
          "TriSetupStateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_TRISETUP_SetNewState": {
        "ports": [
          "CommandProcessor_0/TRISETUP_SetNewState",
          "TriSetupStateBlock/CMD_SetNewState"
        ]
      },
      "CommandProcessor_0_VBB_CommandArg0": {
        "ports": [
          "CommandProcessor_0/VBB_CommandArg0",
          "VertexBatchBuilder/CMD_CommandArg0"
        ]
      },
      "CommandProcessor_0_VBB_CommandArg1": {
        "ports": [
          "CommandProcessor_0/VBB_CommandArg1",
          "VertexBatchBuilder/CMD_CommandArg1"
        ]
      },
      "CommandProcessor_0_VBB_CommandArg2": {
        "ports": [
          "CommandProcessor_0/VBB_CommandArg2",
          "VertexBatchBuilder/CMD_CommandArg2"
        ]
      },
      "CommandProcessor_0_VBB_EndFrameReset": {
        "ports": [
          "CommandProcessor_0/VBB_EndFrameReset",
          "VBB_StateBlock/CMD_EndFrameReset"
        ]
      },
      "CommandProcessor_0_VBB_NewDrawEventID": {
        "ports": [
          "CommandProcessor_0/VBB_NewDrawEventID",
          "VertexBatchBuilder/CMD_NewDrawEventID"
        ]
      },
      "CommandProcessor_0_VBB_NewStateBits": {
        "ports": [
          "CommandProcessor_0/VBB_NewStateBits",
          "VBB_StateBlock/CMD_NewStateBits"
        ]
      },
      "CommandProcessor_0_VBB_NewStateDrawEventID": {
        "ports": [
          "CommandProcessor_0/VBB_NewStateDrawEventID",
          "VBB_StateBlock/CMD_NewStateDrawEventID"
        ]
      },
      "CommandProcessor_0_VBB_SendCommand": {
        "ports": [
          "CommandProcessor_0/VBB_SendCommand",
          "VertexBatchBuilder/CMD_SendCommand"
        ]
      },
      "CommandProcessor_0_VBB_SetNewState": {
        "ports": [
          "CommandProcessor_0/VBB_SetNewState",
          "VBB_StateBlock/CMD_SetNewState"
        ]
      },
      "DINTERP_FPU_CNV0_OCNV": {
        "ports": [
          "DINTERP_FPU_CNV0/OCNV",
          "DepthInterpolator_0/FPU_CNV0_OUT"
        ]
      },
      "DINTERP_FPU_CNV1_OCNV": {
        "ports": [
          "DINTERP_FPU_CNV1/OCNV",
          "DepthInterpolator_0/FPU_CNV1_OUT"
        ]
      },
      "DINTERP_FPU_MUL_OMUL": {
        "ports": [
          "DINTERP_FPU_MUL/OMUL",
          "DepthInterpolator_0/FPU_MUL_OUT"
        ]
      },
      "DINTERP_FPU_SPEC_OSPEC": {
        "ports": [
          "DINTERP_FPU_SPEC/OSPEC",
          "DepthInterpolator_0/FPU_SPEC_OUT"
        ]
      },
      "DbgPixelMessages_DINTERP_DBG_IsDumping": {
        "ports": [
          "DbgPixelMessages_DINTERP/DBG_IsDumping",
          "ila_2/probe17"
        ]
      },
      "DbgPixelMessages_DINTERP_DBG_Message": {
        "ports": [
          "DbgPixelMessages_DINTERP/DBG_Message",
          "ila_2/probe19"
        ]
      },
      "DbgPixelMessages_DINTERP_DBG_MessageData": {
        "ports": [
          "DbgPixelMessages_DINTERP/DBG_MessageData",
          "ila_2/probe25"
        ]
      },
      "DbgPixelMessages_DINTERP_DBG_MessageIndex": {
        "ports": [
          "DbgPixelMessages_DINTERP/DBG_MessageIndex",
          "ila_2/probe18"
        ]
      },
      "DbgPixelMessages_INTERP_DBG_IsDumping": {
        "ports": [
          "DbgPixelMessages_INTERP/DBG_IsDumping",
          "ila_2/probe14"
        ]
      },
      "DbgPixelMessages_INTERP_DBG_Message": {
        "ports": [
          "DbgPixelMessages_INTERP/DBG_Message",
          "ila_2/probe16"
        ]
      },
      "DbgPixelMessages_INTERP_DBG_MessageData": {
        "ports": [
          "DbgPixelMessages_INTERP/DBG_MessageData",
          "ila_2/probe24"
        ]
      },
      "DbgPixelMessages_INTERP_DBG_MessageIndex": {
        "ports": [
          "DbgPixelMessages_INTERP/DBG_MessageIndex",
          "ila_2/probe15"
        ]
      },
      "DbgPixelMessages_RAST_DBG_IsDumping": {
        "ports": [
          "DbgPixelMessages_RAST/DBG_IsDumping",
          "ila_2/probe20"
        ]
      },
      "DbgPixelMessages_RAST_DBG_Message": {
        "ports": [
          "DbgPixelMessages_RAST/DBG_Message",
          "ila_2/probe22"
        ]
      },
      "DbgPixelMessages_RAST_DBG_MessageData": {
        "ports": [
          "DbgPixelMessages_RAST/DBG_MessageData",
          "ila_2/probe26"
        ]
      },
      "DbgPixelMessages_RAST_DBG_MessageIndex": {
        "ports": [
          "DbgPixelMessages_RAST/DBG_MessageIndex",
          "ila_2/probe21"
        ]
      },
      "DbgPixelMessages_TEXSAMP_DBG_IsDumping": {
        "ports": [
          "DbgPixelMessages_TEXSAMP/DBG_IsDumping",
          "ila_2/probe11"
        ]
      },
      "DbgPixelMessages_TEXSAMP_DBG_Message": {
        "ports": [
          "DbgPixelMessages_TEXSAMP/DBG_Message",
          "ila_2/probe13"
        ]
      },
      "DbgPixelMessages_TEXSAMP_DBG_MessageData": {
        "ports": [
          "DbgPixelMessages_TEXSAMP/DBG_MessageData",
          "ila_2/probe23"
        ]
      },
      "DbgPixelMessages_TEXSAMP_DBG_MessageIndex": {
        "ports": [
          "DbgPixelMessages_TEXSAMP/DBG_MessageIndex",
          "ila_2/probe12"
        ]
      },
      "DepthBuffer_0_CMD_DepthIsIdle": {
        "ports": [
          "DepthBuffer_0/CMD_DepthIsIdle",
          "CommandProcessor_0/CMD_Depth_Idle"
        ]
      },
      "DepthBuffer_0_RAST_DepthIsIdle": {
        "ports": [
          "DepthBuffer_0/RAST_DepthIsIdle",
          "DepthInterpolator_0/DEPTH_DepthIsIdle"
        ]
      },
      "DepthBuffer_0_RAST_PixelFailedDepthTest": {
        "ports": [
          "DepthBuffer_0/RAST_PixelFailedDepthTest",
          "DepthInterpolator_0/DEPTH_PixelFailedDepthTest"
        ]
      },
      "DepthBuffer_0_RAST_PixelFailedStencilTest": {
        "ports": [
          "DepthBuffer_0/RAST_PixelFailedStencilTest",
          "DepthInterpolator_0/DEPTH_PixelFailedStencilTest"
        ]
      },
      "DepthBuffer_0_RAST_PixelPassedDepthStencilTest": {
        "ports": [
          "DepthBuffer_0/RAST_PixelPassedDepthStencilTest",
          "DepthInterpolator_0/DEPTH_PixelPassedDepthStencilTest"
        ]
      },
      "DepthInterpStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "DepthInterpStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/DINTERP_NumFreeSlots"
        ]
      },
      "DepthInterpStateBlock_STAGE_NextDrawID": {
        "ports": [
          "DepthInterpStateBlock/STAGE_NextDrawID",
          "DepthInterpolator_0/STATE_NextDrawID"
        ]
      },
      "DepthInterpStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "DepthInterpStateBlock/STAGE_StateBitsAtDrawID",
          "DepthInterpolator_0/STATE_StateBitsAtDrawID"
        ]
      },
      "DepthInterpStateBlock_STAGE_StateIsValid": {
        "ports": [
          "DepthInterpStateBlock/STAGE_StateIsValid",
          "DepthInterpolator_0/STATE_StateIsValid"
        ]
      },
      "DepthInterpolator_0_CMD_IsIdle": {
        "ports": [
          "DepthInterpolator_0/CMD_IsIdle",
          "CommandProcessor_0/CMD_DepthInterpolator_Idle"
        ]
      },
      "DepthInterpolator_0_DBG_DepthInterpolator_State": {
        "ports": [
          "DepthInterpolator_0/DBG_DepthInterpolator_State",
          "ila_2/probe7"
        ]
      },
      "DepthInterpolator_0_DBG_Message": {
        "ports": [
          "DepthInterpolator_0/DBG_Message",
          "DbgPixelMessages_DINTERP/STAGE_Message"
        ]
      },
      "DepthInterpolator_0_DBG_MessageData": {
        "ports": [
          "DepthInterpolator_0/DBG_MessageData",
          "DbgPixelMessages_DINTERP/STAGE_MessageData"
        ]
      },
      "DepthInterpolator_0_DBG_NewMessage": {
        "ports": [
          "DepthInterpolator_0/DBG_NewMessage",
          "DbgPixelMessages_DINTERP/STAGE_NewMessage"
        ]
      },
      "DepthInterpolator_0_DEPTH_DepthFunction": {
        "ports": [
          "DepthInterpolator_0/DEPTH_DepthFunction",
          "DepthBuffer_0/RAST_DepthFunction"
        ]
      },
      "DepthInterpolator_0_DEPTH_DepthWriteEnable": {
        "ports": [
          "DepthInterpolator_0/DEPTH_DepthWriteEnable",
          "DepthBuffer_0/RAST_DepthWriteEnable"
        ]
      },
      "DepthInterpolator_0_DEPTH_OutPixelDepth": {
        "ports": [
          "DepthInterpolator_0/DEPTH_OutPixelDepth",
          "DepthBuffer_0/RAST_InPixelDepth"
        ]
      },
      "DepthInterpolator_0_DEPTH_PixelReady": {
        "ports": [
          "DepthInterpolator_0/DEPTH_PixelReady",
          "DepthBuffer_0/RAST_PixelReady"
        ]
      },
      "DepthInterpolator_0_DEPTH_PosX": {
        "ports": [
          "DepthInterpolator_0/DEPTH_PosX",
          "DepthBuffer_0/RAST_PosX"
        ]
      },
      "DepthInterpolator_0_DEPTH_PosY": {
        "ports": [
          "DepthInterpolator_0/DEPTH_PosY",
          "DepthBuffer_0/RAST_PosY"
        ]
      },
      "DepthInterpolator_0_DEPTH_SetDepthParams": {
        "ports": [
          "DepthInterpolator_0/DEPTH_SetDepthParams",
          "DepthBuffer_0/RAST_SetDepthParams"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilCmpFunc": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilCmpFunc",
          "DepthBuffer_0/RAST_StencilCmpFunc"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilFailOp": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilFailOp",
          "DepthBuffer_0/RAST_StencilFailOp"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilPassOp": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilPassOp",
          "DepthBuffer_0/RAST_StencilPassOp"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilReadMask": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilReadMask",
          "DepthBuffer_0/RAST_StencilReadMask"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilRefVal": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilRefVal",
          "DepthBuffer_0/RAST_StencilRefVal"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilWriteEnable": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilWriteEnable",
          "DepthBuffer_0/RAST_StencilWriteEnable"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilWriteMask": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilWriteMask",
          "DepthBuffer_0/RAST_StencilWriteMask"
        ]
      },
      "DepthInterpolator_0_DEPTH_StencilZFailOp": {
        "ports": [
          "DepthInterpolator_0/DEPTH_StencilZFailOp",
          "DepthBuffer_0/RAST_StencilZFailOp"
        ]
      },
      "DepthInterpolator_0_FPU_CNV0_A": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV0_A",
          "DINTERP_FPU_CNV0/IN_A"
        ]
      },
      "DepthInterpolator_0_FPU_CNV0_GO": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV0_GO",
          "DINTERP_FPU_CNV0/ICNV_GO"
        ]
      },
      "DepthInterpolator_0_FPU_CNV0_Mode": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV0_Mode",
          "DINTERP_FPU_CNV0/IN_MODE"
        ]
      },
      "DepthInterpolator_0_FPU_CNV1_A": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV1_A",
          "DINTERP_FPU_CNV1/IN_A"
        ]
      },
      "DepthInterpolator_0_FPU_CNV1_GO": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV1_GO",
          "DINTERP_FPU_CNV1/ICNV_GO"
        ]
      },
      "DepthInterpolator_0_FPU_CNV1_Mode": {
        "ports": [
          "DepthInterpolator_0/FPU_CNV1_Mode",
          "DINTERP_FPU_CNV1/IN_MODE"
        ]
      },
      "DepthInterpolator_0_FPU_MUL_A": {
        "ports": [
          "DepthInterpolator_0/FPU_MUL_A",
          "DINTERP_FPU_MUL/IN_A"
        ]
      },
      "DepthInterpolator_0_FPU_MUL_B": {
        "ports": [
          "DepthInterpolator_0/FPU_MUL_B",
          "DINTERP_FPU_MUL/IN_B"
        ]
      },
      "DepthInterpolator_0_FPU_MUL_GO": {
        "ports": [
          "DepthInterpolator_0/FPU_MUL_GO",
          "DINTERP_FPU_MUL/IMUL_GO"
        ]
      },
      "DepthInterpolator_0_FPU_SPEC_A": {
        "ports": [
          "DepthInterpolator_0/FPU_SPEC_A",
          "DINTERP_FPU_SPEC/IN_A"
        ]
      },
      "DepthInterpolator_0_FPU_SPEC_GO": {
        "ports": [
          "DepthInterpolator_0/FPU_SPEC_GO",
          "DINTERP_FPU_SPEC/ISPEC_GO"
        ]
      },
      "DepthInterpolator_0_RASTOUT_FIFO_rd_en": {
        "ports": [
          "DepthInterpolator_0/RASTOUT_FIFO_rd_en",
          "rast_out_fifo/rd_en"
        ]
      },
      "DepthInterpolator_0_STATE_ConsumeStateSlot": {
        "ports": [
          "DepthInterpolator_0/STATE_ConsumeStateSlot",
          "DepthInterpStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "DepthInterpolator_0_STAT_CurrentDrawEventID": {
        "ports": [
          "DepthInterpolator_0/STAT_CurrentDrawEventID",
          "StatsSystem/DINTERP_CurrentDrawEventID"
        ]
      },
      "DepthInterpolator_0_STAT_CyclesIdle": {
        "ports": [
          "DepthInterpolator_0/STAT_CyclesIdle",
          "StatsSystem/DINTERP_CyclesIdle"
        ]
      },
      "DepthInterpolator_0_STAT_CyclesSpentWorking": {
        "ports": [
          "DepthInterpolator_0/STAT_CyclesSpentWorking",
          "StatsSystem/DINTERP_CyclesSpentWorking"
        ]
      },
      "DepthInterpolator_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "DepthInterpolator_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/DINTERP_CyclesWaitingForOutput"
        ]
      },
      "DepthInterpolator_0_STAT_DepthOnlyPixelsPassed": {
        "ports": [
          "DepthInterpolator_0/STAT_DepthOnlyPixelsPassed",
          "CommandProcessor_0/DINTERP_STAT_CountDepthOnlyPixelsPassed"
        ]
      },
      "DepthInterpolator_0_TRICACHE_PopTriangleSlot": {
        "ports": [
          "DepthInterpolator_0/TRICACHE_PopTriangleSlot",
          "TriWorkCache2_0/DINTERP_PopTriangleSlot"
        ]
      },
      "IndexBufferCache_0_VBB_ReadData": {
        "ports": [
          "IndexBufferCache_0/VBB_ReadData",
          "VertexBatchBuilder/IBC_ReadData"
        ]
      },
      "IndexBufferCache_0_VBB_ReadReady": {
        "ports": [
          "IndexBufferCache_0/VBB_ReadReady",
          "VertexBatchBuilder/IBC_ReadReady"
        ]
      },
      "InputAssembler2_0_CLIP_AABBTriOverlapsViewport": {
        "ports": [
          "InputAssembler2_0/CLIP_AABBTriOverlapsViewport",
          "ClipUnit_0/IA_inWholeTriangleAABBIntersectsViewport"
        ]
      },
      "InputAssembler2_0_CLIP_CurrentDrawEventID": {
        "ports": [
          "InputAssembler2_0/CLIP_CurrentDrawEventID",
          "ClipUnit_0/IA_CurrentDrawEventID"
        ]
      },
      "InputAssembler2_0_CLIP_newTriBegin": {
        "ports": [
          "InputAssembler2_0/CLIP_newTriBegin",
          "ClipUnit_0/IA_inPreviousStageIsValid"
        ]
      },
      "InputAssembler2_0_CLIP_tex0_X": {
        "ports": [
          "InputAssembler2_0/CLIP_tex0_X",
          "ClipUnit_0/IA_inv0tx"
        ]
      },
      "InputAssembler2_0_CLIP_tex0_Y": {
        "ports": [
          "InputAssembler2_0/CLIP_tex0_Y",
          "ClipUnit_0/IA_inv0ty"
        ]
      },
      "InputAssembler2_0_CLIP_tex1_X": {
        "ports": [
          "InputAssembler2_0/CLIP_tex1_X",
          "ClipUnit_0/IA_inv1tx"
        ]
      },
      "InputAssembler2_0_CLIP_tex1_Y": {
        "ports": [
          "InputAssembler2_0/CLIP_tex1_Y",
          "ClipUnit_0/IA_inv1ty"
        ]
      },
      "InputAssembler2_0_CLIP_tex2_X": {
        "ports": [
          "InputAssembler2_0/CLIP_tex2_X",
          "ClipUnit_0/IA_inv2tx"
        ]
      },
      "InputAssembler2_0_CLIP_tex2_Y": {
        "ports": [
          "InputAssembler2_0/CLIP_tex2_Y",
          "ClipUnit_0/IA_inv2ty"
        ]
      },
      "InputAssembler2_0_CLIP_v0ClipCodes": {
        "ports": [
          "InputAssembler2_0/CLIP_v0ClipCodes",
          "ClipUnit_0/IA_inv0ClipOutcodes"
        ]
      },
      "InputAssembler2_0_CLIP_v0PosW": {
        "ports": [
          "InputAssembler2_0/CLIP_v0PosW",
          "ClipUnit_0/IA_inv0w"
        ]
      },
      "InputAssembler2_0_CLIP_v0PosX": {
        "ports": [
          "InputAssembler2_0/CLIP_v0PosX",
          "ClipUnit_0/IA_inv0x"
        ]
      },
      "InputAssembler2_0_CLIP_v0PosY": {
        "ports": [
          "InputAssembler2_0/CLIP_v0PosY",
          "ClipUnit_0/IA_inv0y"
        ]
      },
      "InputAssembler2_0_CLIP_v0PosZ": {
        "ports": [
          "InputAssembler2_0/CLIP_v0PosZ",
          "ClipUnit_0/IA_inv0z"
        ]
      },
      "InputAssembler2_0_CLIP_v1ClipCodes": {
        "ports": [
          "InputAssembler2_0/CLIP_v1ClipCodes",
          "ClipUnit_0/IA_inv1ClipOutcodes"
        ]
      },
      "InputAssembler2_0_CLIP_v1PosW": {
        "ports": [
          "InputAssembler2_0/CLIP_v1PosW",
          "ClipUnit_0/IA_inv1w"
        ]
      },
      "InputAssembler2_0_CLIP_v1PosX": {
        "ports": [
          "InputAssembler2_0/CLIP_v1PosX",
          "ClipUnit_0/IA_inv1x"
        ]
      },
      "InputAssembler2_0_CLIP_v1PosY": {
        "ports": [
          "InputAssembler2_0/CLIP_v1PosY",
          "ClipUnit_0/IA_inv1y"
        ]
      },
      "InputAssembler2_0_CLIP_v1PosZ": {
        "ports": [
          "InputAssembler2_0/CLIP_v1PosZ",
          "ClipUnit_0/IA_inv1z"
        ]
      },
      "InputAssembler2_0_CLIP_v2ClipCodes": {
        "ports": [
          "InputAssembler2_0/CLIP_v2ClipCodes",
          "ClipUnit_0/IA_inv2ClipOutcodes"
        ]
      },
      "InputAssembler2_0_CLIP_v2PosW": {
        "ports": [
          "InputAssembler2_0/CLIP_v2PosW",
          "ClipUnit_0/IA_inv2w"
        ]
      },
      "InputAssembler2_0_CLIP_v2PosX": {
        "ports": [
          "InputAssembler2_0/CLIP_v2PosX",
          "ClipUnit_0/IA_inv2x"
        ]
      },
      "InputAssembler2_0_CLIP_v2PosY": {
        "ports": [
          "InputAssembler2_0/CLIP_v2PosY",
          "ClipUnit_0/IA_inv2y"
        ]
      },
      "InputAssembler2_0_CLIP_v2PosZ": {
        "ports": [
          "InputAssembler2_0/CLIP_v2PosZ",
          "ClipUnit_0/IA_inv2z"
        ]
      },
      "InputAssembler2_0_CLIP_vertColor0_RGBA": {
        "ports": [
          "InputAssembler2_0/CLIP_vertColor0_RGBA",
          "ClipUnit_0/IA_inv0rgba"
        ]
      },
      "InputAssembler2_0_CLIP_vertColor1_RGBA": {
        "ports": [
          "InputAssembler2_0/CLIP_vertColor1_RGBA",
          "ClipUnit_0/IA_inv1rgba"
        ]
      },
      "InputAssembler2_0_CLIP_vertColor2_RGBA": {
        "ports": [
          "InputAssembler2_0/CLIP_vertColor2_RGBA",
          "ClipUnit_0/IA_inv2rgba"
        ]
      },
      "InputAssembler2_0_CMD_IA_Idle": {
        "ports": [
          "InputAssembler2_0/CMD_IA_Idle",
          "CommandProcessor_0/CMD_IA_Idle"
        ]
      },
      "InputAssembler2_0_DBG_IA_State": {
        "ports": [
          "InputAssembler2_0/DBG_IA_State",
          "ila_2/probe3"
        ]
      },
      "InputAssembler2_0_STATE_ConsumeStateSlot": {
        "ports": [
          "InputAssembler2_0/STATE_ConsumeStateSlot",
          "InputAssemblerStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "InputAssembler2_0_STAT_CurrentDrawEventID": {
        "ports": [
          "InputAssembler2_0/STAT_CurrentDrawEventID",
          "StatsSystem/IA_CurrentDrawEventID"
        ]
      },
      "InputAssembler2_0_STAT_CyclesIdle": {
        "ports": [
          "InputAssembler2_0/STAT_CyclesIdle",
          "StatsSystem/IA_CyclesIdle"
        ]
      },
      "InputAssembler2_0_STAT_CyclesLoadingDataToCache": {
        "ports": [
          "InputAssembler2_0/STAT_CyclesLoadingDataToCache",
          "StatsSystem/IA_CyclesLoadingDataToCache"
        ]
      },
      "InputAssembler2_0_STAT_CyclesSpentWorking": {
        "ports": [
          "InputAssembler2_0/STAT_CyclesSpentWorking",
          "StatsSystem/IA_CyclesSpentWorking"
        ]
      },
      "InputAssembler2_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "InputAssembler2_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/IA_CyclesWaitingForOutput"
        ]
      },
      "InputAssembler2_0_VBO_Ready": {
        "ports": [
          "InputAssembler2_0/VBO_Ready",
          "ShaderCoreSystem/VBO_Ready"
        ]
      },
      "InputAssemblerStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "InputAssemblerStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/IA_NumFreeSlots"
        ]
      },
      "InputAssemblerStateBlock_STAGE_NextDrawID": {
        "ports": [
          "InputAssemblerStateBlock/STAGE_NextDrawID",
          "InputAssembler2_0/STATE_NextDrawID"
        ]
      },
      "InputAssemblerStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "InputAssemblerStateBlock/STAGE_StateBitsAtDrawID",
          "InputAssembler2_0/STATE_StateBitsAtDrawID"
        ]
      },
      "InputAssemblerStateBlock_STAGE_StateIsValid": {
        "ports": [
          "InputAssemblerStateBlock/STAGE_StateIsValid",
          "InputAssembler2_0/STATE_StateIsValid"
        ]
      },
      "MemoryController_0_CMD_MemoryControllerIsIdle": {
        "ports": [
          "MemorySystem/CMD_MemoryControllerIsIdle",
          "CommandProcessor_0/CMD_MemController_Idle"
        ]
      },
      "MemorySystem_STAT_MemReadCountBytesTransferred": {
        "ports": [
          "MemorySystem/STAT_MemReadCountBytesTransferred",
          "StatsSystem/MEM_MemReadCountBytesTransferred"
        ]
      },
      "MemorySystem_STAT_MemReadCountNonScanoutBytesTransferred": {
        "ports": [
          "MemorySystem/STAT_MemReadCountNonScanoutBytesTransferred",
          "StatsSystem/MEM_MemReadCountNonScanoutBytesTransferred"
        ]
      },
      "MemorySystem_STAT_MemReadCountNonScanoutTransactions": {
        "ports": [
          "MemorySystem/STAT_MemReadCountNonScanoutTransactions",
          "StatsSystem/MEM_MemReadCountNonScanoutTransactions"
        ]
      },
      "MemorySystem_STAT_MemReadCountTransactions": {
        "ports": [
          "MemorySystem/STAT_MemReadCountTransactions",
          "StatsSystem/MEM_MemReadCountTransactions"
        ]
      },
      "MemorySystem_STAT_MemReadCyclesIdle": {
        "ports": [
          "MemorySystem/STAT_MemReadCyclesIdle",
          "StatsSystem/MEM_ReadCyclesIdle"
        ]
      },
      "MemorySystem_STAT_MemReadCyclesSpentWorking": {
        "ports": [
          "MemorySystem/STAT_MemReadCyclesSpentWorking",
          "StatsSystem/MEM_ReadCyclesSpentWorking"
        ]
      },
      "MemorySystem_STAT_MemWriteCountBytesTransferred": {
        "ports": [
          "MemorySystem/STAT_MemWriteCountBytesTransferred",
          "StatsSystem/MEM_MemWriteCountBytesTransferred"
        ]
      },
      "MemorySystem_STAT_MemWriteCountTransactions": {
        "ports": [
          "MemorySystem/STAT_MemWriteCountTransactions",
          "StatsSystem/MEM_MemWriteCountTransactions"
        ]
      },
      "MemorySystem_STAT_MemWriteCyclesIdle": {
        "ports": [
          "MemorySystem/STAT_MemWriteCyclesIdle",
          "StatsSystem/MEM_WriteCyclesIdle"
        ]
      },
      "MemorySystem_STAT_MemWriteCyclesSpentWorking": {
        "ports": [
          "MemorySystem/STAT_MemWriteCyclesSpentWorking",
          "StatsSystem/MEM_WriteCyclesSpentWorking"
        ]
      },
      "MemorySystem_addn_ui_clkout1": {
        "ports": [
          "MemorySystem/addn_ui_clkout1",
          "ScanoutSystem/clk_250_000"
        ]
      },
      "ROPStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "ROPStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/ROP_NumFreeSlots"
        ]
      },
      "ROPStateBlock_STAGE_NextDrawID": {
        "ports": [
          "ROPStateBlock/STAGE_NextDrawID",
          "ROP_0/STATE_NextDrawID"
        ]
      },
      "ROPStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "ROPStateBlock/STAGE_StateBitsAtDrawID",
          "ROP_0/STATE_StateBitsAtDrawID"
        ]
      },
      "ROPStateBlock_STAGE_StateIsValid": {
        "ports": [
          "ROPStateBlock/STAGE_StateIsValid",
          "ROP_0/STATE_StateIsValid"
        ]
      },
      "ROP_0_CMD_ClearSignalAck": {
        "ports": [
          "ROP_0/CMD_ClearSignalAck",
          "CommandProcessor_0/ROP_ClearSignalAck"
        ]
      },
      "ROP_0_CMD_FlushCacheAck": {
        "ports": [
          "ROP_0/CMD_FlushCacheAck",
          "CommandProcessor_0/ROP_FlushCacheAck"
        ]
      },
      "ROP_0_CMD_ROPIsIdle": {
        "ports": [
          "ROP_0/CMD_ROPIsIdle",
          "CommandProcessor_0/CMD_ROP_Idle"
        ]
      },
      "ROP_0_DBG_ROP_State": {
        "ports": [
          "ROP_0/DBG_ROP_State",
          "ila_2/probe10"
        ]
      },
      "ROP_0_STATE_ConsumeStateSlot": {
        "ports": [
          "ROP_0/STATE_ConsumeStateSlot",
          "ROPStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "ROP_0_STAT_CountCacheHits": {
        "ports": [
          "ROP_0/STAT_CountCacheHits",
          "StatsSystem/ROP_CountCacheHits"
        ]
      },
      "ROP_0_STAT_CountCacheMisses": {
        "ports": [
          "ROP_0/STAT_CountCacheMisses",
          "StatsSystem/ROP_CountCacheMisses"
        ]
      },
      "ROP_0_STAT_CountPixelsPassed": {
        "ports": [
          "ROP_0/STAT_CountPixelsPassed",
          "CommandProcessor_0/ROP_STAT_CountPixelsPassed"
        ]
      },
      "ROP_0_STAT_CurrentDrawEventID": {
        "ports": [
          "ROP_0/STAT_CurrentDrawEventID",
          "StatsSystem/ROP_CurrentDrawEventID",
          "CommandProcessor_0/ROP_STAT_CurrentDrawEventID"
        ]
      },
      "ROP_0_STAT_CyclesIdle": {
        "ports": [
          "ROP_0/STAT_CyclesIdle",
          "StatsSystem/ROP_CyclesIdle"
        ]
      },
      "ROP_0_STAT_CyclesSpentWorking": {
        "ports": [
          "ROP_0/STAT_CyclesSpentWorking",
          "StatsSystem/ROP_CyclesSpentWorking"
        ]
      },
      "ROP_0_STAT_CyclesWaitingForMemoryRead": {
        "ports": [
          "ROP_0/STAT_CyclesWaitingForMemoryRead",
          "StatsSystem/ROP_CyclesWaitingForMemoryRead"
        ]
      },
      "ROP_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "ROP_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/ROP_CyclesWaitingForOutput"
        ]
      },
      "ROP_0_TEXSAMP_InFIFO_rd_en": {
        "ports": [
          "ROP_0/TEXSAMP_InFIFO_rd_en",
          "ROP_FIFO/rd_en"
        ]
      },
      "ROP_FIFO_almost_empty": {
        "ports": [
          "ROP_FIFO/almost_empty",
          "ROP_0/TEXSAMP_InFIFO_almost_empty"
        ]
      },
      "ROP_FIFO_dout": {
        "ports": [
          "ROP_FIFO/dout",
          "ROP_0/TEXSAMP_InFIFO_rd_data",
          "ila_1/probe8"
        ]
      },
      "ROP_FIFO_empty": {
        "ports": [
          "ROP_FIFO/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_ROP",
          "ROP_0/TEXSAMP_InFIFO_empty"
        ]
      },
      "Rasterizer_0_CMD_Rasterizer_Idle": {
        "ports": [
          "Rasterizer_0/CMD_Rasterizer_Idle",
          "CommandProcessor_0/CMD_Rasterizer_Idle"
        ]
      },
      "Rasterizer_0_DBG_Message": {
        "ports": [
          "Rasterizer_0/DBG_Message",
          "DbgPixelMessages_RAST/STAGE_Message"
        ]
      },
      "Rasterizer_0_DBG_MessageData": {
        "ports": [
          "Rasterizer_0/DBG_MessageData",
          "DbgPixelMessages_RAST/STAGE_MessageData"
        ]
      },
      "Rasterizer_0_DBG_NewMessage": {
        "ports": [
          "Rasterizer_0/DBG_NewMessage",
          "DbgPixelMessages_RAST/STAGE_NewMessage"
        ]
      },
      "Rasterizer_0_DBG_Rasterizer_State": {
        "ports": [
          "Rasterizer_0/DBG_Rasterizer_State",
          "ila_2/probe6"
        ]
      },
      "Rasterizer_0_STAT_CurrentDrawEventID": {
        "ports": [
          "Rasterizer_0/STAT_CurrentDrawEventID",
          "StatsSystem/RAST_CurrentDrawEventID"
        ]
      },
      "Rasterizer_0_STAT_CyclesIdle": {
        "ports": [
          "Rasterizer_0/STAT_CyclesIdle",
          "StatsSystem/RAST_CyclesIdle"
        ]
      },
      "Rasterizer_0_STAT_CyclesSpentWorking": {
        "ports": [
          "Rasterizer_0/STAT_CyclesSpentWorking",
          "StatsSystem/RAST_CyclesSpentWorking"
        ]
      },
      "Rasterizer_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "Rasterizer_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/RAST_CyclesWaitingForOutput"
        ]
      },
      "Rasterizer_0_STAT_CyclesWaitingForTriWorkCache": {
        "ports": [
          "Rasterizer_0/STAT_CyclesWaitingForTriWorkCache",
          "StatsSystem/RAST_CyclesWaitingForTriWorkCache"
        ]
      },
      "Rasterizer_0_TRICACHE_BarycentricInverse": {
        "ports": [
          "Rasterizer_0/TRICACHE_BarycentricInverse",
          "TriWorkCache2_0/RAST_inBarycentricInverse"
        ]
      },
      "Rasterizer_0_TRICACHE_InvW0": {
        "ports": [
          "Rasterizer_0/TRICACHE_InvW0",
          "TriWorkCache2_0/RAST_inInvW0"
        ]
      },
      "Rasterizer_0_TRICACHE_InvW10": {
        "ports": [
          "Rasterizer_0/TRICACHE_InvW10",
          "TriWorkCache2_0/RAST_inInvW10"
        ]
      },
      "Rasterizer_0_TRICACHE_InvW20": {
        "ports": [
          "Rasterizer_0/TRICACHE_InvW20",
          "TriWorkCache2_0/RAST_inInvW20"
        ]
      },
      "Rasterizer_0_TRICACHE_PushNewTriData": {
        "ports": [
          "Rasterizer_0/TRICACHE_PushNewTriData",
          "TriWorkCache2_0/RAST_PushNewTriData"
        ]
      },
      "Rasterizer_0_TRICACHE_TX0": {
        "ports": [
          "Rasterizer_0/TRICACHE_TX0",
          "TriWorkCache2_0/RAST_inT0X"
        ]
      },
      "Rasterizer_0_TRICACHE_TX10": {
        "ports": [
          "Rasterizer_0/TRICACHE_TX10",
          "TriWorkCache2_0/RAST_inT10X"
        ]
      },
      "Rasterizer_0_TRICACHE_TX20": {
        "ports": [
          "Rasterizer_0/TRICACHE_TX20",
          "TriWorkCache2_0/RAST_inT20X"
        ]
      },
      "Rasterizer_0_TRICACHE_TY0": {
        "ports": [
          "Rasterizer_0/TRICACHE_TY0",
          "TriWorkCache2_0/RAST_inT0Y"
        ]
      },
      "Rasterizer_0_TRICACHE_TY10": {
        "ports": [
          "Rasterizer_0/TRICACHE_TY10",
          "TriWorkCache2_0/RAST_inT10Y"
        ]
      },
      "Rasterizer_0_TRICACHE_TY20": {
        "ports": [
          "Rasterizer_0/TRICACHE_TY20",
          "TriWorkCache2_0/RAST_inT20Y"
        ]
      },
      "Rasterizer_0_TRICACHE_VertColor0": {
        "ports": [
          "Rasterizer_0/TRICACHE_VertColor0",
          "TriWorkCache2_0/RAST_inColorRGBA0"
        ]
      },
      "Rasterizer_0_TRICACHE_VertColor10": {
        "ports": [
          "Rasterizer_0/TRICACHE_VertColor10",
          "TriWorkCache2_0/RAST_inColorRGBA10"
        ]
      },
      "Rasterizer_0_TRICACHE_VertColor20": {
        "ports": [
          "Rasterizer_0/TRICACHE_VertColor20",
          "TriWorkCache2_0/RAST_inColorRGBA20"
        ]
      },
      "Rasterizer_0_TRICACHE_Z0": {
        "ports": [
          "Rasterizer_0/TRICACHE_Z0",
          "TriWorkCache2_0/RAST_inZ0"
        ]
      },
      "Rasterizer_0_TRICACHE_Z10": {
        "ports": [
          "Rasterizer_0/TRICACHE_Z10",
          "TriWorkCache2_0/RAST_inZ10"
        ]
      },
      "Rasterizer_0_TRICACHE_Z20": {
        "ports": [
          "Rasterizer_0/TRICACHE_Z20",
          "TriWorkCache2_0/RAST_inZ20"
        ]
      },
      "Rasterizer_0_TRISETUP_readyForNewTri": {
        "ports": [
          "Rasterizer_0/TRISETUP_readyForNewTri",
          "TriSetup_0/RAST_readyForTriSetupData"
        ]
      },
      "ResetN_UntilClockLoc_0_outResetn": {
        "ports": [
          "MemorySystem/outResetn",
          "CommandProcessor_0/resetn"
        ]
      },
      "ShaderCoreSystem_DBG_CurrentState": {
        "ports": [
          "ShaderCoreSystem/DBG_CurrentState",
          "ila_2/probe2"
        ]
      },
      "ShaderCoreSystem_STAT_CurrentDrawEventID": {
        "ports": [
          "ShaderCoreSystem/STAT_CurrentDrawEventID",
          "StatsSystem/VSHADER_CurrentDrawEventID"
        ]
      },
      "ShaderCoreSystem_STAT_CyclesExecShaderCode": {
        "ports": [
          "ShaderCoreSystem/STAT_CyclesExecShaderCode",
          "StatsSystem/VSHADER_CyclesExecShaderCode"
        ]
      },
      "ShaderCoreSystem_STAT_CyclesIdle": {
        "ports": [
          "ShaderCoreSystem/STAT_CyclesIdle",
          "StatsSystem/VSHADER_CyclesIdle"
        ]
      },
      "ShaderCoreSystem_STAT_CyclesSpentWorking": {
        "ports": [
          "ShaderCoreSystem/STAT_CyclesSpentWorking",
          "StatsSystem/VSHADER_CyclesSpentWorking"
        ]
      },
      "ShaderCoreSystem_STAT_CyclesWaitingForOutput": {
        "ports": [
          "ShaderCoreSystem/STAT_CyclesWaitingForOutput",
          "StatsSystem/VSHADER_CyclesWaitingForOutput"
        ]
      },
      "ShaderCoreSystem_VBO_IsIndexedDrawCall": {
        "ports": [
          "ShaderCoreSystem/VBO_IsIndexedDrawCall",
          "InputAssembler2_0/VBO_IsIndexedDrawCall"
        ]
      },
      "ShaderCoreSystem_VBO_NumIndices": {
        "ports": [
          "ShaderCoreSystem/VBO_NumIndices",
          "InputAssembler2_0/VBO_NumIndices"
        ]
      },
      "ShaderCoreSystem_VBO_NumVertices": {
        "ports": [
          "ShaderCoreSystem/VBO_NumVertices",
          "InputAssembler2_0/VBO_NumVertices"
        ]
      },
      "ShaderCoreSystem_VBO_Pushed": {
        "ports": [
          "ShaderCoreSystem/VBO_Pushed",
          "InputAssembler2_0/VBO_Pushed"
        ]
      },
      "ShaderCore_0_CMD_IsIdle": {
        "ports": [
          "ShaderCoreSystem/CMD_IsIdle",
          "CommandProcessor_0/CMD_VS_Idle"
        ]
      },
      "ShaderCore_0_CMD_IsReadyForCommand": {
        "ports": [
          "ShaderCoreSystem/CMD_IsReadyForCommand",
          "CommandProcessor_0/SHADER_IsReadyForCommand"
        ]
      },
      "ShaderCore_0_DBG_ReadRegisterOutData": {
        "ports": [
          "ShaderCoreSystem/DBG_ReadRegisterOutData",
          "CommandProcessor_0/SHADER_ReadRegisterOutData"
        ]
      },
      "ShaderCore_0_DBG_ReadRegisterOutDataReady": {
        "ports": [
          "ShaderCoreSystem/DBG_ReadRegisterOutDataReady",
          "CommandProcessor_0/SHADER_ReadRegisterOutDataReady"
        ]
      },
      "StatsCollector_0_CMD_CountTimestampsMemoryWrites": {
        "ports": [
          "StatsSystem/CMD_CountTimestampsMemoryWrites",
          "CommandProcessor_0/STAT_CountTimestampsMemoryWrites"
        ]
      },
      "StatsCollector_0_CMD_CountTimestampsOrdersMemoryWrites": {
        "ports": [
          "StatsSystem/CMD_CountTimestampsOrdersMemoryWrites",
          "CommandProcessor_0/STAT_CountTimestampsOrdersMemoryWrites"
        ]
      },
      "StatsCollector_0_CMD_StatsSaveComplete": {
        "ports": [
          "StatsSystem/CMD_StatsSaveComplete",
          "CommandProcessor_0/STAT_StatsSaveComplete"
        ]
      },
      "TEXSAMP_FIFO_almost_empty": {
        "ports": [
          "TEXSAMP_FIFO/almost_empty",
          "TexSample_0/INTERP_InFIFO_almost_empty"
        ]
      },
      "TEXSAMP_FIFO_dout": {
        "ports": [
          "TEXSAMP_FIFO/dout",
          "ila_1/probe9",
          "TexSample_0/INTERP_InFIFO_rd_data"
        ]
      },
      "TEXSAMP_FIFO_empty": {
        "ports": [
          "TEXSAMP_FIFO/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_TEXSAMP",
          "TexSample_0/INTERP_InFIFO_empty"
        ]
      },
      "TEXSAMP_FIFO_full": {
        "ports": [
          "TEXSAMP_FIFO/full",
          "AttrInterpolator_0/TEXSAMP_OutFIFO_full"
        ]
      },
      "TEXSAMP_FIFO_prog_full": {
        "ports": [
          "TEXSAMP_FIFO/prog_full",
          "AttrInterpolator_0/TEXSAMP_OutFIFO_almost_full"
        ]
      },
      "TRISETUP_FPU_ADD_OADD": {
        "ports": [
          "TRISETUP_FPU_ADD/OADD",
          "TriSetup_0/FPU_ADD_OUT"
        ]
      },
      "TRISETUP_FPU_CNV_OCNV": {
        "ports": [
          "TRISETUP_FPU_CNV/OCNV",
          "TriSetup_0/FPU_CNV_OUT"
        ]
      },
      "TRISETUP_FPU_MUL_OMUL": {
        "ports": [
          "TRISETUP_FPU_MUL/OMUL",
          "TriSetup_0/FPU_MUL_OUT"
        ]
      },
      "TRISETUP_FPU_SPEC_OSPEC": {
        "ports": [
          "TRISETUP_FPU_SPEC/OSPEC",
          "TriSetup_0/FPU_SPEC_OUT"
        ]
      },
      "TexSampleStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "TexSampleStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/TEXSAMP_NumFreeSlots",
          "ila_1/probe1"
        ]
      },
      "TexSampleStateBlock_STAGE_NextDrawID": {
        "ports": [
          "TexSampleStateBlock/STAGE_NextDrawID",
          "ila_1/probe5",
          "TexSample_0/STATE_NextDrawID"
        ]
      },
      "TexSampleStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "TexSampleStateBlock/STAGE_StateBitsAtDrawID",
          "TexSample_0/STATE_StateBitsAtDrawID"
        ]
      },
      "TexSampleStateBlock_STAGE_StateIsValid": {
        "ports": [
          "TexSampleStateBlock/STAGE_StateIsValid",
          "ila_1/probe0",
          "TexSample_0/STATE_StateIsValid"
        ]
      },
      "TexSample_0_CMD_TexSampleIsIdle": {
        "ports": [
          "TexSample_0/CMD_TexSampleIsIdle",
          "CommandProcessor_0/CMD_TexSampler_Idle"
        ]
      },
      "TexSample_0_DBG_Message": {
        "ports": [
          "TexSample_0/DBG_Message",
          "DbgPixelMessages_TEXSAMP/STAGE_Message"
        ]
      },
      "TexSample_0_DBG_MessageData": {
        "ports": [
          "TexSample_0/DBG_MessageData",
          "DbgPixelMessages_TEXSAMP/STAGE_MessageData"
        ]
      },
      "TexSample_0_DBG_NewMessage": {
        "ports": [
          "TexSample_0/DBG_NewMessage",
          "DbgPixelMessages_TEXSAMP/STAGE_NewMessage"
        ]
      },
      "TexSample_0_DBG_TexSample_State": {
        "ports": [
          "TexSample_0/DBG_TexSample_State",
          "ila_1/probe6",
          "ila_2/probe9"
        ]
      },
      "TexSample_0_INTERP_InFIFO_rd_en": {
        "ports": [
          "TexSample_0/INTERP_InFIFO_rd_en",
          "TEXSAMP_FIFO/rd_en"
        ]
      },
      "TexSample_0_STATE_ConsumeStateSlot": {
        "ports": [
          "TexSample_0/STATE_ConsumeStateSlot",
          "TexSampleStateBlock/STAGE_ConsumeStateSlot",
          "ila_1/probe2"
        ]
      },
      "TexSample_0_STAT_CurrentDrawEventID": {
        "ports": [
          "TexSample_0/STAT_CurrentDrawEventID",
          "StatsSystem/TEXSAMP_CurrentDrawEventID",
          "ila_1/probe7"
        ]
      },
      "TexSample_0_STAT_CyclesIdle": {
        "ports": [
          "TexSample_0/STAT_CyclesIdle",
          "StatsSystem/TEXSAMP_CyclesIdle"
        ]
      },
      "TexSample_0_STAT_CyclesSpentWorking": {
        "ports": [
          "TexSample_0/STAT_CyclesSpentWorking",
          "StatsSystem/TEXSAMP_CyclesSpentWorking"
        ]
      },
      "TexSample_0_STAT_CyclesWaitingCacheLoad": {
        "ports": [
          "TexSample_0/STAT_CyclesWaitingCacheLoad",
          "StatsSystem/TEXSAMP_CyclesWaitingCacheLoad"
        ]
      },
      "TexSample_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "TexSample_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/TEXSAMP_CyclesWaitingForOutput"
        ]
      },
      "TexSample_0_TexCache_addra": {
        "ports": [
          "TexSample_0/TexCache_addra",
          "TextureCache_128x128x32bits/addra",
          "ila_1/probe18"
        ]
      },
      "TexSample_0_TexCache_clk": {
        "ports": [
          "TexSample_0/TexCache_clk",
          "TextureCache_128x128x32bits/clka"
        ]
      },
      "TexSample_0_TexCache_dina": {
        "ports": [
          "TexSample_0/TexCache_dina",
          "TextureCache_128x128x32bits/dina"
        ]
      },
      "TexSample_0_TexCache_ena": {
        "ports": [
          "TexSample_0/TexCache_ena",
          "TextureCache_128x128x32bits/ena",
          "ila_1/probe17"
        ]
      },
      "TexSample_0_TexCache_wea": {
        "ports": [
          "TexSample_0/TexCache_wea",
          "TextureCache_128x128x32bits/wea"
        ]
      },
      "TextureCache_128x128x32bits_douta": {
        "ports": [
          "TextureCache_128x128x32bits/douta",
          "TexSample_0/TexCache_douta",
          "ila_1/probe19"
        ]
      },
      "TriSetupStateBlock_CMD_NumFreeSlots": {
        "ports": [
          "TriSetupStateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/TRISETUP_NumFreeSlots"
        ]
      },
      "TriSetupStateBlock_STAGE_NextDrawID": {
        "ports": [
          "TriSetupStateBlock/STAGE_NextDrawID",
          "TriSetup_0/STATE_NextDrawID"
        ]
      },
      "TriSetupStateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "TriSetupStateBlock/STAGE_StateBitsAtDrawID",
          "TriSetup_0/STATE_StateBitsAtDrawID"
        ]
      },
      "TriSetupStateBlock_STAGE_StateIsValid": {
        "ports": [
          "TriSetupStateBlock/STAGE_StateIsValid",
          "TriSetup_0/STATE_StateIsValid"
        ]
      },
      "TriSetup_0_CLIP_readyForNewTri": {
        "ports": [
          "TriSetup_0/CLIP_readyForNewTri",
          "ClipUnit_0/TRISETUP_inNextStageisReady",
          "TRISETUP_ILA/probe21"
        ]
      },
      "TriSetup_0_CMD_TriSetupIsIdle": {
        "ports": [
          "TriSetup_0/CMD_TriSetupIsIdle",
          "CommandProcessor_0/CMD_TriSetup_Idle"
        ]
      },
      "TriSetup_0_DBG_TriSetup_State": {
        "ports": [
          "TriSetup_0/DBG_TriSetup_State",
          "ila_2/probe5",
          "TRISETUP_ILA/probe19"
        ]
      },
      "TriSetup_0_FPU_ADD_A": {
        "ports": [
          "TriSetup_0/FPU_ADD_A",
          "TRISETUP_FPU_ADD/IN_A"
        ]
      },
      "TriSetup_0_FPU_ADD_B": {
        "ports": [
          "TriSetup_0/FPU_ADD_B",
          "TRISETUP_FPU_ADD/IN_B"
        ]
      },
      "TriSetup_0_FPU_ADD_GO": {
        "ports": [
          "TriSetup_0/FPU_ADD_GO",
          "TRISETUP_FPU_ADD/IADD_GO"
        ]
      },
      "TriSetup_0_FPU_CNV_A": {
        "ports": [
          "TriSetup_0/FPU_CNV_A",
          "TRISETUP_FPU_CNV/IN_A"
        ]
      },
      "TriSetup_0_FPU_CNV_GO": {
        "ports": [
          "TriSetup_0/FPU_CNV_GO",
          "TRISETUP_FPU_CNV/ICNV_GO"
        ]
      },
      "TriSetup_0_FPU_CNV_Mode": {
        "ports": [
          "TriSetup_0/FPU_CNV_Mode",
          "TRISETUP_FPU_CNV/IN_MODE"
        ]
      },
      "TriSetup_0_FPU_MUL_A": {
        "ports": [
          "TriSetup_0/FPU_MUL_A",
          "TRISETUP_FPU_MUL/IN_A"
        ]
      },
      "TriSetup_0_FPU_MUL_B": {
        "ports": [
          "TriSetup_0/FPU_MUL_B",
          "TRISETUP_FPU_MUL/IN_B"
        ]
      },
      "TriSetup_0_FPU_MUL_GO": {
        "ports": [
          "TriSetup_0/FPU_MUL_GO",
          "TRISETUP_FPU_MUL/IMUL_GO"
        ]
      },
      "TriSetup_0_FPU_SPEC_A": {
        "ports": [
          "TriSetup_0/FPU_SPEC_A",
          "TRISETUP_FPU_SPEC/IN_A"
        ]
      },
      "TriSetup_0_FPU_SPEC_GO": {
        "ports": [
          "TriSetup_0/FPU_SPEC_GO",
          "TRISETUP_FPU_SPEC/ISPEC_GO"
        ]
      },
      "TriSetup_0_RAST_CurrentDrawEventID": {
        "ports": [
          "TriSetup_0/RAST_CurrentDrawEventID",
          "Rasterizer_0/TRISETUP_CurrentDrawEventID"
        ]
      },
      "TriSetup_0_RAST_outBarycentricInverse": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricInverse",
          "Rasterizer_0/TRISETUP_inBarycentricInverse"
        ]
      },
      "TriSetup_0_RAST_outBarycentricXDeltaA": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricXDeltaA",
          "Rasterizer_0/TRISETUP_inBarycentricXDeltaA"
        ]
      },
      "TriSetup_0_RAST_outBarycentricXDeltaB": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricXDeltaB",
          "Rasterizer_0/TRISETUP_inBarycentricXDeltaB"
        ]
      },
      "TriSetup_0_RAST_outBarycentricXDeltaC": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricXDeltaC",
          "Rasterizer_0/TRISETUP_inBarycentricXDeltaC"
        ]
      },
      "TriSetup_0_RAST_outBarycentricYDeltaA": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricYDeltaA",
          "Rasterizer_0/TRISETUP_inBarycentricYDeltaA"
        ]
      },
      "TriSetup_0_RAST_outBarycentricYDeltaB": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricYDeltaB",
          "Rasterizer_0/TRISETUP_inBarycentricYDeltaB"
        ]
      },
      "TriSetup_0_RAST_outBarycentricYDeltaC": {
        "ports": [
          "TriSetup_0/RAST_outBarycentricYDeltaC",
          "Rasterizer_0/TRISETUP_inBarycentricYDeltaC"
        ]
      },
      "TriSetup_0_RAST_outInitialBarycentricRowResetA": {
        "ports": [
          "TriSetup_0/RAST_outInitialBarycentricRowResetA",
          "Rasterizer_0/TRISETUP_inInitialBarycentricRowResetA"
        ]
      },
      "TriSetup_0_RAST_outInitialBarycentricRowResetB": {
        "ports": [
          "TriSetup_0/RAST_outInitialBarycentricRowResetB",
          "Rasterizer_0/TRISETUP_inInitialBarycentricRowResetB"
        ]
      },
      "TriSetup_0_RAST_outInitialBarycentricRowResetC": {
        "ports": [
          "TriSetup_0/RAST_outInitialBarycentricRowResetC",
          "Rasterizer_0/TRISETUP_inInitialBarycentricRowResetC"
        ]
      },
      "TriSetup_0_RAST_outIsTopLeftEdgeA": {
        "ports": [
          "TriSetup_0/RAST_outIsTopLeftEdgeA",
          "Rasterizer_0/TRISETUP_inIsTopLeftEdgeA"
        ]
      },
      "TriSetup_0_RAST_outIsTopLeftEdgeB": {
        "ports": [
          "TriSetup_0/RAST_outIsTopLeftEdgeB",
          "Rasterizer_0/TRISETUP_inIsTopLeftEdgeB"
        ]
      },
      "TriSetup_0_RAST_outIsTopLeftEdgeC": {
        "ports": [
          "TriSetup_0/RAST_outIsTopLeftEdgeC",
          "Rasterizer_0/TRISETUP_inIsTopLeftEdgeC"
        ]
      },
      "TriSetup_0_RAST_outMaxX": {
        "ports": [
          "TriSetup_0/RAST_outMaxX",
          "Rasterizer_0/TRISETUP_inMaxX",
          "TRISETUP_ILA/probe1"
        ]
      },
      "TriSetup_0_RAST_outMaxY": {
        "ports": [
          "TriSetup_0/RAST_outMaxY",
          "Rasterizer_0/TRISETUP_inMaxY",
          "TRISETUP_ILA/probe3"
        ]
      },
      "TriSetup_0_RAST_outMinX": {
        "ports": [
          "TriSetup_0/RAST_outMinX",
          "Rasterizer_0/TRISETUP_inMinX",
          "TRISETUP_ILA/probe0"
        ]
      },
      "TriSetup_0_RAST_outMinY": {
        "ports": [
          "TriSetup_0/RAST_outMinY",
          "Rasterizer_0/TRISETUP_inMinY",
          "TRISETUP_ILA/probe2"
        ]
      },
      "TriSetup_0_RAST_t0_out_x": {
        "ports": [
          "TriSetup_0/RAST_t0_out_x",
          "Rasterizer_0/TRISETUP_inTX0",
          "TRISETUP_ILA/probe4"
        ]
      },
      "TriSetup_0_RAST_t0_out_y": {
        "ports": [
          "TriSetup_0/RAST_t0_out_y",
          "Rasterizer_0/TRISETUP_inTY0",
          "TRISETUP_ILA/probe5"
        ]
      },
      "TriSetup_0_RAST_t10_out_x": {
        "ports": [
          "TriSetup_0/RAST_t10_out_x",
          "Rasterizer_0/TRISETUP_inTX10",
          "TRISETUP_ILA/probe6"
        ]
      },
      "TriSetup_0_RAST_t10_out_y": {
        "ports": [
          "TriSetup_0/RAST_t10_out_y",
          "Rasterizer_0/TRISETUP_inTY10",
          "TRISETUP_ILA/probe7"
        ]
      },
      "TriSetup_0_RAST_t20_out_x": {
        "ports": [
          "TriSetup_0/RAST_t20_out_x",
          "Rasterizer_0/TRISETUP_inTX20",
          "TRISETUP_ILA/probe8"
        ]
      },
      "TriSetup_0_RAST_t20_out_y": {
        "ports": [
          "TriSetup_0/RAST_t20_out_y",
          "Rasterizer_0/TRISETUP_inTY20",
          "TRISETUP_ILA/probe9"
        ]
      },
      "TriSetup_0_RAST_triSetupDataIsValid": {
        "ports": [
          "TriSetup_0/RAST_triSetupDataIsValid",
          "Rasterizer_0/TRISETUP_newTriBegin"
        ]
      },
      "TriSetup_0_RAST_v0_out_Z": {
        "ports": [
          "TriSetup_0/RAST_v0_out_Z",
          "Rasterizer_0/TRISETUP_inZ0"
        ]
      },
      "TriSetup_0_RAST_v0_out_colorRGBA": {
        "ports": [
          "TriSetup_0/RAST_v0_out_colorRGBA",
          "Rasterizer_0/TRISETUP_inVertColor0"
        ]
      },
      "TriSetup_0_RAST_v0_out_invW": {
        "ports": [
          "TriSetup_0/RAST_v0_out_invW",
          "Rasterizer_0/TRISETUP_inInvW0"
        ]
      },
      "TriSetup_0_RAST_v10_out_Z": {
        "ports": [
          "TriSetup_0/RAST_v10_out_Z",
          "Rasterizer_0/TRISETUP_inZ10"
        ]
      },
      "TriSetup_0_RAST_v10_out_colorRGBA": {
        "ports": [
          "TriSetup_0/RAST_v10_out_colorRGBA",
          "Rasterizer_0/TRISETUP_inVertColor10"
        ]
      },
      "TriSetup_0_RAST_v10_out_invW": {
        "ports": [
          "TriSetup_0/RAST_v10_out_invW",
          "Rasterizer_0/TRISETUP_inInvW10"
        ]
      },
      "TriSetup_0_RAST_v20_out_Z": {
        "ports": [
          "TriSetup_0/RAST_v20_out_Z",
          "Rasterizer_0/TRISETUP_inZ20"
        ]
      },
      "TriSetup_0_RAST_v20_out_colorRGBA": {
        "ports": [
          "TriSetup_0/RAST_v20_out_colorRGBA",
          "Rasterizer_0/TRISETUP_inVertColor20"
        ]
      },
      "TriSetup_0_RAST_v20_out_invW": {
        "ports": [
          "TriSetup_0/RAST_v20_out_invW",
          "Rasterizer_0/TRISETUP_inInvW20"
        ]
      },
      "TriSetup_0_STATE_ConsumeStateSlot": {
        "ports": [
          "TriSetup_0/STATE_ConsumeStateSlot",
          "TriSetupStateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "TriSetup_0_STAT_CurrentDrawEventID": {
        "ports": [
          "TriSetup_0/STAT_CurrentDrawEventID",
          "StatsSystem/TRISETUP_CurrentDrawEventID"
        ]
      },
      "TriSetup_0_STAT_CyclesIdle": {
        "ports": [
          "TriSetup_0/STAT_CyclesIdle",
          "StatsSystem/TRISETUP_CyclesIdle"
        ]
      },
      "TriSetup_0_STAT_CyclesSpentWorking": {
        "ports": [
          "TriSetup_0/STAT_CyclesSpentWorking",
          "StatsSystem/TRISETUP_CyclesSpentWorking"
        ]
      },
      "TriSetup_0_STAT_CyclesWaitingForOutput": {
        "ports": [
          "TriSetup_0/STAT_CyclesWaitingForOutput",
          "StatsSystem/TRISETUP_CyclesWaitingForOutput"
        ]
      },
      "TriWorkCache2_0_DINTERP_outBarycentricInverse": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outBarycentricInverse",
          "DepthInterpolator_0/TRICACHE_inBarycentricInverse"
        ]
      },
      "TriWorkCache2_0_DINTERP_outInvW0": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outInvW0",
          "DepthInterpolator_0/TRICACHE_inInvW0"
        ]
      },
      "TriWorkCache2_0_DINTERP_outInvW10": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outInvW10",
          "DepthInterpolator_0/TRICACHE_inInvW10"
        ]
      },
      "TriWorkCache2_0_DINTERP_outInvW20": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outInvW20",
          "DepthInterpolator_0/TRICACHE_inInvW20"
        ]
      },
      "TriWorkCache2_0_DINTERP_outZ0": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outZ0",
          "DepthInterpolator_0/TRICACHE_inZ0"
        ]
      },
      "TriWorkCache2_0_DINTERP_outZ10": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outZ10",
          "DepthInterpolator_0/TRICACHE_inZ10"
        ]
      },
      "TriWorkCache2_0_DINTERP_outZ20": {
        "ports": [
          "TriWorkCache2_0/DINTERP_outZ20",
          "DepthInterpolator_0/TRICACHE_inZ20"
        ]
      },
      "TriWorkCache2_0_INTERP_outColorRGBA0": {
        "ports": [
          "TriWorkCache2_0/INTERP_outColorRGBA0",
          "AttrInterpolator_0/TRICACHE_inColorRGBA0"
        ]
      },
      "TriWorkCache2_0_INTERP_outColorRGBA10": {
        "ports": [
          "TriWorkCache2_0/INTERP_outColorRGBA10",
          "AttrInterpolator_0/TRICACHE_inColorRGBA10"
        ]
      },
      "TriWorkCache2_0_INTERP_outColorRGBA20": {
        "ports": [
          "TriWorkCache2_0/INTERP_outColorRGBA20",
          "AttrInterpolator_0/TRICACHE_inColorRGBA20"
        ]
      },
      "TriWorkCache2_0_INTERP_outT0X": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT0X",
          "AttrInterpolator_0/TRICACHE_inT0X",
          "INTERP_ila/probe4"
        ]
      },
      "TriWorkCache2_0_INTERP_outT0Y": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT0Y",
          "AttrInterpolator_0/TRICACHE_inT0Y",
          "INTERP_ila/probe5"
        ]
      },
      "TriWorkCache2_0_INTERP_outT10X": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT10X",
          "AttrInterpolator_0/TRICACHE_inT10X",
          "INTERP_ila/probe6"
        ]
      },
      "TriWorkCache2_0_INTERP_outT10Y": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT10Y",
          "AttrInterpolator_0/TRICACHE_inT10Y",
          "INTERP_ila/probe7"
        ]
      },
      "TriWorkCache2_0_INTERP_outT20X": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT20X",
          "AttrInterpolator_0/TRICACHE_inT20X",
          "INTERP_ila/probe8"
        ]
      },
      "TriWorkCache2_0_INTERP_outT20Y": {
        "ports": [
          "TriWorkCache2_0/INTERP_outT20Y",
          "AttrInterpolator_0/TRICACHE_inT20Y",
          "INTERP_ila/probe9"
        ]
      },
      "TriWorkCache2_0_RAST_IsFull": {
        "ports": [
          "TriWorkCache2_0/RAST_IsFull",
          "Rasterizer_0/TRICACHE_IsFull"
        ]
      },
      "VBB_FIFO_empty": {
        "ports": [
          "VBB_FIFO/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_VBB",
          "ShaderCoreSystem/VERTBATCH_FIFO_empty1"
        ]
      },
      "VBB_StateBlock_CMD_NumFreeSlots": {
        "ports": [
          "VBB_StateBlock/CMD_NumFreeSlots",
          "CommandProcessor_0/VBB_NumFreeSlots"
        ]
      },
      "VBB_StateBlock_STAGE_NextDrawID": {
        "ports": [
          "VBB_StateBlock/STAGE_NextDrawID",
          "VertexBatchBuilder/STATE_NextDrawID"
        ]
      },
      "VBB_StateBlock_STAGE_StateBitsAtDrawID": {
        "ports": [
          "VBB_StateBlock/STAGE_StateBitsAtDrawID",
          "VertexBatchBuilder/STATE_StateBitsAtDrawID"
        ]
      },
      "VBB_StateBlock_STAGE_StateIsValid": {
        "ports": [
          "VBB_StateBlock/STAGE_StateIsValid",
          "VertexBatchBuilder/STATE_StateIsValid"
        ]
      },
      "VBO_FIFO_empty": {
        "ports": [
          "VBO_FIFO/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_VS",
          "InputAssembler2_0/VERTOUT_FIFO_empty"
        ]
      },
      "VertexBatchBuilder_CMD_ReadyState": {
        "ports": [
          "VertexBatchBuilder/CMD_ReadyState",
          "CommandProcessor_0/VBB_ReadyState"
        ]
      },
      "VertexBatchBuilder_DBG_CurrentState": {
        "ports": [
          "VertexBatchBuilder/DBG_CurrentState",
          "ila_2/probe1"
        ]
      },
      "VertexBatchBuilder_IBC_InvalidateIndexCache": {
        "ports": [
          "VertexBatchBuilder/IBC_InvalidateIndexCache",
          "IndexBufferCache_0/VBB_InvalidateIndexCache"
        ]
      },
      "VertexBatchBuilder_IBC_ReadAddr": {
        "ports": [
          "VertexBatchBuilder/IBC_ReadAddr",
          "IndexBufferCache_0/VBB_ReadAddr"
        ]
      },
      "VertexBatchBuilder_IBC_ReadEnable": {
        "ports": [
          "VertexBatchBuilder/IBC_ReadEnable",
          "IndexBufferCache_0/VBB_ReadEnable"
        ]
      },
      "VertexBatchBuilder_SHADER_Done": {
        "ports": [
          "VertexBatchBuilder/SHADER_Done",
          "ShaderCoreSystem/VBB_Done"
        ]
      },
      "VertexBatchBuilder_STATE_ConsumeStateSlot": {
        "ports": [
          "VertexBatchBuilder/STATE_ConsumeStateSlot",
          "VBB_StateBlock/STAGE_ConsumeStateSlot"
        ]
      },
      "VertexBatchBuilder_STAT_CurrentDrawEventID": {
        "ports": [
          "VertexBatchBuilder/STAT_CurrentDrawEventID",
          "StatsSystem/VBB_CurrentDrawEventID"
        ]
      },
      "VertexBatchBuilder_STAT_CyclesIdle": {
        "ports": [
          "VertexBatchBuilder/STAT_CyclesIdle",
          "StatsSystem/VBB_CyclesIdle"
        ]
      },
      "VertexBatchBuilder_STAT_CyclesSpentWorking": {
        "ports": [
          "VertexBatchBuilder/STAT_CyclesSpentWorking",
          "StatsSystem/VBB_CyclesSpentWorking"
        ]
      },
      "VertexBatchBuilder_STAT_CyclesWaitingForOutput": {
        "ports": [
          "VertexBatchBuilder/STAT_CyclesWaitingForOutput",
          "StatsSystem/VBB_CyclesWaitingForOutput"
        ]
      },
      "dbg_use_const_output_dout": {
        "ports": [
          "dbg_use_const_output/dout",
          "VertexBatchBuilder/DBG_UseConstantOutput"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "MemorySystem/c0_ddr4_ui_clk",
          "VBB_StateBlock/clk",
          "VBB_FIFO/clk",
          "ShaderCoreSystem/clk",
          "VBO_FIFO/clk",
          "VBO_INDEX_FIFO/clk",
          "InputAssemblerStateBlock/clk",
          "ClipUnitStateBlock/clk",
          "ClipUnit_0/clk",
          "CLIP_FPU_ADD_0/clk",
          "CLIP_FPU_ADD_1/clk",
          "CLIP_FPU_MUL_0/clk",
          "CLIP_FPU_MUL_1/clk",
          "CLIP_FPU_SPEC_0/clk",
          "TriSetup_0/clk",
          "TriSetupStateBlock/clk",
          "TRISETUP_FPU_ADD/clk",
          "TRISETUP_FPU_MUL/clk",
          "TRISETUP_FPU_SPEC/clk",
          "TRISETUP_FPU_CNV/clk",
          "rast_out_fifo/clk",
          "DINTERP_TRIDATA_FIFO/clk",
          "ATTRINTERP_TRIDATA_FIFO/clk",
          "DepthInterpStateBlock/clk",
          "DINTERP_FPU_MUL/clk",
          "DINTERP_FPU_CNV0/clk",
          "DINTERP_FPU_CNV1/clk",
          "DINTERP_FPU_SPEC/clk",
          "ATTR_FIFO/clk",
          "AttrInterpStateBlock/clk",
          "AttrInterp_FPU_MUL/clk",
          "AttrInterp_FPU_CNV0/clk",
          "AttrInterp_FPU_CNV1/clk",
          "TEXSAMP_FIFO/clk",
          "ROP_FIFO/clk",
          "TexSampleStateBlock/clk",
          "ROPStateBlock/clk",
          "ScanoutSystem/cmd_clk_333_250",
          "StatsSystem/clk",
          "NetworkPacketSystem/clk_333_250",
          "ClearBlock_0/clk",
          "CommandProcessor_0/clk",
          "DepthBuffer_0/clk",
          "IndexBufferCache_0/clk",
          "InputAssembler2_0/clk",
          "ROP_0/clk",
          "TriWorkCache2_0/clk",
          "VertexBatchBuilder/clk",
          "ila_0/clk",
          "ila_1/clk",
          "ila_2/clk",
          "vio_DbgPixels/clk",
          "AttrInterpolator_0/clk",
          "DbgPixelMessages_RAST/clk",
          "DbgPixelMessages_DINTERP/clk",
          "DbgPixelMessages_INTERP/clk",
          "DbgPixelMessages_TEXSAMP/clk",
          "Rasterizer_0/clk",
          "DepthInterpolator_0/clk",
          "TexSample_0/clk",
          "INTERP_ila/clk",
          "TRISETUP_ILA/clk"
        ]
      },
      "ilconstant_0_dout": {
        "ports": [
          "placeholder_texcfg/dout",
          "TriSetup_0/TEXCFG_nointerpolation"
        ]
      },
      "ilconstant_0_dout1": {
        "ports": [
          "AlwaysEnable/dout",
          "TextureCache_128x128x32bits/regcea"
        ]
      },
      "obuf_outputs_0_out_blue_n": {
        "ports": [
          "ScanoutSystem/tmds_blue_n",
          "tmds_blue_n"
        ]
      },
      "obuf_outputs_0_out_blue_p": {
        "ports": [
          "ScanoutSystem/tmds_blue_p",
          "tmds_blue_p"
        ]
      },
      "obuf_outputs_0_out_cl_n": {
        "ports": [
          "ScanoutSystem/tmds_cl_n",
          "tmds_cl_n"
        ]
      },
      "obuf_outputs_0_out_cl_p": {
        "ports": [
          "ScanoutSystem/tmds_cl_p",
          "tmds_cl_p"
        ]
      },
      "obuf_outputs_0_out_green_n": {
        "ports": [
          "ScanoutSystem/tmds_green_n",
          "tmds_green_n"
        ]
      },
      "obuf_outputs_0_out_green_p": {
        "ports": [
          "ScanoutSystem/tmds_green_p",
          "tmds_green_p"
        ]
      },
      "obuf_outputs_0_out_red_n": {
        "ports": [
          "ScanoutSystem/tmds_red_n",
          "tmds_red_n"
        ]
      },
      "obuf_outputs_0_out_red_p": {
        "ports": [
          "ScanoutSystem/tmds_red_p",
          "tmds_red_p"
        ]
      },
      "rast_out_fifo_almost_empty": {
        "ports": [
          "rast_out_fifo/almost_empty",
          "DepthInterpolator_0/RASTOUT_FIFO_almost_empty"
        ]
      },
      "rast_out_fifo_dout": {
        "ports": [
          "rast_out_fifo/dout",
          "ila_1/probe11",
          "DepthInterpolator_0/RASTOUT_FIFO_rd_data"
        ]
      },
      "rast_out_fifo_empty": {
        "ports": [
          "rast_out_fifo/empty",
          "CommandProcessor_0/CMD_FIFO_EMPTY_RASTOUT",
          "DepthInterpolator_0/RASTOUT_FIFO_empty"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "MemorySystem/reset"
        ]
      },
      "scanout_clk_25_175_x10_clk_x10": {
        "ports": [
          "ScanoutSystem/clk_x10",
          "MemorySystem/ScanoutClk_x10"
        ]
      },
      "vio_TEXSAMP_probe_out0": {
        "ports": [
          "vio_DbgPixels/probe_out0",
          "DbgPixelMessages_RAST/DBG_BeginDump",
          "DbgPixelMessages_DINTERP/DBG_BeginDump",
          "DbgPixelMessages_INTERP/DBG_BeginDump",
          "DbgPixelMessages_TEXSAMP/DBG_BeginDump"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_1": "Enter Comments herez"
      }
    },
    "addressing": {
      "/MemorySystem/MemoryController_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/MemorySystem/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "1G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}