// Seed: 3813842967
macromodule module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2
);
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    output wire id_3,
    input  tri0 id_4,
    output tri1 id_5,
    output wor  id_6,
    input  tri0 id_7,
    output wire id_8
);
  assign id_6 = id_0;
  module_0(
      id_0, id_2, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_12 = 1'b0;
  wire id_28;
  assign id_18 = 1;
endmodule
module module_3 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input uwire id_6
    , id_18,
    output tri1 id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wire id_14,
    output tri1 id_15,
    output uwire id_16
);
  module_2(
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
