$comment
	File created using the following command:
		vcd file aula05.msim.vcd -direction
$end
$date
	Tue Sep 13 16:23:26 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula05_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [11] $end
$var wire 1 # DECODER_CMD [10] $end
$var wire 1 $ DECODER_CMD [9] $end
$var wire 1 % DECODER_CMD [8] $end
$var wire 1 & DECODER_CMD [7] $end
$var wire 1 ' DECODER_CMD [6] $end
$var wire 1 ( DECODER_CMD [5] $end
$var wire 1 ) DECODER_CMD [4] $end
$var wire 1 * DECODER_CMD [3] $end
$var wire 1 + DECODER_CMD [2] $end
$var wire 1 , DECODER_CMD [1] $end
$var wire 1 - DECODER_CMD [0] $end
$var wire 1 . HEX0 [6] $end
$var wire 1 / HEX0 [5] $end
$var wire 1 0 HEX0 [4] $end
$var wire 1 1 HEX0 [3] $end
$var wire 1 2 HEX0 [2] $end
$var wire 1 3 HEX0 [1] $end
$var wire 1 4 HEX0 [0] $end
$var wire 1 5 HEX1 [6] $end
$var wire 1 6 HEX1 [5] $end
$var wire 1 7 HEX1 [4] $end
$var wire 1 8 HEX1 [3] $end
$var wire 1 9 HEX1 [2] $end
$var wire 1 : HEX1 [1] $end
$var wire 1 ; HEX1 [0] $end
$var wire 1 < HEX2 [6] $end
$var wire 1 = HEX2 [5] $end
$var wire 1 > HEX2 [4] $end
$var wire 1 ? HEX2 [3] $end
$var wire 1 @ HEX2 [2] $end
$var wire 1 A HEX2 [1] $end
$var wire 1 B HEX2 [0] $end
$var wire 1 C HEX3 [6] $end
$var wire 1 D HEX3 [5] $end
$var wire 1 E HEX3 [4] $end
$var wire 1 F HEX3 [3] $end
$var wire 1 G HEX3 [2] $end
$var wire 1 H HEX3 [1] $end
$var wire 1 I HEX3 [0] $end
$var wire 1 J HEX4 [6] $end
$var wire 1 K HEX4 [5] $end
$var wire 1 L HEX4 [4] $end
$var wire 1 M HEX4 [3] $end
$var wire 1 N HEX4 [2] $end
$var wire 1 O HEX4 [1] $end
$var wire 1 P HEX4 [0] $end
$var wire 1 Q HEX5 [6] $end
$var wire 1 R HEX5 [5] $end
$var wire 1 S HEX5 [4] $end
$var wire 1 T HEX5 [3] $end
$var wire 1 U HEX5 [2] $end
$var wire 1 V HEX5 [1] $end
$var wire 1 W HEX5 [0] $end
$var wire 1 X KEY [3] $end
$var wire 1 Y KEY [2] $end
$var wire 1 Z KEY [1] $end
$var wire 1 [ KEY [0] $end
$var wire 1 \ LEDR [9] $end
$var wire 1 ] LEDR [8] $end
$var wire 1 ^ LEDR [7] $end
$var wire 1 _ LEDR [6] $end
$var wire 1 ` LEDR [5] $end
$var wire 1 a LEDR [4] $end
$var wire 1 b LEDR [3] $end
$var wire 1 c LEDR [2] $end
$var wire 1 d LEDR [1] $end
$var wire 1 e LEDR [0] $end
$var wire 1 f PC_OUT [8] $end
$var wire 1 g PC_OUT [7] $end
$var wire 1 h PC_OUT [6] $end
$var wire 1 i PC_OUT [5] $end
$var wire 1 j PC_OUT [4] $end
$var wire 1 k PC_OUT [3] $end
$var wire 1 l PC_OUT [2] $end
$var wire 1 m PC_OUT [1] $end
$var wire 1 n PC_OUT [0] $end
$var wire 1 o SW [9] $end
$var wire 1 p SW [8] $end
$var wire 1 q SW [7] $end
$var wire 1 r SW [6] $end
$var wire 1 s SW [5] $end
$var wire 1 t SW [4] $end
$var wire 1 u SW [3] $end
$var wire 1 v SW [2] $end
$var wire 1 w SW [1] $end
$var wire 1 x SW [0] $end

$scope module i1 $end
$var wire 1 y gnd $end
$var wire 1 z vcc $end
$var wire 1 { devoe $end
$var wire 1 | devclrn $end
$var wire 1 } devpor $end
$var wire 1 ~ ww_devoe $end
$var wire 1 !! ww_devclrn $end
$var wire 1 "! ww_devpor $end
$var wire 1 #! ww_CLOCK_50 $end
$var wire 1 $! ww_KEY [3] $end
$var wire 1 %! ww_KEY [2] $end
$var wire 1 &! ww_KEY [1] $end
$var wire 1 '! ww_KEY [0] $end
$var wire 1 (! ww_SW [9] $end
$var wire 1 )! ww_SW [8] $end
$var wire 1 *! ww_SW [7] $end
$var wire 1 +! ww_SW [6] $end
$var wire 1 ,! ww_SW [5] $end
$var wire 1 -! ww_SW [4] $end
$var wire 1 .! ww_SW [3] $end
$var wire 1 /! ww_SW [2] $end
$var wire 1 0! ww_SW [1] $end
$var wire 1 1! ww_SW [0] $end
$var wire 1 2! ww_HEX0 [6] $end
$var wire 1 3! ww_HEX0 [5] $end
$var wire 1 4! ww_HEX0 [4] $end
$var wire 1 5! ww_HEX0 [3] $end
$var wire 1 6! ww_HEX0 [2] $end
$var wire 1 7! ww_HEX0 [1] $end
$var wire 1 8! ww_HEX0 [0] $end
$var wire 1 9! ww_HEX1 [6] $end
$var wire 1 :! ww_HEX1 [5] $end
$var wire 1 ;! ww_HEX1 [4] $end
$var wire 1 <! ww_HEX1 [3] $end
$var wire 1 =! ww_HEX1 [2] $end
$var wire 1 >! ww_HEX1 [1] $end
$var wire 1 ?! ww_HEX1 [0] $end
$var wire 1 @! ww_HEX2 [6] $end
$var wire 1 A! ww_HEX2 [5] $end
$var wire 1 B! ww_HEX2 [4] $end
$var wire 1 C! ww_HEX2 [3] $end
$var wire 1 D! ww_HEX2 [2] $end
$var wire 1 E! ww_HEX2 [1] $end
$var wire 1 F! ww_HEX2 [0] $end
$var wire 1 G! ww_HEX3 [6] $end
$var wire 1 H! ww_HEX3 [5] $end
$var wire 1 I! ww_HEX3 [4] $end
$var wire 1 J! ww_HEX3 [3] $end
$var wire 1 K! ww_HEX3 [2] $end
$var wire 1 L! ww_HEX3 [1] $end
$var wire 1 M! ww_HEX3 [0] $end
$var wire 1 N! ww_HEX4 [6] $end
$var wire 1 O! ww_HEX4 [5] $end
$var wire 1 P! ww_HEX4 [4] $end
$var wire 1 Q! ww_HEX4 [3] $end
$var wire 1 R! ww_HEX4 [2] $end
$var wire 1 S! ww_HEX4 [1] $end
$var wire 1 T! ww_HEX4 [0] $end
$var wire 1 U! ww_HEX5 [6] $end
$var wire 1 V! ww_HEX5 [5] $end
$var wire 1 W! ww_HEX5 [4] $end
$var wire 1 X! ww_HEX5 [3] $end
$var wire 1 Y! ww_HEX5 [2] $end
$var wire 1 Z! ww_HEX5 [1] $end
$var wire 1 [! ww_HEX5 [0] $end
$var wire 1 \! ww_PC_OUT [8] $end
$var wire 1 ]! ww_PC_OUT [7] $end
$var wire 1 ^! ww_PC_OUT [6] $end
$var wire 1 _! ww_PC_OUT [5] $end
$var wire 1 `! ww_PC_OUT [4] $end
$var wire 1 a! ww_PC_OUT [3] $end
$var wire 1 b! ww_PC_OUT [2] $end
$var wire 1 c! ww_PC_OUT [1] $end
$var wire 1 d! ww_PC_OUT [0] $end
$var wire 1 e! ww_LEDR [9] $end
$var wire 1 f! ww_LEDR [8] $end
$var wire 1 g! ww_LEDR [7] $end
$var wire 1 h! ww_LEDR [6] $end
$var wire 1 i! ww_LEDR [5] $end
$var wire 1 j! ww_LEDR [4] $end
$var wire 1 k! ww_LEDR [3] $end
$var wire 1 l! ww_LEDR [2] $end
$var wire 1 m! ww_LEDR [1] $end
$var wire 1 n! ww_LEDR [0] $end
$var wire 1 o! ww_DECODER_CMD [11] $end
$var wire 1 p! ww_DECODER_CMD [10] $end
$var wire 1 q! ww_DECODER_CMD [9] $end
$var wire 1 r! ww_DECODER_CMD [8] $end
$var wire 1 s! ww_DECODER_CMD [7] $end
$var wire 1 t! ww_DECODER_CMD [6] $end
$var wire 1 u! ww_DECODER_CMD [5] $end
$var wire 1 v! ww_DECODER_CMD [4] $end
$var wire 1 w! ww_DECODER_CMD [3] $end
$var wire 1 x! ww_DECODER_CMD [2] $end
$var wire 1 y! ww_DECODER_CMD [1] $end
$var wire 1 z! ww_DECODER_CMD [0] $end
$var wire 1 {! \KEY[1]~input_o\ $end
$var wire 1 |! \KEY[2]~input_o\ $end
$var wire 1 }! \KEY[3]~input_o\ $end
$var wire 1 ~! \SW[0]~input_o\ $end
$var wire 1 !" \SW[1]~input_o\ $end
$var wire 1 "" \SW[2]~input_o\ $end
$var wire 1 #" \SW[3]~input_o\ $end
$var wire 1 $" \SW[4]~input_o\ $end
$var wire 1 %" \SW[5]~input_o\ $end
$var wire 1 &" \SW[6]~input_o\ $end
$var wire 1 '" \SW[7]~input_o\ $end
$var wire 1 (" \SW[8]~input_o\ $end
$var wire 1 )" \HEX0[0]~output_o\ $end
$var wire 1 *" \HEX0[1]~output_o\ $end
$var wire 1 +" \HEX0[2]~output_o\ $end
$var wire 1 ," \HEX0[3]~output_o\ $end
$var wire 1 -" \HEX0[4]~output_o\ $end
$var wire 1 ." \HEX0[5]~output_o\ $end
$var wire 1 /" \HEX0[6]~output_o\ $end
$var wire 1 0" \HEX1[0]~output_o\ $end
$var wire 1 1" \HEX1[1]~output_o\ $end
$var wire 1 2" \HEX1[2]~output_o\ $end
$var wire 1 3" \HEX1[3]~output_o\ $end
$var wire 1 4" \HEX1[4]~output_o\ $end
$var wire 1 5" \HEX1[5]~output_o\ $end
$var wire 1 6" \HEX1[6]~output_o\ $end
$var wire 1 7" \HEX2[0]~output_o\ $end
$var wire 1 8" \HEX2[1]~output_o\ $end
$var wire 1 9" \HEX2[2]~output_o\ $end
$var wire 1 :" \HEX2[3]~output_o\ $end
$var wire 1 ;" \HEX2[4]~output_o\ $end
$var wire 1 <" \HEX2[5]~output_o\ $end
$var wire 1 =" \HEX2[6]~output_o\ $end
$var wire 1 >" \HEX3[0]~output_o\ $end
$var wire 1 ?" \HEX3[1]~output_o\ $end
$var wire 1 @" \HEX3[2]~output_o\ $end
$var wire 1 A" \HEX3[3]~output_o\ $end
$var wire 1 B" \HEX3[4]~output_o\ $end
$var wire 1 C" \HEX3[5]~output_o\ $end
$var wire 1 D" \HEX3[6]~output_o\ $end
$var wire 1 E" \HEX4[0]~output_o\ $end
$var wire 1 F" \HEX4[1]~output_o\ $end
$var wire 1 G" \HEX4[2]~output_o\ $end
$var wire 1 H" \HEX4[3]~output_o\ $end
$var wire 1 I" \HEX4[4]~output_o\ $end
$var wire 1 J" \HEX4[5]~output_o\ $end
$var wire 1 K" \HEX4[6]~output_o\ $end
$var wire 1 L" \HEX5[0]~output_o\ $end
$var wire 1 M" \HEX5[1]~output_o\ $end
$var wire 1 N" \HEX5[2]~output_o\ $end
$var wire 1 O" \HEX5[3]~output_o\ $end
$var wire 1 P" \HEX5[4]~output_o\ $end
$var wire 1 Q" \HEX5[5]~output_o\ $end
$var wire 1 R" \HEX5[6]~output_o\ $end
$var wire 1 S" \PC_OUT[0]~output_o\ $end
$var wire 1 T" \PC_OUT[1]~output_o\ $end
$var wire 1 U" \PC_OUT[2]~output_o\ $end
$var wire 1 V" \PC_OUT[3]~output_o\ $end
$var wire 1 W" \PC_OUT[4]~output_o\ $end
$var wire 1 X" \PC_OUT[5]~output_o\ $end
$var wire 1 Y" \PC_OUT[6]~output_o\ $end
$var wire 1 Z" \PC_OUT[7]~output_o\ $end
$var wire 1 [" \PC_OUT[8]~output_o\ $end
$var wire 1 \" \LEDR[0]~output_o\ $end
$var wire 1 ]" \LEDR[1]~output_o\ $end
$var wire 1 ^" \LEDR[2]~output_o\ $end
$var wire 1 _" \LEDR[3]~output_o\ $end
$var wire 1 `" \LEDR[4]~output_o\ $end
$var wire 1 a" \LEDR[5]~output_o\ $end
$var wire 1 b" \LEDR[6]~output_o\ $end
$var wire 1 c" \LEDR[7]~output_o\ $end
$var wire 1 d" \LEDR[8]~output_o\ $end
$var wire 1 e" \LEDR[9]~output_o\ $end
$var wire 1 f" \DECODER_CMD[0]~output_o\ $end
$var wire 1 g" \DECODER_CMD[1]~output_o\ $end
$var wire 1 h" \DECODER_CMD[2]~output_o\ $end
$var wire 1 i" \DECODER_CMD[3]~output_o\ $end
$var wire 1 j" \DECODER_CMD[4]~output_o\ $end
$var wire 1 k" \DECODER_CMD[5]~output_o\ $end
$var wire 1 l" \DECODER_CMD[6]~output_o\ $end
$var wire 1 m" \DECODER_CMD[7]~output_o\ $end
$var wire 1 n" \DECODER_CMD[8]~output_o\ $end
$var wire 1 o" \DECODER_CMD[9]~output_o\ $end
$var wire 1 p" \DECODER_CMD[10]~output_o\ $end
$var wire 1 q" \DECODER_CMD[11]~output_o\ $end
$var wire 1 r" \KEY[0]~input_o\ $end
$var wire 1 s" \CLOCK_50~input_o\ $end
$var wire 1 t" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 u" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 v" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 w" \ROM1|memROM~0_combout\ $end
$var wire 1 x" \ROM1|memROM~1_combout\ $end
$var wire 1 y" \incrementaPC|Add0~6\ $end
$var wire 1 z" \incrementaPC|Add0~10\ $end
$var wire 1 {" \incrementaPC|Add0~14\ $end
$var wire 1 |" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 }" \ROM1|memROM~12_combout\ $end
$var wire 1 ~" \ROM1|memROM~13_combout\ $end
$var wire 1 !# \ROM1|memROM~14_combout\ $end
$var wire 1 "# \DECODER_INSTRU|saida~8_combout\ $end
$var wire 1 ## \MUX2|MUX_OUT[3]~4_combout\ $end
$var wire 1 $# \ROM1|memROM~2_combout\ $end
$var wire 1 %# \ROM1|memROM~3_combout\ $end
$var wire 1 &# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 '# \MUX2|MUX_OUT[2]~3_combout\ $end
$var wire 1 (# \ROM1|memROM~6_combout\ $end
$var wire 1 )# \HEX2_SEVENSEG|rascSaida7seg[1]~0_combout\ $end
$var wire 1 *# \incrementaPC|Add0~9_sumout\ $end
$var wire 1 +# \MUX2|MUX_OUT[1]~2_combout\ $end
$var wire 1 ,# \ROM1|memROM~11_combout\ $end
$var wire 1 -# \ROM1|memROM~15_combout\ $end
$var wire 1 .# \DECODER_INSTRU|saida[5]~10_combout\ $end
$var wire 1 /# \ROM1|memROM~16_combout\ $end
$var wire 1 0# \DECODER_INSTRU|Equal5~0_combout\ $end
$var wire 1 1# \RAM1|ram~161_combout\ $end
$var wire 1 2# \RAM1|ram~20_q\ $end
$var wire 1 3# \RAM1|ram~145_combout\ $end
$var wire 1 4# \RAM1|ram~146_combout\ $end
$var wire 1 5# \ROM1|memROM~9_combout\ $end
$var wire 1 6# \ROM1|memROM~8_combout\ $end
$var wire 1 7# \ROM1|memROM~10_combout\ $end
$var wire 1 8# \ROM1|memROM~4_combout\ $end
$var wire 1 9# \ROM1|memROM~7_combout\ $end
$var wire 1 :# \ULA1|Add0~5_sumout\ $end
$var wire 1 ;# \DECODER_INSTRU|saida[4]~5_combout\ $end
$var wire 1 <# \ULA1|Add1~34_cout\ $end
$var wire 1 =# \ULA1|Add1~5_sumout\ $end
$var wire 1 ># \ULA1|saida[0]~1_combout\ $end
$var wire 1 ?# \DECODER_INSTRU|saida[3]~4_combout\ $end
$var wire 1 @# \RAM1|ram~17_q\ $end
$var wire 1 A# \RAM1|ram~147_combout\ $end
$var wire 1 B# \RAM1|ram~148_combout\ $end
$var wire 1 C# \ULA1|Add0~6\ $end
$var wire 1 D# \ULA1|Add0~9_sumout\ $end
$var wire 1 E# \ULA1|Add1~6\ $end
$var wire 1 F# \ULA1|Add1~9_sumout\ $end
$var wire 1 G# \ULA1|saida[1]~2_combout\ $end
$var wire 1 H# \RAM1|ram~18_q\ $end
$var wire 1 I# \RAM1|ram~149_combout\ $end
$var wire 1 J# \RAM1|ram~150_combout\ $end
$var wire 1 K# \ULA1|Add0~10\ $end
$var wire 1 L# \ULA1|Add0~13_sumout\ $end
$var wire 1 M# \ULA1|Add1~10\ $end
$var wire 1 N# \ULA1|Add1~13_sumout\ $end
$var wire 1 O# \ULA1|saida[2]~3_combout\ $end
$var wire 1 P# \RAM1|ram~19_q\ $end
$var wire 1 Q# \RAM1|ram~151_combout\ $end
$var wire 1 R# \RAM1|ram~152_combout\ $end
$var wire 1 S# \ULA1|Add0~14\ $end
$var wire 1 T# \ULA1|Add0~2\ $end
$var wire 1 U# \ULA1|Add0~21_sumout\ $end
$var wire 1 V# \ULA1|Add1~14\ $end
$var wire 1 W# \ULA1|Add1~2\ $end
$var wire 1 X# \ULA1|Add1~21_sumout\ $end
$var wire 1 Y# \ULA1|saida[4]~5_combout\ $end
$var wire 1 Z# \RAM1|ram~21_q\ $end
$var wire 1 [# \RAM1|ram~155_combout\ $end
$var wire 1 \# \RAM1|ram~156_combout\ $end
$var wire 1 ]# \ULA1|Add0~22\ $end
$var wire 1 ^# \ULA1|Add0~25_sumout\ $end
$var wire 1 _# \ULA1|Add1~22\ $end
$var wire 1 `# \ULA1|Add1~25_sumout\ $end
$var wire 1 a# \ULA1|saida[5]~6_combout\ $end
$var wire 1 b# \RAM1|ram~22_q\ $end
$var wire 1 c# \RAM1|ram~157_combout\ $end
$var wire 1 d# \RAM1|ram~158_combout\ $end
$var wire 1 e# \ULA1|Add0~26\ $end
$var wire 1 f# \ULA1|Add0~29_sumout\ $end
$var wire 1 g# \ULA1|Add1~26\ $end
$var wire 1 h# \ULA1|Add1~29_sumout\ $end
$var wire 1 i# \ULA1|saida[6]~7_combout\ $end
$var wire 1 j# \RAM1|ram~23_q\ $end
$var wire 1 k# \RAM1|ram~159_combout\ $end
$var wire 1 l# \RAM1|ram~160_combout\ $end
$var wire 1 m# \ULA1|Add0~30\ $end
$var wire 1 n# \ULA1|Add0~17_sumout\ $end
$var wire 1 o# \ULA1|saida[7]~4_combout\ $end
$var wire 1 p# \RAM1|ram~24_q\ $end
$var wire 1 q# \RAM1|ram~153_combout\ $end
$var wire 1 r# \RAM1|ram~154_combout\ $end
$var wire 1 s# \ULA1|Add1~30\ $end
$var wire 1 t# \ULA1|Add1~17_sumout\ $end
$var wire 1 u# \DECODER_INSTRU|saida~3_combout\ $end
$var wire 1 v# \ULA1|Add1~1_sumout\ $end
$var wire 1 w# \FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 x# \FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 y# \FLIPFLOP1|DOUT~q\ $end
$var wire 1 z# \DESVIO1|Sel[0]~1_combout\ $end
$var wire 1 {# \incrementaPC|Add0~18\ $end
$var wire 1 |# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 }# \MUX2|MUX_OUT[4]~8_combout\ $end
$var wire 1 ~# \incrementaPC|Add0~34\ $end
$var wire 1 !$ \incrementaPC|Add0~29_sumout\ $end
$var wire 1 "$ \MUX2|MUX_OUT[5]~7_combout\ $end
$var wire 1 #$ \incrementaPC|Add0~30\ $end
$var wire 1 $$ \incrementaPC|Add0~25_sumout\ $end
$var wire 1 %$ \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 &$ \DECODER_INSTRU|saida[1]~1_combout\ $end
$var wire 1 '$ \DESVIO1|Sel[1]~0_combout\ $end
$var wire 1 ($ \incrementaPC|Add0~26\ $end
$var wire 1 )$ \incrementaPC|Add0~21_sumout\ $end
$var wire 1 *$ \MUX2|MUX_OUT[7]~5_combout\ $end
$var wire 1 +$ \DECODER_INSTRU|saida[1]~0_combout\ $end
$var wire 1 ,$ \ROM1|memROM~5_combout\ $end
$var wire 1 -$ \incrementaPC|Add0~5_sumout\ $end
$var wire 1 .$ \MUX2|MUX_OUT[0]~1_combout\ $end
$var wire 1 /$ \RAM1|process_0~0_combout\ $end
$var wire 1 0$ \incrementaPC|Add0~22\ $end
$var wire 1 1$ \incrementaPC|Add0~1_sumout\ $end
$var wire 1 2$ \MUX2|MUX_OUT[8]~0_combout\ $end
$var wire 1 3$ \DECODER_INSTRU|saida[5]~6_combout\ $end
$var wire 1 4$ \ULA1|Add0~1_sumout\ $end
$var wire 1 5$ \ULA1|saida[3]~0_combout\ $end
$var wire 1 6$ \SW[9]~input_o\ $end
$var wire 1 7$ \MUX_7SEG|saida_MUX[0]~0_combout\ $end
$var wire 1 8$ \MUX_7SEG|saida_MUX[1]~1_combout\ $end
$var wire 1 9$ \MUX_7SEG|saida_MUX[2]~2_combout\ $end
$var wire 1 :$ \HEX0_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ;$ \MUX_7SEG|saida_MUX[3]~3_combout\ $end
$var wire 1 <$ \HEX0_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 =$ \HEX0_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 >$ \HEX0_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ?$ \HEX0_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 @$ \HEX0_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 A$ \HEX0_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 B$ \MUX_7SEG|saida_MUX[4]~4_combout\ $end
$var wire 1 C$ \MUX_7SEG|saida_MUX[5]~5_combout\ $end
$var wire 1 D$ \MUX_7SEG|saida_MUX[6]~6_combout\ $end
$var wire 1 E$ \HEX1_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 F$ \MUX_7SEG|saida_MUX[7]~7_combout\ $end
$var wire 1 G$ \HEX1_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 H$ \HEX1_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 I$ \HEX1_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 J$ \HEX1_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 K$ \HEX1_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 L$ \HEX1_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 M$ \HEX2_SEVENSEG|rascSaida7seg[0]~1_combout\ $end
$var wire 1 N$ \HEX2_SEVENSEG|rascSaida7seg[1]~2_combout\ $end
$var wire 1 O$ \HEX2_SEVENSEG|rascSaida7seg[2]~3_combout\ $end
$var wire 1 P$ \HEX2_SEVENSEG|rascSaida7seg[3]~4_combout\ $end
$var wire 1 Q$ \HEX2_SEVENSEG|rascSaida7seg[4]~5_combout\ $end
$var wire 1 R$ \HEX2_SEVENSEG|rascSaida7seg[5]~6_combout\ $end
$var wire 1 S$ \HEX2_SEVENSEG|rascSaida7seg[6]~7_combout\ $end
$var wire 1 T$ \MUX_7SEG|saida_MUX[16]~8_combout\ $end
$var wire 1 U$ \MUX_7SEG|saida_MUX[17]~9_combout\ $end
$var wire 1 V$ \MUX_7SEG|saida_MUX[18]~10_combout\ $end
$var wire 1 W$ \HEX4_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 X$ \MUX_7SEG|saida_MUX[19]~11_combout\ $end
$var wire 1 Y$ \HEX4_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 Z$ \HEX4_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 [$ \HEX4_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 \$ \HEX4_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ]$ \HEX4_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ^$ \HEX4_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 _$ \MUX_7SEG|saida_MUX[20]~12_combout\ $end
$var wire 1 `$ \MUX_7SEG|saida_MUX[21]~13_combout\ $end
$var wire 1 a$ \MUX_7SEG|saida_MUX[22]~14_combout\ $end
$var wire 1 b$ \HEX5_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 c$ \MUX_7SEG|saida_MUX[23]~15_combout\ $end
$var wire 1 d$ \HEX5_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 e$ \HEX5_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 f$ \HEX5_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 g$ \HEX5_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 h$ \HEX5_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 i$ \HEX5_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 j$ \DECODER_INSTRU|saida[1]~2_combout\ $end
$var wire 1 k$ \DECODER_INSTRU|saida[6]~7_combout\ $end
$var wire 1 l$ \DECODER_INSTRU|Equal3~0_combout\ $end
$var wire 1 m$ \DECODER_INSTRU|saida~9_combout\ $end
$var wire 1 n$ \DECODER_INSTRU|Equal4~0_combout\ $end
$var wire 1 o$ \REGA|DOUT\ [7] $end
$var wire 1 p$ \REGA|DOUT\ [6] $end
$var wire 1 q$ \REGA|DOUT\ [5] $end
$var wire 1 r$ \REGA|DOUT\ [4] $end
$var wire 1 s$ \REGA|DOUT\ [3] $end
$var wire 1 t$ \REGA|DOUT\ [2] $end
$var wire 1 u$ \REGA|DOUT\ [1] $end
$var wire 1 v$ \REGA|DOUT\ [0] $end
$var wire 1 w$ \PC|DOUT\ [8] $end
$var wire 1 x$ \PC|DOUT\ [7] $end
$var wire 1 y$ \PC|DOUT\ [6] $end
$var wire 1 z$ \PC|DOUT\ [5] $end
$var wire 1 {$ \PC|DOUT\ [4] $end
$var wire 1 |$ \PC|DOUT\ [3] $end
$var wire 1 }$ \PC|DOUT\ [2] $end
$var wire 1 ~$ \PC|DOUT\ [1] $end
$var wire 1 !% \PC|DOUT\ [0] $end
$var wire 1 "% \END_RETORNO|DOUT\ [8] $end
$var wire 1 #% \END_RETORNO|DOUT\ [7] $end
$var wire 1 $% \END_RETORNO|DOUT\ [6] $end
$var wire 1 %% \END_RETORNO|DOUT\ [5] $end
$var wire 1 &% \END_RETORNO|DOUT\ [4] $end
$var wire 1 '% \END_RETORNO|DOUT\ [3] $end
$var wire 1 (% \END_RETORNO|DOUT\ [2] $end
$var wire 1 )% \END_RETORNO|DOUT\ [1] $end
$var wire 1 *% \END_RETORNO|DOUT\ [0] $end
$var wire 1 +% \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ,% \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 -% \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 .% \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 /% \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 0% \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 1% \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 2% \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 3% \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 4% \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 5% \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 6% \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 7% \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 8% \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 9% \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 :% \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ;% \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 <% \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 =% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 >% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ?% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 @% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 A% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 B% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 C% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 D% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 E% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 F% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 G% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 H% \DECODER_INSTRU|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 I% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 J% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 K% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 L% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 M% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 N% \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 O% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 P% \MUX_7SEG|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Q% \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 R% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 S% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 T% \MUX_7SEG|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 U% \MUX_7SEG|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 V% \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 W% \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 X% \MUX_7SEG|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 Y% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 Z% \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 [% \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 \% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ]% \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[1]~0_combout\ $end
$var wire 1 ^% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 _% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 `% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 a% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 b% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 c% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 d% \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 e% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 f% \MUX_7SEG|ALT_INV_saida_MUX[23]~15_combout\ $end
$var wire 1 g% \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[2]~3_combout\ $end
$var wire 1 h% \MUX_7SEG|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 i% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 j% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 k% \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 l% \MUX_7SEG|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 m% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 n% \MUX_7SEG|ALT_INV_saida_MUX[16]~8_combout\ $end
$var wire 1 o% \MUX_7SEG|ALT_INV_saida_MUX[21]~13_combout\ $end
$var wire 1 p% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 q% \MUX_7SEG|ALT_INV_saida_MUX[20]~12_combout\ $end
$var wire 1 r% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 s% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 t% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 u% \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 v% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 w% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 x% \MUX_7SEG|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 y% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 z% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 {% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 |% \MUX_7SEG|ALT_INV_saida_MUX[22]~14_combout\ $end
$var wire 1 }% \DECODER_INSTRU|ALT_INV_Equal5~0_combout\ $end
$var wire 1 ~% \MUX_7SEG|ALT_INV_saida_MUX[18]~10_combout\ $end
$var wire 1 !& \MUX_7SEG|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 "& \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 #& \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 $& \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 %& \MUX_7SEG|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 && \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 '& \MUX_7SEG|ALT_INV_saida_MUX[17]~9_combout\ $end
$var wire 1 (& \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 )& \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 *& \DECODER_INSTRU|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 +& \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 ,& \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 -& \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 .& \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 /& \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 0& \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 1& \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 2& \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 3& \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 4& \DECODER_INSTRU|ALT_INV_saida[4]~5_combout\ $end
$var wire 1 5& \FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 6& \DECODER_INSTRU|ALT_INV_saida~3_combout\ $end
$var wire 1 7& \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 8& \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 9& \DECODER_INSTRU|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 :& \DECODER_INSTRU|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 ;& \DESVIO1|ALT_INV_Sel[1]~0_combout\ $end
$var wire 1 <& \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 =& \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 >& \DECODER_INSTRU|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 ?& \DECODER_INSTRU|ALT_INV_saida[5]~6_combout\ $end
$var wire 1 @& \FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 A& \DESVIO1|ALT_INV_Sel[0]~1_combout\ $end
$var wire 1 B& \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 C& \ALT_INV_SW[9]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1.
0/
00
01
02
03
04
15
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
1A
0B
1C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
1E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0y
1z
1{
1|
1}
1~
1!!
1"!
x#!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
16"
07"
18"
19"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
1q"
1r"
xs"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
1}"
1~"
0!#
1"#
1##
1$#
1%#
0&#
1'#
1(#
1)#
0*#
1+#
0,#
1-#
1.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
1s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
0*$
1+$
0,$
1-$
0.$
0/$
00$
01$
02$
03$
04$
05$
x6$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
1A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
1i$
0j$
1k$
0l$
0m$
0n$
1+%
14%
15%
16%
07%
18%
19%
1:%
1;%
1<%
1F%
1G%
0H%
0I%
0J%
0K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
0]%
1^%
0_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
0p%
1q%
1r%
0s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
0*&
14&
15&
16&
07&
18&
19&
0:&
1;&
1<&
1=&
0>&
1?&
1@&
0A&
0B&
xC&
xX
xY
xZ
1[
x$!
x%!
x&!
1'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
1"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
$end
#20000
0[
0'!
0r"
1B&
1t"
1v"
1|$
1}$
1~$
1*%
0B%
0C%
0D%
03&
1*#
xU$
1&#
xV$
0w"
1|"
0}"
0~"
0$#
0(#
xX$
08%
x'&
0:%
x~%
1J%
0;%
1p%
1s%
1I%
1_%
xx%
1T"
1U"
1V"
0)#
17#
0%#
16#
0-#
1/#
0"#
0.#
1u#
0z#
1x"
15#
xW$
xY$
xZ$
x[$
x\$
x]$
x^$
1c!
1b!
1a!
1]%
0r%
1K%
0i%
17&
0=&
1>&
06&
1A&
0F%
0w%
1m
1l
1k
1.$
1w#
0u#
0N$
1O$
1S$
05&
16&
0g%
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
1h"
0n"
0q"
0w#
1x#
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
1x!
0r!
0o!
15&
xP
xO
xN
xM
xL
xK
xJ
1+
0%
0"
1="
08"
0h"
09"
0x#
1@!
0E!
0x!
0D!
0A
1<
0+
0@
#40000
1[
1'!
1r"
0B&
0t"
0v"
#60000
0[
0'!
0r"
1B&
1t"
1v"
1!%
0E%
0-$
1y"
1~"
1,#
xT$
17%
0s%
0y%
xn%
1S"
0*#
1z"
1.#
1?#
1j$
1-#
0/#
1m$
0.$
1d!
18%
0&#
1{"
0>&
09&
07&
1=&
1n
0+#
1:%
0?#
1'$
0j$
0|"
1{#
0'#
19&
0;&
1;%
1o"
1g"
1i"
1|#
0##
1.$
1q!
1y!
1w!
09%
1,
1*
1$
0g"
0i"
0y!
0w!
0,
0*
#80000
1[
1'!
1r"
0B&
0t"
0v"
#100000
0[
0'!
0r"
1B&
1t"
1v"
0|$
0}$
0~$
1B%
1C%
1D%
1*#
0z"
0U$
1&#
0{"
0V$
1|"
0{#
0~"
1!#
1$#
18#
0X$
08%
1'&
0:%
1~%
0;%
1s%
0t%
0I%
0\%
1x%
0T"
0U"
0V"
0|#
0|"
0&#
19#
1,$
1%#
06#
0.#
0'$
0-#
1/#
0m$
1n$
0Y$
0Z$
1^$
0c!
0b!
0a!
19%
1;%
1:%
0z%
0M%
0K%
1i%
1>&
1;&
17&
0=&
0m
0l
0k
1z#
1+#
0.$
1N$
1Q$
0S$
0A&
1K"
0G"
0F"
1p"
0o"
1'#
0+#
1.$
1N!
0R!
0S!
1p!
0q!
0O
0N
1J
0$
1#
0="
1;"
18"
0@!
1B!
1E!
1A
1>
0<
#120000
1[
1'!
1r"
0B&
0t"
0v"
#140000
0[
0'!
0r"
1B&
1t"
1v"
1}$
0C%
1&#
0,#
xV$
0:%
1y%
x~%
1U"
xY$
x^$
1.#
1;#
0z#
13$
0k$
0n$
1b!
0>&
04&
1A&
0?&
1*&
1l
1:#
1=#
0E#
1L#
1N#
0V#
1+#
0.$
1>#
1O#
0Z%
0[%
0p"
1k"
1j"
xK"
xF"
1v#
0W#
1F#
0M#
1l"
0p!
1u!
1v!
xN!
xS!
04%
0V%
0N#
1X#
0_#
1t!
1)
1(
0#
xO
xJ
1[%
0N%
1'
1`#
0g#
0W%
1h#
0s#
0d%
1t#
0Q%
#160000
1[
1'!
1r"
0B&
0t"
0v"
#180000
0[
0'!
0r"
1B&
1t"
1v"
1~$
1v$
1t$
0!%
0D%
03%
01%
1E%
1-$
0y"
0T$
0L#
1S#
1N#
x9$
0:#
1C#
0=#
1E#
x7$
x?$
0*#
1z"
1}"
0$#
08#
1/$
xU$
07%
1n%
0[%
xT%
1Z%
xP%
18%
0p%
1I%
1\%
08&
x'&
0S"
1^"
1\"
1T"
0&#
1{"
0F#
1M#
1D#
14$
1*#
0z"
09#
0,$
0%#
16#
0.#
10#
0;#
03$
1k$
0+#
x:$
x<$
x>$
x@$
xA$
xZ$
1.$
0d!
1l!
1n!
1c!
1:%
1V%
08%
1&#
0{"
0N#
1V#
1|"
1z%
1M%
1K%
0i%
1>&
0}%
14&
1?&
0*&
0n
1m
1e
1c
x-"
1+#
0'#
0:%
1[%
0;%
1Y#
1a#
1i#
1o#
15$
1L#
0S#
1N#
11#
0>#
1:#
0C#
1=#
0N$
0Q$
1S$
0v#
1W#
0|"
x4!
1##
0O#
1'#
0[%
0Z%
14%
1;%
x0
xG"
x/"
x."
x,"
x*"
x)"
0k"
0j"
1f"
0X#
1_#
0D#
04$
0l"
0##
05$
1>#
1O#
xR!
x2!
x3!
x5!
x7!
x8!
0u!
0v!
1z!
1N%
0`#
1g#
0t!
xN
x4
x3
x1
x/
x.
1-
0)
0(
1="
0;"
08"
0Y#
1W%
0'
0h#
1s#
1@!
0B!
0E!
0a#
1d%
0A
0>
1<
0t#
0i#
1Q%
0o#
#200000
1[
1'!
1r"
0B&
0t"
0v"
#220000
0[
0'!
0r"
1B&
1t"
1v"
1@#
1P#
1!%
0O%
0Y%
0E%
0-$
1y"
0}"
1~"
0!#
xT$
1Q#
1A#
17%
1p%
0s%
1t%
xn%
0S%
0c%
1S"
0*#
1z"
1B#
1R#
1-#
0/#
00#
0.$
1d!
18%
0&#
1{"
0e%
0b%
07&
1=&
1}%
1n
0+#
1:%
01#
1u#
0L#
1S#
0N#
19$
1V$
0:#
1C#
0=#
17$
1?$
1T$
1\$
1|"
0'#
06&
1[%
0T%
0~%
1Z%
0P%
0n%
0;%
0f"
1D#
14$
1##
0>#
0W$
0Z$
0:$
1<$
0>$
0@$
0A$
0O#
1w#
0z!
05&
0-
1I"
1-"
1h"
1x#
1P!
14!
1x!
1L
10
1+
0/"
0."
0,"
1*"
0)"
0G"
0E"
02!
03!
05!
17!
08!
0R!
0T!
04
13
01
0/
0.
0P
0N
#240000
1[
1'!
1r"
0B&
0t"
0v"
#260000
0[
0'!
0r"
1B&
1t"
1v"
1|$
0}$
0~$
1y#
0!%
0B%
1C%
1D%
0@&
1E%
1-$
0y"
xT$
x\$
1*#
0z"
0U$
1&#
0{"
xV$
0|"
1{#
0~"
1!#
1(#
1,#
0/$
xW$
xX$
07%
xn%
08%
1'&
0:%
x~%
1;%
1s%
0t%
0_%
0y%
18&
xx%
0S"
0T"
0U"
1V"
1|#
1|"
0{#
0&#
0*#
1)#
07#
1R$
0u#
0-#
1/#
1n$
0##
1'#
1+#
xZ$
1.$
0d!
0c!
0b!
1a!
09%
0;%
1:%
18%
0|#
0]%
1r%
16&
17&
0=&
0n
0m
0l
1k
xE"
xI"
0+#
0'#
1##
1}#
19%
1z#
0A#
0Q#
0O$
0S$
xT!
xP!
0}#
0A&
1c%
1S%
1g%
xP
xL
xG"
1p"
0h"
1<"
0R#
0B#
0##
1+#
0.$
xR!
1p!
0x!
1A!
1b%
1e%
xN
0+
1#
1=
0="
19"
1:#
0C#
1=#
x7$
0T$
1L#
0S#
1N#
x9$
0V$
0@!
1D!
0Z%
xP%
1n%
0[%
xT%
1~%
0<
04$
0D#
1@
0\$
x?$
1O#
0W$
0Y$
0Z$
0[$
0]$
x:$
x<$
x>$
x@$
xA$
1>#
x/"
x."
x,"
x*"
x)"
0J"
0H"
0G"
0F"
0E"
x-"
0I"
x2!
x3!
x5!
x7!
x8!
0O!
0Q!
0R!
0S!
0T!
x4!
0P!
x4
x3
x1
x0
x/
x.
0P
0O
0N
0M
0L
0K
#280000
1[
1'!
1r"
0B&
0t"
0v"
#300000
0[
0'!
0r"
1B&
1t"
1v"
0|$
1~$
1B%
0D%
1*#
xU$
1w"
0|"
1}"
0(#
18#
0X$
08%
x'&
0J%
1;%
0p%
1_%
0\%
1x%
1T"
0V"
19#
1,$
0)#
17#
1l$
0n$
0x"
05#
0R$
xZ$
x]$
1c!
0a!
0z%
0M%
1]%
0r%
1F%
1w%
1m
0k
1##
0+#
1.$
1O$
1Q$
0g%
xJ"
xG"
0<"
0p"
1m"
xO!
xR!
0A!
0p!
1s!
xN
xK
0=
1&
0#
1;"
09"
1B!
0D!
1>
0@
#320000
1[
1'!
1r"
0B&
0t"
0v"
#340000
0[
0'!
0r"
1B&
1t"
1v"
1|$
0~$
1!%
0B%
1D%
0E%
0-$
1y"
xT$
x\$
0*#
0U$
0w"
1|"
0}"
0!#
0,#
08#
xX$
17%
xn%
18%
1'&
1J%
0;%
1p%
1t%
1y%
1\%
xx%
1S"
0T"
1V"
1*#
09#
0,$
0z#
0l$
1x"
15#
xW$
0Z$
x[$
1d!
0c!
1a!
08%
1z%
1M%
1A&
0F%
0w%
1n
0m
1k
xI"
1+#
1A#
1Q#
0.$
0Q$
1S$
xP!
0c%
0S%
xL
xH"
0G"
xE"
0m"
1R#
1B#
xQ!
0R!
xT!
0s!
0b%
0e%
xP
0N
xM
0&
1="
0;"
0:#
1C#
0=#
17$
1?$
1T$
1\$
0L#
1S#
0N#
19$
xV$
1@!
0B!
1Z%
0P%
0n%
1[%
0T%
x~%
0>
1<
14$
1D#
x\$
0O#
xY$
0:$
1<$
0>$
0@$
0A$
0>#
1I"
1-"
1P!
14!
1L
10
0/"
0."
0,"
1*"
0)"
xF"
xI"
02!
03!
05!
17!
08!
xS!
xP!
04
13
01
0/
0.
xO
xL
#360000
1[
1'!
1r"
0B&
0t"
0v"
#380000
0[
0'!
0r"
1B&
1t"
1v"
1~$
0!%
0D%
1E%
1-$
0y"
xT$
0*#
1z"
1!#
1$#
1M$
xU$
07%
xn%
18%
0t%
0I%
x'&
0S"
1T"
1&#
1*#
0z"
1%#
06#
1.#
1;#
13$
0k$
0+#
xZ$
1.$
0d!
1c!
0:%
08%
0&#
0K%
1i%
0>&
04&
0?&
1*&
0n
1m
17"
1+#
1'#
1:%
1:#
0C#
1=#
1Q$
0B#
1O#
0R#
1P$
0S$
1F!
0'#
0Z%
1e%
1b%
1B
xG"
1k"
1j"
0D#
1l"
x9$
0V$
x7$
0T$
xR!
1u!
1v!
1t!
xT%
1~%
xP%
1n%
xN
1)
1(
0="
1:"
1;"
1'
0W$
0Y$
0\$
x:$
x<$
x>$
x?$
x@$
xA$
0@!
1C!
1B!
1?
1>
0<
x/"
x."
x-"
x,"
x*"
x)"
0I"
0F"
0E"
x2!
x3!
x4!
x5!
x7!
x8!
0P!
0S!
0T!
x4
x3
x1
x0
x/
x.
0P
0O
0L
#400000
1[
1'!
1r"
0B&
0t"
0v"
#420000
0[
0'!
0r"
1B&
1t"
1v"
0v$
1!%
13%
0E%
0-$
1y"
1~"
0!#
0$#
1/$
0M$
xT$
x\$
0:#
0=#
07$
17%
0s%
1t%
1I%
08&
xn%
1Z%
1P%
1S"
0\"
0*#
1z"
0<$
0@$
xW$
xY$
0%#
16#
0.#
1-#
0/#
0;#
03$
1k$
0.$
1d!
0n!
18%
1&#
1K%
0i%
1>&
07&
1=&
14&
1?&
0*&
1n
0e
xI"
07"
0+#
0:%
1u#
1L#
0S#
1N#
0Q$
1B#
0O#
1R#
0P$
1S$
xP!
0F!
1'#
06&
0[%
0e%
0b%
xL
0B
0k"
0j"
xF"
xE"
0."
0*"
04$
0l"
0L#
1S#
0N#
19$
xV$
1:#
1=#
0E#
x7$
1T$
1O#
0w#
0u!
0v!
xS!
xT!
03!
07!
0t!
1[%
0T%
x~%
0Z%
xP%
0n%
15&
0)
0(
xP
xO
03
0/
1="
0:"
0;"
1h"
1F#
0M#
14$
0'
0x#
1>#
x<$
1?$
0A$
0O#
1@!
0C!
0B!
1x!
0V%
1N#
0V#
0?
0>
1<
1+
1G#
0[%
1v#
0W#
1O#
04%
0/"
1-"
x*"
1X#
0_#
15$
02!
14!
x7!
0N%
1`#
0g#
x3
10
0.
1Y#
0W%
1h#
0s#
1a#
0d%
1t#
1i#
0Q%
1o#
#440000
1[
1'!
1r"
0B&
0t"
0v"
#460000
0[
0'!
0r"
1B&
1t"
1v"
1}$
0~$
0y#
0!%
0C%
1D%
1@&
1E%
1-$
0y"
xT$
1*#
0z"
0U$
0&#
1{"
1}"
0~"
1!#
1(#
1,#
18#
0/$
1V$
07%
xn%
08%
1'&
1:%
0p%
1s%
0t%
0_%
0y%
0\%
18&
0~%
0S"
0T"
1U"
0|"
1{#
1&#
0{"
0*#
19#
1,$
1)#
07#
1R$
0-#
1/#
0u#
1l$
0'#
1+#
1.$
0d!
0c!
1b!
1;%
0:%
18%
1|"
0{#
1|#
0z%
0M%
0]%
1r%
17&
0=&
16&
0n
0m
1l
0+#
1'#
0##
0;%
09%
0A#
0Q#
1Q$
0S$
0|#
1}#
1##
1c%
1S%
19%
1m"
0h"
1<"
0}#
0R#
0B#
1s!
0x!
1A!
1b%
1e%
0+
1&
1=
0="
1;"
0:#
0=#
1E#
07$
0T$
1L#
0S#
0N#
1V#
x9$
xV$
0@!
1B!
1Z%
1P%
1n%
1[%
xT%
x~%
1>
0<
0v#
1W#
04$
0F#
1M#
x?$
0O#
0]$
0<$
xA$
0>#
14%
1V%
1N#
0X#
1_#
0G#
05$
0[%
1N%
0`#
1g#
0Y#
1O#
1W%
x/"
0*"
0J"
x-"
0h#
1s#
0a#
x2!
07!
0O!
x4!
1d%
0t#
03
x0
x.
0K
0i#
1Q%
0o#
#480000
1[
1'!
1r"
0B&
0t"
0v"
#500000
