#
# This file is part of LitePCIe.
#
# Copyright (c) 2019 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause

{
    # PHY ----------------------------------------------------------------------
    "phy":                 "S7PCIEPHY", # Type of PCIe PHY
    "phy_device":          "xc7a",      # Type of Device
    "phy_lanes":           2,           # Number of lanes
    "phy_pcie_data_width": 64,         # PCIe data_width
    "phy_data_width":      128,         # Bus data_width
    "phy_bar0_size":       0x40000,     # BAR0 size

    # Clocking -----------------------------------------------------------------
    "clk_freq":     125e6,         # User Clk Freq (AXI MMAP/DMA)
    "clk_external": False,         # Use external User provided Clk

    # Endpoint -----------------------------------------------------------------
    "ep_max_pending_requests" : 8,

    # Control ------------------------------------------------------------------
    "ctrl": False,

    # MMAP Master --------------------------------------------------------------
    "mmap":      False,
    "mmap_base": 0x00020000,
    "mmap_size": 0x00020000,

    # MMAP Slave ---------------------------------------------------------------
    "mmap_slave":          False,
    "mmap_slave_axi_full": False,

    # DMA channels -------------------------------------------------------------
    "dma_channels"     :    1, # Number of DMA channels
    "dma_buffering"    : 32768, # Buffering for each channel (in bytes)
    "dma_loopback"     : False, # Enable DMA loopback capability
    "dma_synchronizer" : False, # Enable DMA synchronizer capability
    "dma_monitor"      : False, # Enable DMA monitoring capability

    # MSI IRQs -----------------------------------------------------------------
    "msi_irqs": 16,                # Number or MSI IRQs
}
