<stg><name>dct_2d</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:0  %row_outbuf = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="row_outbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:1  %col_outbuf = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:2  %col_inbuf = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln74 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln74, label %.preheader2.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4" op_5_bw="15">
<![CDATA[
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4" op_5_bw="15">
<![CDATA[
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i_0, [64 x i16]* %row_outbuf, i4 %i_0)

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i4 [ %j, %Xpose_Row_Outer_Loop_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:1  %icmp_ln79 = icmp eq i4 %j_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln79, label %.preheader1.preheader, label %Xpose_Row_Outer_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Xpose_Row_Outer_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Xpose_Row_Outer_Loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
Xpose_Row_Outer_Loop_begin:2  %zext_ln82 = zext i4 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
Xpose_Row_Outer_Loop_begin:3  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="7">
<![CDATA[
Xpose_Row_Outer_Loop_begin:4  %zext_ln81 = zext i7 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
Xpose_Row_Outer_Loop_begin:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i4 [ 0, %Xpose_Row_Outer_Loop_begin ], [ %i_5, %4 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln81 = icmp eq i4 %i_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_5 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln81, label %Xpose_Row_Outer_Loop_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln82_1 = zext i4 %i_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="7">
<![CDATA[
:3  %zext_ln82_2 = zext i7 %tmp_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %add_ln82 = add i8 %zext_ln82, %zext_ln82_2

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
:5  %zext_ln82_3 = zext i8 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="row_outbuf_addr"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %add_ln82_1 = add i8 %zext_ln82_1, %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
:10  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

]]></Node>
<StgValue><ssdm name="row_outbuf_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Xpose_Row_Outer_Loop_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
Xpose_Row_Outer_Loop_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
:8  %zext_ln82_4 = zext i8 %add_ln82_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_4"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="col_inbuf_addr"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="6">
<![CDATA[
:10  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

]]></Node>
<StgValue><ssdm name="row_outbuf_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:11  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_2 = phi i4 [ %i_4, %5 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln85 = icmp eq i4 %i_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %i_4 = add i4 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln85, label %.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4" op_5_bw="15">
<![CDATA[
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4" op_5_bw="15">
<![CDATA[
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i4 [ %j_2, %Xpose_Col_Outer_Loop_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln90 = icmp eq i4 %j_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_2 = add i4 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln90, label %8, label %Xpose_Col_Outer_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Xpose_Col_Outer_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Xpose_Col_Outer_Loop_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
Xpose_Col_Outer_Loop_begin:2  %zext_ln93 = zext i4 %j_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
Xpose_Col_Outer_Loop_begin:3  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="7">
<![CDATA[
Xpose_Col_Outer_Loop_begin:4  %zext_ln92 = zext i7 %tmp_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
Xpose_Col_Outer_Loop_begin:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln94"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_3 = phi i4 [ 0, %Xpose_Col_Outer_Loop_begin ], [ %i_6, %7 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln92 = icmp eq i4 %i_3, -8

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_6 = add i4 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln92, label %Xpose_Col_Outer_Loop_end, label %7

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln93_1 = zext i4 %i_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln93 = add i8 %zext_ln93_1, %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:5  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="7">
<![CDATA[
:6  %zext_ln93_3 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %add_ln93_1 = add i8 %zext_ln93, %zext_ln93_3

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
:8  %zext_ln93_4 = zext i8 %add_ln93_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %zext_ln93_4

]]></Node>
<StgValue><ssdm name="col_outbuf_addr"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="6">
<![CDATA[
:10  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></Node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Xpose_Col_Outer_Loop_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
Xpose_Col_Outer_Loop_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln93_2 = zext i8 %add_ln93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="out_block_addr"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="6">
<![CDATA[
:10  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></Node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:11  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %6

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="in_block" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="out_block" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="dct_coeff_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="StgValue_125" to="row_outbuf" fromId="125" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_125" to="col_outbuf" fromId="125" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_125" to="col_inbuf" fromId="125" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="i_0" fromId="129" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln74" to="i_0" fromId="15" toId="16">
</dataflow>
<dataflow id="132" from="i" to="i_0" fromId="19" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="br_ln74" to="i_0" fromId="25" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="134" from="i_0" to="icmp_ln74" fromId="16" toId="17">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln74" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="137" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_139" to="empty" fromId="139" toId="18">
</dataflow>
<dataflow id="143" from="i_0" to="i" fromId="16" toId="19">
</dataflow>
<dataflow id="145" from="StgValue_144" to="i" fromId="144" toId="19">
</dataflow>
<dataflow id="146" from="icmp_ln74" to="br_ln74" fromId="17" toId="20">
</dataflow>
<dataflow id="148" from="dct_1d2" to="call_ln75" fromId="147" toId="21">
</dataflow>
<dataflow id="149" from="in_block" to="call_ln75" fromId="122" toId="21">
</dataflow>
<dataflow id="150" from="i_0" to="call_ln75" fromId="16" toId="21">
</dataflow>
<dataflow id="151" from="row_outbuf" to="call_ln75" fromId="12" toId="21">
</dataflow>
<dataflow id="152" from="i_0" to="call_ln75" fromId="16" toId="21">
</dataflow>
<dataflow id="153" from="dct_coeff_table" to="call_ln75" fromId="124" toId="21">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopName" to="specloopname_ln74" fromId="154" toId="23">
</dataflow>
<dataflow id="157" from="p_str2" to="specloopname_ln74" fromId="156" toId="23">
</dataflow>
<dataflow id="158" from="dct_1d2" to="call_ln75" fromId="147" toId="24">
</dataflow>
<dataflow id="159" from="in_block" to="call_ln75" fromId="122" toId="24">
</dataflow>
<dataflow id="160" from="i_0" to="call_ln75" fromId="16" toId="24">
</dataflow>
<dataflow id="161" from="row_outbuf" to="call_ln75" fromId="12" toId="24">
</dataflow>
<dataflow id="162" from="i_0" to="call_ln75" fromId="16" toId="24">
</dataflow>
<dataflow id="163" from="dct_coeff_table" to="call_ln75" fromId="124" toId="24">
</dataflow>
<dataflow id="164" from="j" to="j_0" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln79" to="j_0" fromId="52" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="166" from="StgValue_129" to="j_0" fromId="129" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln79" to="j_0" fromId="22" toId="26">
</dataflow>
<dataflow id="168" from="j_0" to="icmp_ln79" fromId="26" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_135" to="icmp_ln79" fromId="135" toId="27">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="137" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_139" to="empty_5" fromId="139" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_139" to="empty_5" fromId="139" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_139" to="empty_5" fromId="139" toId="28">
</dataflow>
<dataflow id="174" from="j_0" to="j" fromId="26" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_144" to="j" fromId="144" toId="29">
</dataflow>
<dataflow id="176" from="icmp_ln79" to="br_ln79" fromId="27" toId="30">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="specloopname_ln80" fromId="154" toId="31">
</dataflow>
<dataflow id="179" from="p_str3" to="specloopname_ln80" fromId="178" toId="31">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="180" toId="32">
</dataflow>
<dataflow id="182" from="p_str3" to="tmp" fromId="178" toId="32">
</dataflow>
<dataflow id="183" from="j_0" to="zext_ln82" fromId="26" toId="33">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_2" fromId="184" toId="34">
</dataflow>
<dataflow id="186" from="j_0" to="tmp_2" fromId="26" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_187" to="tmp_2" fromId="187" toId="34">
</dataflow>
<dataflow id="189" from="tmp_2" to="zext_ln81" fromId="34" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_129" to="i_1" fromId="129" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="br_ln81" to="i_1" fromId="36" toId="38">
</dataflow>
<dataflow id="192" from="i_5" to="i_1" fromId="41" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="br_ln81" to="i_1" fromId="58" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="194" from="i_1" to="icmp_ln81" fromId="38" toId="39">
</dataflow>
<dataflow id="195" from="StgValue_135" to="icmp_ln81" fromId="135" toId="39">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="137" toId="40">
</dataflow>
<dataflow id="197" from="StgValue_139" to="empty_6" fromId="139" toId="40">
</dataflow>
<dataflow id="198" from="StgValue_139" to="empty_6" fromId="139" toId="40">
</dataflow>
<dataflow id="199" from="StgValue_139" to="empty_6" fromId="139" toId="40">
</dataflow>
<dataflow id="200" from="i_1" to="i_5" fromId="38" toId="41">
</dataflow>
<dataflow id="201" from="StgValue_144" to="i_5" fromId="144" toId="41">
</dataflow>
<dataflow id="202" from="icmp_ln81" to="br_ln81" fromId="39" toId="42">
</dataflow>
<dataflow id="203" from="i_1" to="zext_ln82_1" fromId="38" toId="43">
</dataflow>
<dataflow id="204" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_3" fromId="184" toId="44">
</dataflow>
<dataflow id="205" from="i_1" to="tmp_3" fromId="38" toId="44">
</dataflow>
<dataflow id="206" from="StgValue_187" to="tmp_3" fromId="187" toId="44">
</dataflow>
<dataflow id="207" from="tmp_3" to="zext_ln82_2" fromId="44" toId="45">
</dataflow>
<dataflow id="208" from="zext_ln82" to="add_ln82" fromId="33" toId="46">
</dataflow>
<dataflow id="209" from="zext_ln82_2" to="add_ln82" fromId="45" toId="46">
</dataflow>
<dataflow id="210" from="add_ln82" to="zext_ln82_3" fromId="46" toId="47">
</dataflow>
<dataflow id="211" from="row_outbuf" to="row_outbuf_addr" fromId="12" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_212" to="row_outbuf_addr" fromId="212" toId="48">
</dataflow>
<dataflow id="214" from="zext_ln82_3" to="row_outbuf_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="215" from="zext_ln82_1" to="add_ln82_1" fromId="43" toId="49">
</dataflow>
<dataflow id="216" from="zext_ln81" to="add_ln82_1" fromId="35" toId="49">
</dataflow>
<dataflow id="217" from="row_outbuf_addr" to="row_outbuf_load" fromId="48" toId="50">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecRegionEnd" to="empty_7" fromId="218" toId="51">
</dataflow>
<dataflow id="220" from="p_str3" to="empty_7" fromId="178" toId="51">
</dataflow>
<dataflow id="221" from="tmp" to="empty_7" fromId="32" toId="51">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="specloopname_ln82" fromId="154" toId="53">
</dataflow>
<dataflow id="224" from="p_str4" to="specloopname_ln82" fromId="223" toId="53">
</dataflow>
<dataflow id="225" from="add_ln82_1" to="zext_ln82_4" fromId="49" toId="54">
</dataflow>
<dataflow id="226" from="col_inbuf" to="col_inbuf_addr" fromId="14" toId="55">
</dataflow>
<dataflow id="227" from="StgValue_212" to="col_inbuf_addr" fromId="212" toId="55">
</dataflow>
<dataflow id="228" from="zext_ln82_4" to="col_inbuf_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="row_outbuf_addr" to="row_outbuf_load" fromId="48" toId="56">
</dataflow>
<dataflow id="230" from="row_outbuf_load" to="store_ln82" fromId="56" toId="57">
</dataflow>
<dataflow id="231" from="col_inbuf_addr" to="store_ln82" fromId="55" toId="57">
</dataflow>
<dataflow id="232" from="i_4" to="i_2" fromId="62" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="br_ln85" to="i_2" fromId="68" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="234" from="StgValue_129" to="i_2" fromId="129" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln85" to="i_2" fromId="37" toId="59">
</dataflow>
<dataflow id="236" from="i_2" to="icmp_ln85" fromId="59" toId="60">
</dataflow>
<dataflow id="237" from="StgValue_135" to="icmp_ln85" fromId="135" toId="60">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="137" toId="61">
</dataflow>
<dataflow id="239" from="StgValue_139" to="empty_8" fromId="139" toId="61">
</dataflow>
<dataflow id="240" from="StgValue_139" to="empty_8" fromId="139" toId="61">
</dataflow>
<dataflow id="241" from="StgValue_139" to="empty_8" fromId="139" toId="61">
</dataflow>
<dataflow id="242" from="i_2" to="i_4" fromId="59" toId="62">
</dataflow>
<dataflow id="243" from="StgValue_144" to="i_4" fromId="144" toId="62">
</dataflow>
<dataflow id="244" from="icmp_ln85" to="br_ln85" fromId="60" toId="63">
</dataflow>
<dataflow id="245" from="dct_1d2" to="call_ln86" fromId="147" toId="64">
</dataflow>
<dataflow id="246" from="col_inbuf" to="call_ln86" fromId="14" toId="64">
</dataflow>
<dataflow id="247" from="i_2" to="call_ln86" fromId="59" toId="64">
</dataflow>
<dataflow id="248" from="col_outbuf" to="call_ln86" fromId="13" toId="64">
</dataflow>
<dataflow id="249" from="i_2" to="call_ln86" fromId="59" toId="64">
</dataflow>
<dataflow id="250" from="dct_coeff_table" to="call_ln86" fromId="124" toId="64">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecLoopName" to="specloopname_ln85" fromId="154" toId="66">
</dataflow>
<dataflow id="253" from="p_str5" to="specloopname_ln85" fromId="252" toId="66">
</dataflow>
<dataflow id="254" from="dct_1d2" to="call_ln86" fromId="147" toId="67">
</dataflow>
<dataflow id="255" from="col_inbuf" to="call_ln86" fromId="14" toId="67">
</dataflow>
<dataflow id="256" from="i_2" to="call_ln86" fromId="59" toId="67">
</dataflow>
<dataflow id="257" from="col_outbuf" to="call_ln86" fromId="13" toId="67">
</dataflow>
<dataflow id="258" from="i_2" to="call_ln86" fromId="59" toId="67">
</dataflow>
<dataflow id="259" from="dct_coeff_table" to="call_ln86" fromId="124" toId="67">
</dataflow>
<dataflow id="260" from="j_2" to="j_1" fromId="72" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln90" to="j_1" fromId="95" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="262" from="StgValue_129" to="j_1" fromId="129" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="br_ln90" to="j_1" fromId="65" toId="69">
</dataflow>
<dataflow id="264" from="j_1" to="icmp_ln90" fromId="69" toId="70">
</dataflow>
<dataflow id="265" from="StgValue_135" to="icmp_ln90" fromId="135" toId="70">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="137" toId="71">
</dataflow>
<dataflow id="267" from="StgValue_139" to="empty_9" fromId="139" toId="71">
</dataflow>
<dataflow id="268" from="StgValue_139" to="empty_9" fromId="139" toId="71">
</dataflow>
<dataflow id="269" from="StgValue_139" to="empty_9" fromId="139" toId="71">
</dataflow>
<dataflow id="270" from="j_1" to="j_2" fromId="69" toId="72">
</dataflow>
<dataflow id="271" from="StgValue_144" to="j_2" fromId="144" toId="72">
</dataflow>
<dataflow id="272" from="icmp_ln90" to="br_ln90" fromId="70" toId="73">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="154" toId="74">
</dataflow>
<dataflow id="275" from="p_str6" to="specloopname_ln91" fromId="274" toId="74">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="180" toId="75">
</dataflow>
<dataflow id="277" from="p_str6" to="tmp_1" fromId="274" toId="75">
</dataflow>
<dataflow id="278" from="j_1" to="zext_ln93" fromId="69" toId="76">
</dataflow>
<dataflow id="279" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_4" fromId="184" toId="77">
</dataflow>
<dataflow id="280" from="j_1" to="tmp_4" fromId="69" toId="77">
</dataflow>
<dataflow id="281" from="StgValue_187" to="tmp_4" fromId="187" toId="77">
</dataflow>
<dataflow id="282" from="tmp_4" to="zext_ln92" fromId="77" toId="78">
</dataflow>
<dataflow id="283" from="StgValue_129" to="i_3" fromId="129" toId="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="284" from="br_ln92" to="i_3" fromId="79" toId="81">
</dataflow>
<dataflow id="285" from="i_6" to="i_3" fromId="84" toId="81">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="286" from="br_ln92" to="i_3" fromId="101" toId="81">
<BackEdge/>
</dataflow>
<dataflow id="287" from="i_3" to="icmp_ln92" fromId="81" toId="82">
</dataflow>
<dataflow id="288" from="StgValue_135" to="icmp_ln92" fromId="135" toId="82">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="137" toId="83">
</dataflow>
<dataflow id="290" from="StgValue_139" to="empty_10" fromId="139" toId="83">
</dataflow>
<dataflow id="291" from="StgValue_139" to="empty_10" fromId="139" toId="83">
</dataflow>
<dataflow id="292" from="StgValue_139" to="empty_10" fromId="139" toId="83">
</dataflow>
<dataflow id="293" from="i_3" to="i_6" fromId="81" toId="84">
</dataflow>
<dataflow id="294" from="StgValue_144" to="i_6" fromId="144" toId="84">
</dataflow>
<dataflow id="295" from="icmp_ln92" to="br_ln92" fromId="82" toId="85">
</dataflow>
<dataflow id="296" from="i_3" to="zext_ln93_1" fromId="81" toId="86">
</dataflow>
<dataflow id="297" from="zext_ln93_1" to="add_ln93" fromId="86" toId="87">
</dataflow>
<dataflow id="298" from="zext_ln92" to="add_ln93" fromId="78" toId="87">
</dataflow>
<dataflow id="299" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_5" fromId="184" toId="88">
</dataflow>
<dataflow id="300" from="i_3" to="tmp_5" fromId="81" toId="88">
</dataflow>
<dataflow id="301" from="StgValue_187" to="tmp_5" fromId="187" toId="88">
</dataflow>
<dataflow id="302" from="tmp_5" to="zext_ln93_3" fromId="88" toId="89">
</dataflow>
<dataflow id="303" from="zext_ln93" to="add_ln93_1" fromId="76" toId="90">
</dataflow>
<dataflow id="304" from="zext_ln93_3" to="add_ln93_1" fromId="89" toId="90">
</dataflow>
<dataflow id="305" from="add_ln93_1" to="zext_ln93_4" fromId="90" toId="91">
</dataflow>
<dataflow id="306" from="col_outbuf" to="col_outbuf_addr" fromId="13" toId="92">
</dataflow>
<dataflow id="307" from="StgValue_212" to="col_outbuf_addr" fromId="212" toId="92">
</dataflow>
<dataflow id="308" from="zext_ln93_4" to="col_outbuf_addr" fromId="91" toId="92">
</dataflow>
<dataflow id="309" from="col_outbuf_addr" to="col_outbuf_load" fromId="92" toId="93">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecRegionEnd" to="empty_11" fromId="218" toId="94">
</dataflow>
<dataflow id="311" from="p_str6" to="empty_11" fromId="274" toId="94">
</dataflow>
<dataflow id="312" from="tmp_1" to="empty_11" fromId="75" toId="94">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="154" toId="96">
</dataflow>
<dataflow id="315" from="p_str7" to="specloopname_ln93" fromId="314" toId="96">
</dataflow>
<dataflow id="316" from="add_ln93" to="zext_ln93_2" fromId="87" toId="97">
</dataflow>
<dataflow id="317" from="out_block" to="out_block_addr" fromId="123" toId="98">
</dataflow>
<dataflow id="318" from="StgValue_212" to="out_block_addr" fromId="212" toId="98">
</dataflow>
<dataflow id="319" from="zext_ln93_2" to="out_block_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="320" from="col_outbuf_addr" to="col_outbuf_load" fromId="92" toId="99">
</dataflow>
<dataflow id="321" from="col_outbuf_load" to="store_ln93" fromId="99" toId="100">
</dataflow>
<dataflow id="322" from="out_block_addr" to="store_ln93" fromId="98" toId="100">
</dataflow>
<dataflow id="323" from="icmp_ln74" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="324" from="icmp_ln79" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="325" from="icmp_ln81" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="326" from="icmp_ln85" to="StgValue_7" fromId="60" toId="7">
</dataflow>
<dataflow id="327" from="icmp_ln90" to="StgValue_9" fromId="70" toId="9">
</dataflow>
<dataflow id="328" from="icmp_ln92" to="StgValue_10" fromId="82" toId="10">
</dataflow>
</dataflows>


</stg>
