
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1157'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26828 
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:3]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:4]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:3]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:4]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN16.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN32.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:3]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN4.h:4]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN64.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN8.h:3]
WARNING: [Synth 8-2306] macro SIZE redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:1]
WARNING: [Synth 8-2306] macro CTRL redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:2]
WARNING: [Synth 8-2306] macro N redefined [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/PN128.h:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 500.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/Top.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork128' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork128.v:4]
INFO: [Synth 8-638] synthesizing module 'SwitchUnit' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SwitchUnit.v:3]
INFO: [Synth 8-256] done synthesizing module 'SwitchUnit' (2#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SwitchUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal128' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal128.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop128' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop128.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop128' (3#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop128.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal128' (4#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal128.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator' (5#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork64' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork64.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal64' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal64.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop64' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop64.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop64' (6#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop64.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal64' (7#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal64.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized0' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized0' (7#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork32' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork32.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal32' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal32.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop32' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop32.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop32' (8#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop32.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal32' (9#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal32.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized1' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized1' (9#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork16' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork16.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal16' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal16.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop16' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop16.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop16' (10#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop16.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal16' (11#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal16.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized2' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized2' (11#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork8' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork8.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal8' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal8.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop8' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop8.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop8' (12#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop8.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal8' (13#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal8.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator__parameterized3' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator__parameterized3' (13#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v:3]
INFO: [Synth 8-638] synthesizing module 'BenesNetwork4' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork4.v:4]
INFO: [Synth 8-638] synthesizing module 'CtrlSignal4' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal4.v:4]
INFO: [Synth 8-638] synthesizing module 'SetTop4' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop4.v:4]
INFO: [Synth 8-256] done synthesizing module 'SetTop4' (14#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop4.v:4]
INFO: [Synth 8-256] done synthesizing module 'CtrlSignal4' (15#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal4.v:4]
INFO: [Synth 8-638] synthesizing module 'ParameterGenerator4' [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator4.v:3]
INFO: [Synth 8-256] done synthesizing module 'ParameterGenerator4' (16#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator4.v:3]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork4' (17#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork4.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork8' (18#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork8.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork16' (19#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork16.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork32' (20#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork32.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork64' (21#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork64.v:4]
INFO: [Synth 8-256] done synthesizing module 'BenesNetwork128' (22#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork128.v:4]
INFO: [Synth 8-256] done synthesizing module 'Top' (23#1) [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/Top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 500.676 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 500.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 916.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 916.109 ; gain = 415.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 916.109 ; gain = 415.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/.Xil/Vivado-27248-MSEBPHD/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 916.109 ; gain = 415.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 916.109 ; gain = 415.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 16    
	   3 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 96    
	   3 Input      2 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 367   
+---Registers : 
	               96 Bit    Registers := 2     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 1248  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
Module CtrlSignal128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 49    
Module ParameterGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module CtrlSignal64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
Module ParameterGenerator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
Module CtrlSignal32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module ParameterGenerator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
Module SetTop16 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
Module CtrlSignal16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module ParameterGenerator__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
Module SetTop8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module CtrlSignal8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ParameterGenerator__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
Module SetTop4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module CtrlSignal4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module ParameterGenerator4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
Module SwitchUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BenesNetwork4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 927.992 ; gain = 427.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_inst/clk_out1' to pin 'clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 927.992 ; gain = 427.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     6|
|3     |LUT1      |     2|
|4     |LUT2      |    55|
|5     |LUT3      |   192|
|6     |LUT4      |    78|
|7     |LUT5      |   690|
|8     |LUT6      |   704|
|9     |FDCE      |   192|
|10    |IBUF      |   111|
|11    |OBUF      |    96|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+-----------------+------+
|      |Instance               |Module           |Cells |
+------+-----------------------+-----------------+------+
|1     |top                    |                 |  2127|
|2     |  BenesNetwork128_inst |BenesNetwork128  |  1139|
|3     |    CSG128             |CtrlSignal128    |  1055|
|4     |      settop_a_128     |SetTop128        |    45|
|5     |      settop_b_128     |SetTop128_1      |   187|
|6     |    subnetwork_0       |BenesNetwork64   |    36|
|7     |    subnetwork_1       |BenesNetwork64_0 |    48|
+------+-----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1094.566 ; gain = 178.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1094.566 ; gain = 593.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

67 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1094.566 ; gain = 812.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1094.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 17 15:16:16 2017...
