<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file practica2_impl1.ncd.
Design name: Compuertas
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Sep 20 02:42:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o practica2_impl1.twr -gui -msgset C:/Users/luisj/Documents/GitHub/escom/fdd/promote.xml practica2_impl1.ncd practica2_impl1.prf 
Design file:     practica2_impl1.ncd
Preference file: practica2_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            9 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            6 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    9.883ns delay CI to G

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         45.PAD to       45.PADDI CI
ROUTE         2     3.174       45.PADDI to      R22C2A.B0 D_c_c
CTOF_DEL    ---     0.452      R22C2A.B0 to      R22C2A.F0 SLICE_1
ROUTE         1     1.437      R22C2A.F0 to       26.PADDO G_c
DOPAD_DEL   ---     3.448       26.PADDO to         26.PAD G
                  --------
                    9.883   (53.3% logic, 46.7% route), 3 logic levels.

Report:    9.680ns delay DI to G

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         44.PAD to       44.PADDI DI
ROUTE         3     2.971       44.PADDI to      R22C2A.C0 E_c_c
CTOF_DEL    ---     0.452      R22C2A.C0 to      R22C2A.F0 SLICE_1
ROUTE         1     1.437      R22C2A.F0 to       26.PADDO G_c
DOPAD_DEL   ---     3.448       26.PADDO to         26.PAD G
                  --------
                    9.680   (54.5% logic, 45.5% route), 3 logic levels.

Report:    8.558ns delay BI to F

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         39.PAD to       39.PADDI BI
ROUTE         2     1.913       39.PADDI to      R24C2A.B0 C_c_c
CTOF_DEL    ---     0.452      R24C2A.B0 to      R24C2A.F0 SLICE_0
ROUTE         1     1.373      R24C2A.F0 to       27.PADDO F_c
DOPAD_DEL   ---     3.448       27.PADDO to         27.PAD F
                  --------
                    8.558   (61.6% logic, 38.4% route), 3 logic levels.

Report:    8.537ns delay CI to D

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         45.PAD to       45.PADDI CI
ROUTE         2     3.717       45.PADDI to       32.PADDO D_c_c
DOPAD_DEL   ---     3.448       32.PADDO to         32.PAD D
                  --------
                    8.537   (56.5% logic, 43.5% route), 2 logic levels.

Report:    8.258ns delay AI to F

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         38.PAD to       38.PADDI AI
ROUTE         2     1.613       38.PADDI to      R24C2A.C0 A_c_c
CTOF_DEL    ---     0.452      R24C2A.C0 to      R24C2A.F0 SLICE_0
ROUTE         1     1.373      R24C2A.F0 to       27.PADDO F_c
DOPAD_DEL   ---     3.448       27.PADDO to         27.PAD F
                  --------
                    8.258   (63.8% logic, 36.2% route), 3 logic levels.

Report:    8.210ns delay DI to E

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         44.PAD to       44.PADDI DI
ROUTE         3     3.390       44.PADDI to       28.PADDO E_c_c
DOPAD_DEL   ---     3.448       28.PADDO to         28.PAD E
                  --------
                    8.210   (58.7% logic, 41.3% route), 2 logic levels.

Report:    7.795ns delay DI to B

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         44.PAD to       44.PADDI DI
ROUTE         3     2.975       44.PADDI to       34.PADDO E_c_c
DOPAD_DEL   ---     3.448       34.PADDO to         34.PAD B
                  --------
                    7.795   (61.8% logic, 38.2% route), 2 logic levels.

Report:    7.202ns delay AI to A

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         38.PAD to       38.PADDI AI
ROUTE         2     2.382       38.PADDI to       35.PADDO A_c_c
DOPAD_DEL   ---     3.448       35.PADDO to         35.PAD A
                  --------
                    7.202   (66.9% logic, 33.1% route), 2 logic levels.

Report:    6.926ns delay BI to C

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         39.PAD to       39.PADDI BI
ROUTE         2     2.106       39.PADDI to       33.PADDO C_c_c
DOPAD_DEL   ---     3.448       33.PADDO to         33.PAD C
                  --------
                    6.926   (69.6% logic, 30.4% route), 2 logic levels.

Report:    9.883ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    3.717ns maximum delay on D_c_c

           Delays             Connection(s)
           3.717ns         45.PADDI to 32.PADDO        
           3.174ns         45.PADDI to R22C2A.B0       

Report:    3.390ns maximum delay on E_c_c

           Delays             Connection(s)
           3.390ns         44.PADDI to 28.PADDO        
           2.975ns         44.PADDI to 34.PADDO        
           2.971ns         44.PADDI to R22C2A.C0       

Report:    2.382ns maximum delay on A_c_c

           Delays             Connection(s)
           2.382ns         38.PADDI to 35.PADDO        
           1.613ns         38.PADDI to R24C2A.C0       

Report:    2.106ns maximum delay on C_c_c

           Delays             Connection(s)
           2.106ns         39.PADDI to 33.PADDO        
           1.913ns         39.PADDI to R24C2A.B0       

Report:    1.437ns maximum delay on G_c

           Delays             Connection(s)
           1.437ns        R22C2A.F0 to 26.PADDO        

Report:    1.373ns maximum delay on F_c

           Delays             Connection(s)
           1.373ns        R24C2A.F0 to 27.PADDO        

Report:    3.717ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|     9.883 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     3.717 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9 paths, 6 nets, and 11 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
