Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date              : Thu Sep 29 13:32:22 2016
| Host              : user-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file PICO_ICS_FDD_clock_utilization_routed.rpt
| Design            : PICO_ICS_FDD
| Device            : 7a200t-sbg484
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X0Y1
10. Net wise resources used in clock region X0Y2
11. Net wise resources used in clock region X0Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    8 |        32 |         0 |
| BUFH  |    0 |       120 |         0 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    1 |        10 |         0 |
| PLL   |    0 |        10 |         0 |
| BUFR  |    1 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------------+-----------------------------------+--------------+-------+
|       |                                             |                                   |   Num Loads  |       |
+-------+---------------------------------------------+-----------------------------------+------+-------+-------+
| Index | BUFG Cell                                   | Net Name                          | BELs | Sites | Fixed |
+-------+---------------------------------------------+-----------------------------------+------+-------+-------+
|     1 | U_PLL/inst/clkf_buf                         | U_PLL/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |    no |
|     2 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update | dbg_hub/inst/UPDATE_temp          |    1 |     1 |    no |
|     3 | U_PLL/inst/clkout2_buf                      | U_PLL/inst/clk_out2               |   26 |     7 |    no |
|     4 | U_PLL/inst/clkout3_buf                      | U_PLL/inst/clk_out3               |   27 |     7 |    no |
|     5 | U_PLL/inst/clkout4_buf                      | U_PLL/inst/clk_out4               |   28 |     8 |    no |
|     6 | Fpga_clk1_BUFG_inst                         | Fpga_clk1_BUFG                    |   40 |    16 |    no |
|     7 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon        | dbg_hub/inst/idrck                |  269 |    70 |    no |
|     8 | U_PLL/inst/clkout1_buf                      | U_PLL/inst/clk_out1               | 5559 |  1884 |    no |
+-------+---------------------------------------------+-----------------------------------+------+-------+-------+


+-------+--------------------------+-------------------------------+--------------+-------+
|       |                          |                               |   Num Loads  |       |
+-------+--------------------------+-------------------------------+------+-------+-------+
| Index | MMCM Cell                | Net Name                      | BELs | Sites | Fixed |
+-------+--------------------------+-------------------------------+------+-------+-------+
|     1 | U_PLL/inst/mmcm_adv_inst | U_PLL/inst/clk_out1_clk_wiz_0 |    1 |     1 |    no |
|     2 | U_PLL/inst/mmcm_adv_inst | U_PLL/inst/clk_out2_clk_wiz_0 |    1 |     1 |    no |
|     3 | U_PLL/inst/mmcm_adv_inst | U_PLL/inst/clk_out3_clk_wiz_0 |    1 |     1 |    no |
|     4 | U_PLL/inst/mmcm_adv_inst | U_PLL/inst/clk_out4_clk_wiz_0 |    1 |     1 |    no |
|     5 | U_PLL/inst/mmcm_adv_inst | U_PLL/inst/clkfbout_clk_wiz_0 |    1 |     1 |    no |
+-------+--------------------------+-------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

+-------+-----------------------------------------------------------+---------------------------------------------------+--------------+-------+
|       |                                                           |                                                   |   Num Loads  |       |
+-------+-----------------------------------------------------------+---------------------------------------------------+------+-------+-------+
| Index | BUFR Cell                                                 | Net Name                                          | BELs | Sites | Fixed |
+-------+-----------------------------------------------------------+---------------------------------------------------+------+-------+-------+
|     1 | U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clkout_buf_inst | U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out |   14 |    14 |    no |
+-------+-----------------------------------------------------------+---------------------------------------------------+------+-------+-------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 21600 |    0 |  3200 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   82 | 33600 |    0 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2778 | 28800 |  145 |  5600 |    0 |   100 |    6 |    50 |    0 |   100 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y3              |    3 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   13 |    50 | 2437 | 28800 |  500 |  5600 |    0 |   100 |    0 |    50 |    0 |   100 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  5600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     1 |    0 |    50 |    0 |    50 |    0 | 20400 |    0 |  3000 |    0 |    50 |    0 |    25 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     5 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  3200 |    0 |    40 |    0 |    20 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------+
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | Fpga_clk1_BUFG                    |
| BUFG        | BUFHCE_X1Y1 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | U_PLL/inst/clkfbout_buf_clk_wiz_0 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------+


9. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        | BUFHCE_X0Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | Fpga_clk1_BUFG      |
| BUFG        | BUFHCE_X0Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  26 |     0 |        0 | U_PLL/inst/clk_out2 |
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  27 |     0 |        0 | U_PLL/inst/clk_out3 |
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  28 |     0 |        0 | U_PLL/inst/clk_out4 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------+
| BUFG        | BUFHCE_X0Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   38 |     0 |        0 | Fpga_clk1_BUFG      |
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |        12 |       0 |       0 | 2740 |   145 |        0 | U_PLL/inst/clk_out1 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------+


11. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                   Clock Net Name                  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+
| BUFR        |      ---     |   no  |         0 |        0 |       0 |         0 |       0 |      13 |    0 |     0 |        0 | U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out |
| BUFG        | BUFHCE_X0Y45 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | dbg_hub/inst/UPDATE_temp                          |
| BUFG        | BUFHCE_X0Y44 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  245 |    24 |        0 | dbg_hub/inst/idrck                                |
| BUFG        | BUFHCE_X0Y46 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 2191 |   476 |        0 | U_PLL/inst/clk_out1                               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+---------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells Fpga_clk1_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells U_PLL/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y5 [get_cells U_PLL/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells U_PLL/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells U_PLL/inst/clkout4_buf]
set_property LOC BUFGCTRL_X0Y6 [get_cells U_PLL/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y1 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells U_PLL/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y13 [get_cells U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clkout_buf_inst]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y152 [get_cells Ad80305_fb_clk_p_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y124 [get_ports Fpga_clk1]

# Clock net "Fpga_clk1_BUFG" driven by instance "Fpga_clk1_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_Fpga_clk1_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Fpga_clk1_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U_PLL/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Fpga_clk1_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Fpga_clk1_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out" driven by instance "U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clkout_buf_inst" located at site "BUFR_X0Y13"
#startgroup
create_pblock {CLKAG_U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out}
add_cells_to_pblock [get_pblocks  {CLKAG_U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=Ad80305_fb_clk_p_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out"}]]]
resize_pblock [get_pblocks {CLKAG_U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clk_out}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "U_PLL/inst/clk_out1" driven by instance "U_PLL/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_U_PLL/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_U_PLL/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U_AD80305_DATA_INTF_TX/U_DDR_FDD_OUT/inst/clkout_buf_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_PLL/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_U_PLL/inst/clk_out1}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "U_PLL/inst/clk_out2" driven by instance "U_PLL/inst/clkout2_buf" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_U_PLL/inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_U_PLL/inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_PLL/inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_U_PLL/inst/clk_out2}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "U_PLL/inst/clk_out3" driven by instance "U_PLL/inst/clkout3_buf" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_U_PLL/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_U_PLL/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_PLL/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_U_PLL/inst/clk_out3}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "U_PLL/inst/clk_out4" driven by instance "U_PLL/inst/clkout4_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_U_PLL/inst/clk_out4}
add_cells_to_pblock [get_pblocks  {CLKAG_U_PLL/inst/clk_out4}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U_PLL/inst/clk_out4"}]]]
resize_pblock [get_pblocks {CLKAG_U_PLL/inst/clk_out4}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup
