// Seed: 955627926
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire   id_4;
  supply0 id_5;
  id_6(
      .id_0(id_4), .id_1({1'h0, id_5 + id_4}), .id_2(1)
  );
  assign id_5 = 1 !== 1 | "";
  assign id_2 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  wire id_3;
  buf (id_0, id_3);
  module_0(
      id_3, id_3, id_3
  ); id_4(
      .id_0({1{~1 == 1}}), .id_1(id_1 ^ id_0), .id_2(id_3)
  );
endmodule
