//Univerrsidad Del Valle
//Electr+onica Digital
//Dina Rodr√≠guez    19566

//decode
module decode(input wire phase, input wire zflag, input wire cflag, input wire [3:0] instr, output wire incPC, output wire loadPC, output wire loadA, output wire loadF, output wire [2:0] fun, output wire csRAM, output wire weRAM,
              output wire OEALU, output wire OEIn, output wire OEOpr, output wire loadO);
    reg [12:0] sigReg;
    wire [6:0] address;
    assign address = {instr, cflag, zflag, phase};
    always @ (instr or cflag or zflag or phase)
        casez(address)
            7'b????_??0: sigReg <= 13'b1000_000_001000; // JC
            7'b0000_1?1: sigReg <= 13'b0100_000_001000;
            7'b0000_0?1: sigReg <= 13'b1000_000_001000; // JNC
            7'b0001_1?1: sigReg <= 13'b1000_000_001000;
            7'b0001_0?1: sigReg <= 13'b0100_000_001000; // CMPI
            7'b0010_??1: sigReg <= 13'b0001_001_000010; // CMPM
            7'b0011_??1: sigReg <= 13'b1001_001_100000; // LIT
            7'b0100_??1: sigReg <= 13'b0011_010_000010; // IN
            7'b0101_??1: sigReg <= 13'b0011_010_000100; // LD
            7'b0110_??1: sigReg <= 13'b1011_010_100000; // ST
            7'b0111_??1: sigReg <= 13'b1000_000_111000; // JZ
            7'b1000_?11: sigReg <= 13'b0100_000_001000;
            7'b1000_?01: sigReg <= 13'b1000_000_001000; // JNZ
            7'b1001_?11: sigReg <= 13'b1000_000_001000;
            7'b1001_?01: sigReg <= 13'b0100_000_001000; // ADDI
            7'b1010_??1: sigReg <= 13'b0011_011_000010; // ADDM
            7'b1011_??1: sigReg <= 13'b1011_011_100000;  // JMP
            7'b1100_??1: sigReg <= 13'b0100_000_001000;  // OUT
            7'b1101_??1: sigReg <= 13'b0000_000_001001;  // NANDI
            7'b1110_??1: sigReg <= 13'b0011_100_000010;  // NANDM
            7'b1111_??1: sigReg <= 13'b1011_100_100000;
        endcase

    assign loadO = sigReg[0];
    assign OEOpr = sigReg[1];
    assign OEIn = sigReg[2];
    assign OEALU = sigReg[3];
    assign weRAM = sigReg[4];
    assign csRAM = sigReg[5];
    assign fun = sigReg[8:6];
    assign loadF = sigReg[9];
    assign loadA = sigReg[10];
    assign loadPC = sigReg[11];
    assign incPC = sigReg[12];

endmodule
