Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3113
design__instance__area,65408.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,24
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,13
power__internal__total,0.007828994654119015
power__switching__total,0.011593553237617016
power__leakage__total,3.1307868653129844E-7
power__total,0.0194228608161211
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2738666870799679
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2733527648273342
timing__hold__ws__corner:nom_tt_025C_3v30,0.9541010473955333
timing__setup__ws__corner:nom_tt_025C_3v30,10.60881368336594
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.954101
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,10.608813
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,333
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,13
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.2906772405050671
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2901596545163485
timing__hold__ws__corner:nom_ss_125C_3v00,2.192745380667175
timing__setup__ws__corner:nom_ss_125C_3v00,-8.330921965863084
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-48.48442140558902
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-8.330921965863084
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.192745
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,6
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-8.330922
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,6
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,13
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2669617658053297
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.26588962340012695
timing__hold__ws__corner:nom_ff_n40C_3v60,0.42635007842060557
timing__setup__ws__corner:nom_ff_n40C_3v60,18.7367282548104
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.426350
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,18.736729
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,420
design__max_fanout_violation__count,6
design__max_cap_violation__count,25
clock__skew__worst_hold,-0.265055457306983
clock__skew__worst_setup,0.2641097693078614
timing__hold__ws,0.4252571748442551
timing__setup__ws,-10.45949489957977
timing__hold__tns,0.0
timing__setup__tns,-61.25563518692104
timing__hold__wns,0
timing__setup__wns,-10.45949489957977
timing__hold_vio__count,0
timing__hold_r2r__ws,0.425257
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,-10.459495
timing__setup_r2r_vio__count,18
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,0.56 3.92 346.08 321.44
design__io,45
design__die__area,112783
design__core__area,109710
design__instance__count__stdcell,3113
design__instance__area__stdcell,65408.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.596194
design__instance__utilization__stdcell,0.596194
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,64
design__instance__count__class:sequential_cell,92
design__instance__count__class:multi_input_combinational_cell,1673
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,707
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,138497
design__violations,0
design__instance__count__class:timing_repair_buffer,381
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,79
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2256
route__net__special,2
route__drc_errors__iter:1,1401
route__wirelength__iter:1,187895
route__drc_errors__iter:2,638
route__wirelength__iter:2,186909
route__drc_errors__iter:3,550
route__wirelength__iter:3,186440
route__drc_errors__iter:4,90
route__wirelength__iter:4,186373
route__drc_errors__iter:5,0
route__wirelength__iter:5,186285
route__drc_errors,0
route__wirelength,186285
route__vias,19086
route__vias__singlecut,19086
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,1142.43
design__instance__count__class:fill_cell,3416
timing__unannotated_net__count__corner:nom_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,21
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,9
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.27123357105799484
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.27081945785809775
timing__hold__ws__corner:min_tt_025C_3v30,0.9521470548169303
timing__setup__ws__corner:min_tt_025C_3v30,11.509838741211336
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.952147
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,11.509839
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,246
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,9
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.28635314374646326
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2859359219220093
timing__hold__ws__corner:min_ss_125C_3v00,2.1887978715691747
timing__setup__ws__corner:min_ss_125C_3v00,-6.561016804447198
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-37.866617580004615
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.561016804447198
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.188798
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,6
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.561017
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,6
timing__unannotated_net__count__corner:min_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,9
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.265055457306983
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2641097693078614
timing__hold__ws__corner:min_ff_n40C_3v60,0.4252571748442551
timing__setup__ws__corner:min_ff_n40C_3v60,19.26362412998758
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.425257
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,19.263624
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,32
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,23
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2769718699453626
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2763489237886273
timing__hold__ws__corner:max_tt_025C_3v30,0.956362571760655
timing__setup__ws__corner:max_tt_025C_3v30,9.523210933831928
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.956363
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,9.523211
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,420
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,25
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2958386674925246
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.29521161351048203
timing__hold__ws__corner:max_ss_125C_3v00,2.19713786716603
timing__setup__ws__corner:max_ss_125C_3v00,-10.45949489957977
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-61.25563518692104
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-10.45949489957977
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.197138
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,6
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-10.459495
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,6
timing__unannotated_net__count__corner:max_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,23
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2691987542409133
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2679694042509775
timing__hold__ws__corner:max_ff_n40C_3v60,0.4276285002696177
timing__setup__ws__corner:max_ff_n40C_3v60,18.106476830366464
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.427628
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,18.106478
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000189016
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00015006
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000055695
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00015006
design_powergrid__voltage__worst,0.00015006
design_powergrid__voltage__worst__net:VPWR,3.29981
design_powergrid__drop__worst,0.000189016
design_powergrid__drop__worst__net:VPWR,0.000189016
design_powergrid__voltage__worst__net:VGND,0.00015006
design_powergrid__drop__worst__net:VGND,0.00015006
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000559999999999999991599601567582311645310255698859691619873046875
ir__drop__worst,0.00018900000000000001325849152689073662259033881127834320068359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
