
*** Running vivado
    with args -log main_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 21 09:03:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top main_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 940.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1631.352 ; gain = 1097.418
Command: opt_design -muxf_remap -carry_remap -dsp_register_opt -aggressive_remap -resynth_remap -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.743 . Memory (MB): peak = 1631.352 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1919.348 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1919.348 ; gain = 0.000
Phase 1 Initialization | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1919.348 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Phase 2.1 Timer Update | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2018.516 ; gain = 99.168

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2018.516 ; gain = 99.168
Phase 2 Timer Update And Timing Data Collection | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2018.516 ; gain = 99.168

Phase 3 MUXFX optimization
Phase 3 MUXFX optimization | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2018.516 ; gain = 99.168
MUXFX conversion | Checksum: 26147cf95
INFO: [Opt 31-389] Phase MUXFX conversion created 0 cells and removed 0 cells

Phase 4 Carry remap
INFO: [Opt 31-519] Decompose carry chains using global threshold 1.
Phase 4 Carry remap | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2018.516 ; gain = 99.168
Carry remap | Checksum: 26147cf95
INFO: [Opt 31-389] Phase Carry remap created 0 cells and removed 0 cells

Phase 5 DSP Optimization
Phase 5 DSP Optimization | Checksum: 26147cf95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2018.516 ; gain = 99.168
DSP Optimization | Checksum: 26147cf95
INFO: [Opt 31-389] Phase DSP Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 2a51c5291

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.098 ; gain = 464.750
Remap | Checksum: 2a51c5291
INFO: [Opt 31-389] Phase Remap created 177 cells and removed 177 cells

Phase 7 Remap

Starting refreshPlacementInfo for remap Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2384.098 ; gain = 0.000

Starting timing update for remap Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2448.781 ; gain = 64.684

Starting timing path analysis for remap Task
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2454.125 ; gain = 5.344
INFO: [Opt 31-572] Total number of LUTs replicated during resynth remap are 76

Starting suspend timer after remap Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2482.855 ; gain = 0.000
Phase 7 Remap | Checksum: 23900bd91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2500.367 ; gain = 581.020
Remap | Checksum: 23900bd91
INFO: [Opt 31-389] Phase Remap created 160 cells and removed 55 cells

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 4 modules.
INFO: [Opt 31-75] Optimized module 'ALU'.
INFO: [Opt 31-75] Optimized module 'CU_WriteSelector'.
INFO: [Opt 31-75] Optimized module 'Pipelining_Forwarder'.
INFO: [Opt 31-75] Optimized module 'mmio'.
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 175 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1df66bb30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094
Resynthesis | Checksum: 1df66bb30
INFO: [Opt 31-389] Phase Resynthesis created 484 cells and removed 625 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1df66bb30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094
Post Processing Netlist | Checksum: 1df66bb30
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 170add703

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094

Phase 10.2 Verifying Netlist Connectivity
Phase 10.2 Verifying Netlist Connectivity | Checksum: 170add703

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094
Phase 10 Finalization | Checksum: 170add703

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  MUXFX conversion         |               0  |               0  |                                              0  |
|  Carry remap              |               0  |               0  |                                              0  |
|  DSP Optimization         |               0  |               0  |                                              0  |
|  Remap                    |             177  |             177  |                                              0  |
|  Remap                    |             160  |              55  |                                              0  |
|  Resynthesis              |             484  |             625  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 170add703

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.441 ; gain = 660.094

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2579.441 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 170add703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2579.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2579.441 ; gain = 948.090
INFO: [Vivado 12-24828] Executing command : report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
Command: report_drc -file main_wrapper_drc_opted.rpt -pb main_wrapper_drc_opted.pb -rpx main_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2579.441 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2579.441 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.441 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2579.441 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.441 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2579.441 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2579.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraNetDelay_low' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.441 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ac7e326

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2579.441 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'main_i/clockcontroller_0/exec_clk_INST_0' is driving clock pin of 289 registers. This could lead to large hold time violations. First few involved registers are:
	main_i/Pipelining_Controller_0/U0/execution_forward_reg[3] {FDCE}
	main_i/Pipelining_Controller_0/U0/jmp_stalled_reg {FDCE}
	main_i/Pipelining_Controller_0/U0/ram_stalled_reg {FDCE}
	main_i/Pipelining_Controller_0/U0/output_forward_reg[2] {FDCE}
	main_i/Pipelining_Controller_0/U0/execution_forward_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'main_i/clockcontroller_0/clk200mhz_INST_0' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
WARNING: [Place 30-568] A LUT 'main_i/clockcontroller_0/load_clk_INST_0' is driving clock pin of 178 registers. This could lead to large hold time violations. First few involved registers are:
	main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0] {FDCE}
	main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10] {FDCE}
	main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11] {FDCE}
	main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12] {FDCE}
	main_i/Pipelining_Controller_0/U0/execution_buffer_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'main_i/mmu_0/vrama_mem_ck_INST_0' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
	main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram {RAMB36E1}
WARNING: [Place 30-568] A LUT 'main_i/mmu_0/mmio_mem_ck_INST_0' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	main_i/mmio_0/U0/led0_s_reg {FDRE}
	main_i/mmio_0/U0/led1_s_reg {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e59304fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b4abcb17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b4abcb17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 1 Placer Initialization | Checksum: 2b4abcb17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.605 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2114063f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.730 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24bb4f605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24bb4f605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c4cf80ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 181 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 65 nets or LUTs. Breaked 0 LUT, combined 65 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1617622d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 2.4 Global Placement Core | Checksum: 1a3715958

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 2 Global Placement | Checksum: 1a3715958

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1987432fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2582b85bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f79b4d52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 210b42333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d092c2f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 216aeb6e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c48fd3f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13bda8f77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c0bfcbb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 3 Detail Placement | Checksum: 1c0bfcbb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11e41f691

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.719 | TNS=-81.296 |
Phase 1 Physical Synthesis Initialization | Checksum: 5fc519fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12efcd06e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11e41f691

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.620. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26b5e69c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 4.1 Post Commit Optimization | Checksum: 26b5e69c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26b5e69c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26b5e69c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 4.3 Placer Reporting | Checksum: 26b5e69c6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 245dcd9d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520
Ending Placer Task | Checksum: 15445fef6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 2600.961 ; gain = 21.520
85 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 2600.961 ; gain = 21.520
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_wrapper_utilization_placed.rpt -pb main_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file main_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2600.961 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2600.961 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2600.961 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2600.961 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.32s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.620 | TNS=-73.767 |
Phase 1 Physical Synthesis Initialization | Checksum: 1402551ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1402551ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.620 | TNS=-73.767 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 1402551ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 69 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[6].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[0].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[8].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[9].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_18.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_15
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_19.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_3
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[1].  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[1].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[4].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[7].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_28.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_24
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[5].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[5].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 13 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 13 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.620 | TNS=-71.898 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: e79cfd39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 62 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.620 | TNS=-71.421 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 170848072

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 6 Rewire | Checksum: f1c67f3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.533 | TNS=-71.272 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 2a415e498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 2a415e498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[6].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[8].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[9].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[0].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[4].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[7].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.533 | TNS=-71.423 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 2936c4193

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.533 | TNS=-71.772 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 226fc6110

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2600.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 11 Rewire | Checksum: 2237a194c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 28a8b88b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 28a8b88b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 28a8b88b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[6].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[8].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[9].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[4].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[7].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[0].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1dd36bc1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.533 | TNS=-72.258 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 23db8b7c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 17 Rewire | Checksum: 23db8b7c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 6 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-71.520 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1eaa5ffcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 92 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[6].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[4].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[8].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[9].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[5].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[0].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[7].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[6].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[8].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[8]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[4].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[4]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[9].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[7].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[0].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_9.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_5
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[11].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_19
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_7.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_4
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[11].  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[11].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_18.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_15
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_19.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_3
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[1].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_16
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[1].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_13.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_7
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_15.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_1
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[10].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_8
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[10].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_28.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_24
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[5].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_6
INFO: [Physopt 32-662] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[5].  Did not re-place instance main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[5]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_6.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_3
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_4.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_3
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[10].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[10].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_8
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_21.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_10
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_11
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_20.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_9
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[1].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[1].  Did not re-place instance main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_22
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-71.062 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 20074dbfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 90 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29_replica/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_32.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_27/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_28.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_13/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_39.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_32/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_42.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_34/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_8/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT2_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_25.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_11/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_16/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_32.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_15/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_1.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_1/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_29/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[8].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_22/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_37.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_20/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_13/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_36.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_18/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_37.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_30/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[7].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_31/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_12.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_5/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_5.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_4/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_7.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT3_2/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[0].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_6/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_18.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_15/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_19.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_3/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[1].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_16/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_13.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_7/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_15.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT4_1/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[10].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_8/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_9.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_5/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_19/O
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_7.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_4/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_28.  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_24/O
INFO: [Physopt 32-662] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[5].  Did not re-place instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_6/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_6.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_3/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_4.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_3/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT4_8/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_21.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_10/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_11/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_20.  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_9/O
INFO: [Physopt 32-662] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1].  Did not re-place instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_22/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-70.718 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1fde093a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1fde093a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-70.718 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.281 | TNS=-70.301 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.113 | TNS=-69.891 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_16_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.113 | TNS=-69.837 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_25_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.051 | TNS=-69.785 |
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.002 | TNS=-69.517 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[7]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_14_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.994 | TNS=-68.945 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[8]. Critical path length was reduced through logic transformation on cell main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_33_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.977 | TNS=-68.527 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[9]. Critical path length was reduced through logic transformation on cell main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_35_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_43. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.964 | TNS=-68.111 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/CU_WriteSelector_0/U0/Write_Data[4]. Critical path length was reduced through logic transformation on cell main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT5_5_comp_4.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.958 | TNS=-67.971 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_20_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.951 | TNS=-67.579 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_17_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_33. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.943 | TNS=-67.338 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[5]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_12_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.916 | TNS=-66.959 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_1_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.916 | TNS=-66.599 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3.  Re-placed instance main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_2
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.895 | TNS=-66.578 |
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_21_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.871 | TNS=-66.302 |
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[6]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_26_comp_1.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.871 | TNS=-66.016 |
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[6]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT5_17_comp_1.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.859 | TNS=-65.728 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_WriteBack_0/U0/WriteData_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_35. Critical path length was reduced through logic transformation on cell main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_28_comp_2.
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_34. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.857 | TNS=-65.436 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand2_out[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[7]. Critical path length was reduced through logic transformation on cell main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_LUT6_21_comp.
INFO: [Physopt 32-735] Processed net main_i/Pipelining_Forwarder_0/U0/Pipelining_Forw_net_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.856 | TNS=-65.150 |
INFO: [Physopt 32-663] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25.  Re-placed instance main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_LUT6_21
INFO: [Physopt 32-735] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-65.094 |
INFO: [Physopt 32-702] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-63.168 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-62.149 |
INFO: [Physopt 32-702] Processed net main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[1].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[1]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-60.097 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-59.867 |
INFO: [Physopt 32-710] Processed net main_i/mmu_0/gram_mem_addr[1]. Critical path length was reduced through logic transformation on cell main_i/mmu_0/gram_mem_addr[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-58.499 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-58.526 |
INFO: [Physopt 32-702] Processed net main_i/mmio_0/U0/led1_s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/mmio_0/U0/mmio_net_5.  Re-placed instance main_i/mmio_0/U0/mmio_LUT5_5
INFO: [Physopt 32-735] Processed net main_i/mmio_0/U0/mmio_net_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-58.281 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-58.119 |
INFO: [Physopt 32-702] Processed net main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.947 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.542 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.235 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.225 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.261 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.092 |
INFO: [Physopt 32-663] Processed net main_i/mmu_0/gram_mem_addr[2].  Re-placed instance main_i/mmu_0/gram_mem_addr[2]_INST_0
INFO: [Physopt 32-735] Processed net main_i/mmu_0/gram_mem_addr[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-57.024 |
INFO: [Physopt 32-702] Processed net main_i/mmio_0/U0/led0_s_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/mmio_0/U0/mmio_net_4.  Re-placed instance main_i/mmio_0/U0/mmio_LUT5_4
INFO: [Physopt 32-735] Processed net main_i/mmio_0/U0/mmio_net_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.868 |
INFO: [Physopt 32-663] Processed net main_i/mmu_0/gram_mem_addr[3].  Re-placed instance main_i/mmu_0/gram_mem_addr[3]_INST_0
INFO: [Physopt 32-735] Processed net main_i/mmu_0/gram_mem_addr[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.789 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[2].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[2]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.675 |
INFO: [Physopt 32-702] Processed net main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.209 |
INFO: [Physopt 32-710] Processed net main_i/mmu_0/gram_mem_addr[0]. Critical path length was reduced through logic transformation on cell main_i/mmu_0/gram_mem_addr[0]_INST_0_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.051 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[3].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[3]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.983 |
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-56.009 |
INFO: [Physopt 32-710] Processed net main_i/mmu_0/gram_mem_addr[9]. Critical path length was reduced through logic transformation on cell main_i/mmu_0/gram_mem_addr[9]_INST_0_comp.
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.949 |
INFO: [Physopt 32-702] Processed net main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9].  Re-placed instance main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0
INFO: [Physopt 32-735] Processed net main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.918 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.918 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 1fde093a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.918 |
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Execution_0/U0/Operand1_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/CU_WriteSelector_0/U0/CU_WriteSelecto_net_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-55.918 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2600.961 ; gain = 0.000
Phase 33 Critical Path Optimization | Checksum: 1fde093a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2600.961 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1fde093a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.828 | TNS=-55.918 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          2.025  |            0  |              0  |                    20  |           0  |           4  |  00:00:09  |
|  Multi Cell Placement    |          0.000  |         -0.014  |            0  |              0  |                    10  |           0  |           4  |  00:00:08  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.087  |          0.447  |            1  |              0  |                     1  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.246  |          0.738  |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.459  |         14.800  |            0  |              0  |                    44  |           0  |           2  |  00:00:06  |
|  Total                   |          0.792  |         17.997  |            1  |              0  |                    76  |           0  |          33  |  00:00:23  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.961 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21ebb5732

Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
857 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2600.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2612.125 ; gain = 8.926
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2617.566 ; gain = 5.441
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.566 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2617.566 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2617.566 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2617.566 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2617.566 ; gain = 5.441
INFO: [Common 17-1381] The checkpoint 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 181e17d1 ConstDB: 0 ShapeSum: bd97e525 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: cb68b013 | NumContArr: 976203fe | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e81ca94b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.004 ; gain = 76.438

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e81ca94b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.004 ; gain = 76.438

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e81ca94b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2694.004 ; gain = 76.438
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22f54588f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.523 ; gain = 124.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.203 | TNS=-88.252| WHS=-0.298 | THS=-10.218|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.133381 %
  Global Horizontal Routing Utilization  = 0.11101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1345
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1344
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 11

Phase 2 Router Initialization | Checksum: 2945a32d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.523 ; gain = 124.957

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2945a32d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.523 ; gain = 124.957

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 208b60fa5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 4 Initial Routing | Checksum: 208b60fa5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+============================+==============================+=========================================================+
| Launch Setup Clock         | Launch Hold Clock            | Pin                                                     |
+============================+==============================+=========================================================+
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D |
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/D  |
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D  |
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[6]/D  |
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[7]/D  |
+----------------------------+------------------------------+---------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-58.773| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22330798c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-58.660| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2568ed508

Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 5 Rip-up And Reroute | Checksum: 2568ed508

Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2568ed508

Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-58.773| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 23471fd87

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23471fd87

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 6 Delay and Skew Optimization | Checksum: 23471fd87

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.638| WHS=0.148  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 7 Post Hold Fix | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.638| WHS=0.148  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45157 %
  Global Horizontal Routing Utilization  = 1.36882 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 22d484e2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 250b19a11

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2876.160 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.810. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 9b036b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2876.160 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 12 Incr Placement Change | Checksum: 9b036b4a

Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 13 Build RT Design
Checksum: PlaceDB: 77831ab8 ConstDB: 0 ShapeSum: 13b416df RouteDB: fcc39b3
Post Restoration Checksum: NetGraph: c5fc51d1 | NumContArr: be7e8861 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 309cccf6c

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 309cccf6c

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 309cccf6c

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 14.3 Timing Verification

Phase 14.3.1 Update Timing
Phase 14.3.1 Update Timing | Checksum: 26f65f003

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.194 | TNS=-93.933| WHS=0.166  | THS=0.000  |

Phase 14.3 Timing Verification | Checksum: 26f65f003

Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2876.160 ; gain = 258.594
 Number of Nodes with overlaps = 0

Phase 14.4 Update Timing
Phase 14.4 Update Timing | Checksum: 2bbc3736c

Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.818 | TNS=-55.727| WHS=-0.076 | THS=-0.288 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31866 %
  Global Horizontal Routing Utilization  = 1.25976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 3242dfa8a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 3242dfa8a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 16.1 Initial Net Routing Pass | Checksum: 3242dfa8a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 16 Initial Routing | Checksum: 3242dfa8a

Time (s): cpu = 00:00:45 ; elapsed = 00:01:22 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+============================+==============================+=========================================================+
| Launch Setup Clock         | Launch Hold Clock            | Pin                                                     |
+============================+==============================+=========================================================+
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[14]/D |
| clk200mhz_main_clk_wiz_0_0 | clk100mhz_main_clk_wiz_0_0_1 | main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[12]/D |
+----------------------------+------------------------------+---------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.638| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 231399943

Time (s): cpu = 00:00:45 ; elapsed = 00:01:23 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.886 | TNS=-55.496| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 30b154dbe

Time (s): cpu = 00:00:45 ; elapsed = 00:01:24 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 17 Rip-up And Reroute | Checksum: 30b154dbe

Time (s): cpu = 00:00:45 ; elapsed = 00:01:24 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 30b154dbe

Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.638| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 1723f70c5

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1723f70c5

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 18 Delay and Skew Optimization | Checksum: 1723f70c5

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.585| WHS=0.148  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 20a234f74

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 19 Post Hold Fix | Checksum: 20a234f74

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 20a234f74

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-55.585| WHS=0.148  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 20a234f74

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 21 Reset Design
INFO: [Route 35-307] 1359 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 66e7419f | NumContArr: ea953b5 | Constraints: c2a8fa9d | Timing: f2382a42

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 22a71ba33

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594
Phase 21 Reset Design | Checksum: 22a71ba33

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 22a71ba33

Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2876.160 ; gain = 258.594

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.810 | TNS=-55.290| WHS=0.197  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 171d16d10

Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2876.160 ; gain = 258.594
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 87.051 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 9b036b4a

Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 9b036b4a

Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2876.160 ; gain = 258.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
889 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:29 . Memory (MB): peak = 2876.160 ; gain = 258.594
INFO: [Vivado 12-24828] Executing command : report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
Command: report_drc -file main_wrapper_drc_routed.rpt -pb main_wrapper_drc_routed.pb -rpx main_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_wrapper_methodology_drc_routed.rpt -pb main_wrapper_methodology_drc_routed.pb -rpx main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_wrapper_route_status.rpt -pb main_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
Command: report_power -file main_wrapper_power_routed.rpt -pb main_wrapper_power_summary_routed.pb -rpx main_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
906 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_wrapper_bus_skew_routed.rpt -pb main_wrapper_bus_skew_routed.pb -rpx main_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2876.160 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2876.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2876.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2876.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2876.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2876.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 09:07:16 2024...
