#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 17 16:27:16 2024
# Process ID: 9504
# Current directory: C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.runs/synth_1
# Command line: vivado.exe -log img_pro.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source img_pro.tcl
# Log file: C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.runs/synth_1/img_pro.vds
# Journal file: C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
source img_pro.tcl -notrace
Command: synth_design -top img_pro -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5528 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 372.699 ; gain = 101.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'img_pro' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:9]
INFO: [Synth 8-6157] synthesizing module 'rgb2yuv' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2yuv' (1#1) [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'im2bw' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v:5]
	Parameter THRESHOLD bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'im2bw' (2#1) [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v:5]
INFO: [Synth 8-6157] synthesizing module 'max_domain' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:9]
	Parameter TOP bound to: 100 - type: integer 
	Parameter BOTTOM bound to: 300 - type: integer 
	Parameter LEFT bound to: 341 - type: integer 
	Parameter RIGHT bound to: 540 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_boundary_detector' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/image_boundary_detector.v:3]
WARNING: [Synth 8-6014] Unused sequential element hang_cnt_reg was removed.  [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/image_boundary_detector.v:40]
WARNING: [Synth 8-6014] Unused sequential element lie_cnt_reg was removed.  [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/image_boundary_detector.v:41]
INFO: [Synth 8-6155] done synthesizing module 'image_boundary_detector' (3#1) [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/image_boundary_detector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'max_domain' (4#1) [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:9]
WARNING: [Synth 8-689] width (1) of port connection 'center_x' does not match port width (10) of module 'max_domain' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'center_y' does not match port width (10) of module 'max_domain' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:100]
WARNING: [Synth 8-5788] Register img_vs_out_reg in module img_pro is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:113]
WARNING: [Synth 8-5788] Register img_clken_out_reg in module img_pro is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:114]
INFO: [Synth 8-6155] done synthesizing module 'img_pro' (5#1) [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v:9]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[7]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[6]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[5]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[4]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[3]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[2]
WARNING: [Synth 8-3331] design max_domain has unconnected port tem_data[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.648 ; gain = 157.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.648 ; gain = 157.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 428.648 ; gain = 157.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-4471] merging register 'out_vsync_d_reg' into 'last_vsync_reg' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:227]
INFO: [Synth 8-4471] merging register 'out_href_d_reg' into 'last_href_reg' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:228]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 428.648 ; gain = 157.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module img_pro 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module rgb2yuv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module im2bw 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module image_boundary_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module max_domain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_max_domain/last_vsync_reg' into 'ins_im2bw/yuv_vsync_d_reg' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:47]
INFO: [Synth 8-4471] merging register 'u_max_domain/out_valid_d_reg' into 'ins_im2bw/yuv_valid_d_reg' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:229]
INFO: [Synth 8-4471] merging register 'u_max_domain/last_href_reg' into 'ins_im2bw/yuv_clken_d_reg' [C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.srcs/sources_1/new/max_domain.v:48]
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_g0_reg[0]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_b0_reg[13]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_b0_reg[14]' (FDC) to 'ins_rgb2yuv/rgb_r0_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_r0_reg[15]' (FDC) to 'ins_rgb2yuv/rgb_b0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ins_rgb2yuv/rgb_b0_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[0]' (FDC) to 'u_max_domain/out_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[1]' (FDC) to 'u_max_domain/out_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[2]' (FDC) to 'u_max_domain/out_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[3]' (FDC) to 'u_max_domain/out_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[4]' (FDC) to 'u_max_domain/out_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[5]' (FDC) to 'u_max_domain/out_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[6]' (FDC) to 'u_max_domain/out_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_max_domain/out_data_reg[7]' (FDC) to 'u_max_domain/out_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_valid_d_reg[1]' (FDC) to 'ins_im2bw/yuv_valid_d_reg'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_clken_d_reg[1]' (FDC) to 'ins_im2bw/yuv_clken_d_reg'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_vsync_d_reg[1]' (FDC) to 'ins_im2bw/yuv_vsync_d_reg'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[0]' (FDC) to 'img_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[1]' (FDC) to 'img_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[2]' (FDC) to 'img_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[3]' (FDC) to 'img_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[4]' (FDC) to 'img_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[5]' (FDC) to 'img_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[6]' (FDC) to 'img_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'img_data_out_reg[7]' (FDC) to 'img_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'ins_rgb2yuv/rgb_valid_d_reg[2]' (FDC) to 'data_valid_out_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 572.305 ; gain = 300.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 572.305 ; gain = 300.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     4|
|4     |LUT2   |    37|
|5     |LUT3   |    35|
|6     |LUT4   |    31|
|7     |LUT5   |    16|
|8     |LUT6   |    44|
|9     |FDCE   |   118|
|10    |FDRE   |    22|
|11    |IBUF   |    29|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   388|
|2     |  ins_im2bw    |im2bw      |     6|
|3     |  ins_rgb2yuv  |rgb2yuv    |   199|
|4     |  u_max_domain |max_domain |   107|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.898 ; gain = 301.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 681.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 681.473 ; gain = 422.973
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 681.473 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/baddog/Desktop/img_sim_fast/img_sim_fast/img_sim/img_sim/img_sim.runs/synth_1/img_pro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file img_pro_utilization_synth.rpt -pb img_pro_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 16:27:27 2024...
