
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.21-s080_1, built Fri Jan 22 11:13:35 PST 2016
Options:	
Date:		Fri Oct 18 14:37:49 2024
Host:		landauer47 (x86_64 w/Linux 6.8.0-47-generic) (24cores*96cpus*Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz 36608KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /apps/eda/cadence/INNOVUS15-21-000/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set _timing_save_restore_compression_mode hybrid
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vgnd
<CMD> set init_lef_file {/apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef
/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef}
<CMD> set init_mmmc_file initial.tcl
<CMD> set init_pwr_net vpwr
<CMD> set init_top_cell user_project_wrapper
<CMD> set init_verilog ../frt_end/syn/netlist/user_project_wrapper.syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set timing_library_write_library_to_directory {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
rc_typical rc_best rc_worst

Loading LEF file /apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef ...

Loading LEF file /apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef ...
Set DBUPerIGU to M1 pitch 340.
**WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130ms_diode_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Oct 18 14:38:34 2024
viaInitial ends at Fri Oct 18 14:38:34 2024
Loading view definition file from initial.tcl
Reading LIBSET_TC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_tt_1.80v_25C.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a2111o_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a2111oi_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a211o_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a211oi_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21bo_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'scs130ms_a21boi_4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21o_1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X' of cell 'scs130ms_a21o_2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 331766 is defined after at least one cell definition. The attribute will be ignored.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
Read 376 cells in library 'scs130ms_tt_1.80v_25C' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.75min, fe_mem=444.0M) ***
*** Begin netlist parsing (mem=444.0M) ***
Created 376 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../frt_end/syn/netlist/user_project_wrapper.syn.v'

*** Memory Usage v#1 (Current mem = 444.004M, initial mem = 147.828M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=444.0M) ***
Set top cell to user_project_wrapper.
Hooked 376 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell user_project_wrapper ...
*** Netlist is unique.
Set DBUPerIGU to techSite unit width 480.
** info: there are 388 modules.
** info: there are 12 stdCell insts.

*** Memory Usage v#1 (Current mem = 483.754M, initial mem = 147.828M) ***
**WARN: (IMPFP-3961):	The techSite 'unithv' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.32 to 0.17.
Adjust met4 preferred direction offset from 0.52 to 0.17.
Adjust met5 preferred direction offset from 1.6 to 0.17.
Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 3 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (EMS-27):	Message (IMPEXT-2773) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Summary of Active RC-Corners : 
 
 Analysis View: AV_TC_RCTYPICAL
    RC-Corner Name        : rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_WC_RCWORST
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_BC_RCBEST
    RC-Corner Name        : rc_best
    RC-Corner Index       : 2
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading LIBSET_WC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_ss_1.44v_-40C.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 323230 is defined after at least one cell definition. The attribute will be ignored.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
Read 376 cells in library 'scs130ms_ss_1.44v_-40C' 
Reading LIBSET_BC timing library '/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lib/scs130ms_ff_1.65v_-40C.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 409896 is defined after at least one cell definition. The attribute will be ignored.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_8'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'scs130ms_decap_4'. The cell will only be used for analysis.
Read 376 cells in library 'scs130ms_ff_1.65v_-40C' 
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_4' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtp_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_4' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrtn_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbp_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbp_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbn_2' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'scs130ms_dlrbn_1' of timing library 'scs130ms_tt_1.80v_25C(LIBSET_TC)' and 'scs130ms_ff_1.65v_-40C(LIBSET_BC)'.
Reading timing constraints file '/users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc' ...
Current (total cpu=0:00:12.7, real=0:00:47.0, peak res=304.7M, current mem=662.9M)
**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 288).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 289).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 290).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_derate command interactively or in a Tcl command script. (File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc, Line 291).

Number of path exceptions in the constraint file = 6
Number of paths exceptions after getting compressed = 2
INFO (CTE): Reading of timing constraints file /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc completed, with 4 WARNING
WARNING (CTE-25): Line: 8 of File /users/staff/elesamj/skywater_digital/smaple_code_coctb/frt_end/syn/netlist/user_project_wrapper.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=321.3M, current mem=678.1M)
Current (total cpu=0:00:12.7, real=0:00:47.0, peak res=321.3M, current mem=678.1M)
Total number of combinational cells: 296
Total number of sequential cells: 68
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers:
Total number of usable buffers: 0
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPTS-419           10  Timing arc(s) mismatch found in cell '%s...
WARNING   IMPEXT-2766         21  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         21  The via resistance between layers %s and...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 55 warning(s), 2 error(s)

<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set init_gnd_net vgnd
<CMD> set init_lef_file {/apps/PDK/skywater/S130/pdk/V2.1.305/TECH/s130.tlef
/apps/PDK/skywater/S130/stdcell/hd_hv_ms/V2.1.200/scs130ms/lef/scs130ms.lef}
<CMD> set init_mmmc_file /home/staff/elesamj/skywater_digital/sk130_digital/bk_end/scrpt/mmmc-2023.tcl
<CMD> set init_pwr_net vpwr
<CMD> set init_top_cell tdc_top_wpr
<CMD> set init_verilog /home/staff/elesamj/skywater_digital/sk130_digital/ft_end/syn/netlist/tdc_top_wr.syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> setViaGenMode -ignore_viarule_enclosure false
Setting -ignore_viarule_enclosure to 0. ViaGen will use enclosures defined in VIARULE GENERATE with precedence.
<CMD> setMaxRouteLayer 4
<CMD> setDesignMode -process 130
Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 130nm process node.
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site unit -s 800 800 10 10 10 10
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 9.860000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Adjust met3 preferred direction offset from 0.32 to 0.17.
Adjust met4 preferred direction offset from 0.52 to 0.17.
Adjust met5 preferred direction offset from 1.6 to 0.17.
Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addEndCap -preCap scs130ms_decap_4 -postCap scs130ms_decap_4 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Estimated cell power/ground rail width = 0.416 um
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 240 pre-endcap <scs130ms_decap_4> cells (prefix ENDCAP).
Inserted 240 post-endcap <scs130ms_decap_4> cells (prefix ENDCAP).
For 480 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> addWellTap -cell scs130ms_tapvpwrvgnd_1 -cellInterval 20 -fixedGap -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 19.680 (microns) as a multiple of cell scs130ms_tapvpwrvgnd_1'sType 'man IMPSP-5134' for more detail.
For 9600 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 9600 well-taps <scs130ms_tapvpwrvgnd_1> cells (prefix WELLTAP).
<CMD> addWellTap -cell scs130ms_tapvpwrvgnd_1 -cellInterval 10 -fixedGap -prefix WELLTAP -area 0 0 20 860 -siteOffset 5

Usage: addWellTap [-help] [-area <box>] [-avoidAbutment] [-cell <string>]
                  [-cellInterval <float>] [-checkerBoard] [-fixedGap]
                  [-inRowOffset <float>] [-incremental <string>]
                  [-powerDomain <name>] [-prefix <prefix>] [-skipRow <integer>]
                  [-startRowNum <integer>] [{-termination_cell <cell_list> -column_cell <cell_list>} [-block_boundary_only flag]] [{-wellCutCell <string>} [-fixCutCell flag]] [-pitch <float> [-pitchOffset <float>]]

**ERROR: (IMPTCM-48):	"-siteOffset" is not a legal option for command "addWellTap". Either the current option or an option prior to it is not specified correctly.

<CMD> clearGlobalNets
<CMD> globalNetConnect vpwr -type pgpin -pin vpwr -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vgnd -type pgpin -pin vgnd -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vpwr -type pgpin -pin vpb -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vgnd -type pgpin -pin vnb -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top li bottom li left met1 right met1} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.1M) ***
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top li bottom li left met1 right met1} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 794.1M) ***
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }

Usage: setAddStripeMode [-help] [-reset]
                        [-allow_jog {none|padcore_ring|block_ring}]
                        [-allow_nonpreferred_dir {none|blockring|corering|padring|stripe}]
                        [-break_at {none|block_ring|selected_block|unassigned_bump|overlap_ringpin|outer_ring|outside_ringmacro|blocks_without_same_net}]
                        [-color_balance {same_color|alternate_color|none}]
                        [-continue_on_no_selection {true|false}]
                        [-detailed_log {true|false}]
                        [-domain_offset_from_core {true|false}]
                        [-extend_to_closest_target {ring|stripe|same_dir_stripe|area_boundary|none}]
                        [-extend_to_first_ring {true|false}]
                        [-ignore_block_check {true|false}]
                        [-ignore_blockring_when_breaking {true|false}]
                        [-ignore_DRC {true|false}]
                        [-ignore_nondefault_domains {true|false}]
                        [-inside_cell_only {true|false}]
                        [-max_extension_distance <value>]
                        [-max_via_size {shape width% height% target_penetration%}]
                        [-merge_with_all_layers {true|false}]
                        [-offset_from_core {true|false}]
                        [-optimize_stripe_for_routing_track {shift|none}]
                        [-orthogonal_offset {edge1 offset_value ...}]
                        [-orthogonal_only {true|false}]
                        [-over_row_extension {true|false}]
                        [-partial_set_thru_domain {true|false}]
                        [-recommend_width <file_name>]
                        [-remove_floating_stripe_over_block {true|false}]
                        [-remove_stripe_under_ring {true|false}]
                        [-respect_signal_routes {true|false}]
                        [-route_over_rows_only {true|false}]
                        [-rows_without_stripes_only {true|false}]
                        [-same_sized_stack_vias {true|false}]
                        [-skip_via_on_pin {pad|block|cover|standardcell}]
                        [-skip_via_on_wire_shape {blockring|stripe|followpin|corewire|blockwire|iowire|padring|ring|fillwire|noshape}]
                        [-spacing_from_block <value>]
                        [-split_long_via {threshold step offset height}]
                        [-split_vias {true|false}] [-split_wire_spacing <value>]
                        [-split_wire_weight <integer_0_to_10>]
                        [-split_wire_width <value>]
                        [-stacked_via_bottom_layer <layerName>]
                        [-stacked_via_top_layer <layerName>]
                        [-stop_at_closest_target {none|block_ring|core_ring|stripe}]
                        [-stop_at_last_wire_for_area {true|false}]
                        [-stripe_min_length <value>] [-stripe_min_width <value>]
                        [-switch_cellname <cellname>]
                        [-switch_layer_overlap_length <value>]
                        [-trim_antenna_back_to_shape {none|block_ring|core_ring|pad_ring|stripe}]
                        [-trim_antenna_max_distance <value>]
                        [-trim_stripe {none|design_boundary|core_boundary}]
                        [-use_exact_spacing {true|false}]
                        [-use_point2point_router {true|false}]
                        [-use_stripe_width {true|false}]
                        [-via_using_exact_crossover_size {true|false}]

**ERROR: (IMPTCM-48):	"-spacing_type" is not a legal option for command "setAddStripeMode". Either the current option or an option prior to it is not specified correctly.

<CMD> addStripe -nets {vgnd vpwr} -layer met2 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit rdl -padcore_ring_bottom_layer_limit li -block_ring_top_layer_limit rdl -block_ring_bottom_layer_limit li -use_wire_group 0 -snap_wire_center_to_grid None

**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (9.860 9.860) (11.780 13.435) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_2' was increased to (807.620 9.860) (809.540 13.435) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (9.860 13.190) (11.780 16.765) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_4' was increased to (807.620 13.190) (809.540 16.765) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (9.860 16.520) (11.780 20.095) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_6' was increased to (807.620 16.520) (809.540 20.095) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (9.860 19.850) (11.780 23.425) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_8' was increased to (807.620 19.850) (809.540 23.425) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (9.860 23.180) (11.780 26.755) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_10' was increased to (807.620 23.180) (809.540 26.755) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (9.860 26.510) (11.780 30.085) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_12' was increased to (807.620 26.510) (809.540 30.085) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (9.860 29.840) (11.780 33.415) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_14' was increased to (807.620 29.840) (809.540 33.415) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (9.860 33.170) (11.780 36.745) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_16' was increased to (807.620 33.170) (809.540 36.745) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (9.860 36.500) (11.780 40.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_18' was increased to (807.620 36.500) (809.540 40.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (9.860 39.830) (11.780 43.405) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_20' was increased to (807.620 39.830) (809.540 43.405) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 14 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 798.1M) ***
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer rdl -stacked_via_bottom_layer li -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }

Usage: setAddStripeMode [-help] [-reset]
                        [-allow_jog {none|padcore_ring|block_ring}]
                        [-allow_nonpreferred_dir {none|blockring|corering|padring|stripe}]
                        [-break_at {none|block_ring|selected_block|unassigned_bump|overlap_ringpin|outer_ring|outside_ringmacro|blocks_without_same_net}]
                        [-color_balance {same_color|alternate_color|none}]
                        [-continue_on_no_selection {true|false}]
                        [-detailed_log {true|false}]
                        [-domain_offset_from_core {true|false}]
                        [-extend_to_closest_target {ring|stripe|same_dir_stripe|area_boundary|none}]
                        [-extend_to_first_ring {true|false}]
                        [-ignore_block_check {true|false}]
                        [-ignore_blockring_when_breaking {true|false}]
                        [-ignore_DRC {true|false}]
                        [-ignore_nondefault_domains {true|false}]
                        [-inside_cell_only {true|false}]
                        [-max_extension_distance <value>]
                        [-max_via_size {shape width% height% target_penetration%}]
                        [-merge_with_all_layers {true|false}]
                        [-offset_from_core {true|false}]
                        [-optimize_stripe_for_routing_track {shift|none}]
                        [-orthogonal_offset {edge1 offset_value ...}]
                        [-orthogonal_only {true|false}]
                        [-over_row_extension {true|false}]
                        [-partial_set_thru_domain {true|false}]
                        [-recommend_width <file_name>]
                        [-remove_floating_stripe_over_block {true|false}]
                        [-remove_stripe_under_ring {true|false}]
                        [-respect_signal_routes {true|false}]
                        [-route_over_rows_only {true|false}]
                        [-rows_without_stripes_only {true|false}]
                        [-same_sized_stack_vias {true|false}]
                        [-skip_via_on_pin {pad|block|cover|standardcell}]
                        [-skip_via_on_wire_shape {blockring|stripe|followpin|corewire|blockwire|iowire|padring|ring|fillwire|noshape}]
                        [-spacing_from_block <value>]
                        [-split_long_via {threshold step offset height}]
                        [-split_vias {true|false}] [-split_wire_spacing <value>]
                        [-split_wire_weight <integer_0_to_10>]
                        [-split_wire_width <value>]
                        [-stacked_via_bottom_layer <layerName>]
                        [-stacked_via_top_layer <layerName>]
                        [-stop_at_closest_target {none|block_ring|core_ring|stripe}]
                        [-stop_at_last_wire_for_area {true|false}]
                        [-stripe_min_length <value>] [-stripe_min_width <value>]
                        [-switch_cellname <cellname>]
                        [-switch_layer_overlap_length <value>]
                        [-trim_antenna_back_to_shape {none|block_ring|core_ring|pad_ring|stripe}]
                        [-trim_antenna_max_distance <value>]
                        [-trim_stripe {none|design_boundary|core_boundary}]
                        [-use_exact_spacing {true|false}]
                        [-use_point2point_router {true|false}]
                        [-use_stripe_width {true|false}]
                        [-via_using_exact_crossover_size {true|false}]

**ERROR: (IMPTCM-48):	"-spacing_type" is not a legal option for command "setAddStripeMode". Either the current option or an option prior to it is not specified correctly.

<CMD> addStripe -nets {vgnd vpwr} -layer met3 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit rdl -padcore_ring_bottom_layer_limit li -block_ring_top_layer_limit rdl -block_ring_bottom_layer_limit li -use_wire_group 0 -snap_wire_center_to_grid None

**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (9.860 9.860) (11.780 13.435) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_2' was increased to (807.620 9.860) (809.540 13.435) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (9.860 13.190) (11.780 16.765) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_4' was increased to (807.620 13.190) (809.540 16.765) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (9.860 16.520) (11.780 20.095) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_6' was increased to (807.620 16.520) (809.540 20.095) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (9.860 19.850) (11.780 23.425) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_8' was increased to (807.620 19.850) (809.540 23.425) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (9.860 23.180) (11.780 26.755) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_10' was increased to (807.620 23.180) (809.540 26.755) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_11' was increased to (9.860 26.510) (11.780 30.085) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_12' was increased to (807.620 26.510) (809.540 30.085) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (9.860 29.840) (11.780 33.415) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_14' was increased to (807.620 29.840) (809.540 33.415) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_15' was increased to (9.860 33.170) (11.780 36.745) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_16' was increased to (807.620 33.170) (809.540 36.745) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (9.860 36.500) (11.780 40.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_18' was increased to (807.620 36.500) (809.540 40.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_19' was increased to (9.860 39.830) (11.780 43.405) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_20' was increased to (807.620 39.830) (809.540 43.405) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 14 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 798.1M) ***
<CMD> setSrouteMode -viaConnectToShape { padring ring stripe blockring blockpin noshape blockwire corewire followpin iowire noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { li(1) rdl(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { li(1) rdl(7) } -nets { vpwr vgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { li(1) rdl(7) }
*** Begin SPECIAL ROUTE on Fri Oct 18 14:39:55 2024 ***
SPECIAL ROUTE ran on directory: /users/staff/elesamj/skywater_digital/smaple_code_coctb/bck_end
SPECIAL ROUTE ran on machine: landauer47 (Linux 6.8.0-47-generic Xeon 1000Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vpwr vgnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 7
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "coverpin"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1360.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 387 macros, 10 used
Read in 10087 components
  10087 core components: 7 unplaced, 0 placed, 10080 fixed
Read in 645 logical pins
Read in 455 nets
Read in 2 special nets, 2 routed
Read in 21148 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vpwr. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vpwr. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vgnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 482
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 241
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1380.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Oct 18 14:39:55 2024
The viaGen is rebuilding shadow vias for net vgnd.
sroute post-processing ends at Fri Oct 18 14:39:56 2024

sroute post-processing starts at Fri Oct 18 14:39:56 2024
The viaGen is rebuilding shadow vias for net vpwr.
sroute post-processing ends at Fri Oct 18 14:39:56 2024
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 20.30 megs
sroute: Total Peak Memory used = 818.37 megs
<CMD> setSrouteMode -viaConnectToShape { padring ring stripe blockring blockpin noshape blockwire corewire followpin iowire noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { li(1) rdl(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { li(1) rdl(7) } -nets { vpwr vgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { li(1) rdl(7) }
*** Begin SPECIAL ROUTE on Fri Oct 18 14:39:56 2024 ***
SPECIAL ROUTE ran on directory: /users/staff/elesamj/skywater_digital/smaple_code_coctb/bck_end
SPECIAL ROUTE ran on machine: landauer47 (Linux 6.8.0-47-generic Xeon 1000Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vpwr vgnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 7
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "coverpin"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1380.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 387 macros, 10 used
Read in 10087 components
  10087 core components: 7 unplaced, 0 placed, 10080 fixed
Read in 645 logical pins
Read in 455 nets
Read in 2 special nets, 2 routed
Read in 21148 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vpwr. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vpwr. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vgnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1382.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 42 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 818.37 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 5 -start 0.0 0.0 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 4.42 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 5 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0830] required on layer [2]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 5.1 -start 0.17 819.74 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.42 -pin {{io_in[0]} {io_in[1]} {io_in[2]} {io_in[3]} {io_in[4]} {io_in[5]} {io_in[6]} {io_in[7]} {io_in[8]} {io_in[9]} {io_in[10]} {io_in[11]} {io_in[12]} {io_in[13]} {io_in[14]} {io_in[15]} {io_in[16]} {io_in[17]} {io_in[18]} {io_in[19]} {io_in[20]} {io_in[21]} {io_in[22]} {io_in[23]} {io_in[24]} {io_in[25]} {io_in[26]} {io_in[27]} {io_in[28]} {io_in[29]} {io_in[30]} {io_in[31]} {io_in[32]} {io_in[33]} {io_in[34]} {io_in[35]} {io_in[36]} {io_in[37]}}
Successfully spread [38] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.08 -pin {{io_oeb[0]} {io_oeb[1]} {io_oeb[2]} {io_oeb[3]} {io_oeb[4]} {io_oeb[5]} {io_oeb[6]} {io_oeb[7]} {io_oeb[8]} {io_oeb[9]} {io_oeb[10]} {io_oeb[11]} {io_oeb[12]} {io_oeb[13]} {io_oeb[14]} {io_oeb[15]} {io_oeb[16]} {io_oeb[17]} {io_oeb[18]} {io_oeb[19]} {io_oeb[20]} {io_oeb[21]} {io_oeb[22]} {io_oeb[23]} {io_oeb[24]} {io_oeb[25]} {io_oeb[26]} {io_oeb[27]} {io_oeb[28]} {io_oeb[29]} {io_oeb[30]} {io_oeb[31]} {io_oeb[32]} {io_oeb[33]} {io_oeb[34]} {io_oeb[35]} {io_oeb[36]} {io_oeb[37]}}
Successfully spread [38] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 4.08 -pin {{io_out[0]} {io_out[1]} {io_out[2]} {io_out[3]} {io_out[4]} {io_out[5]} {io_out[6]} {io_out[7]} {io_out[8]} {io_out[9]} {io_out[10]} {io_out[11]} {io_out[12]} {io_out[13]} {io_out[14]} {io_out[15]} {io_out[16]} {io_out[17]} {io_out[18]} {io_out[19]} {io_out[20]} {io_out[21]} {io_out[22]} {io_out[23]} {io_out[24]} {io_out[25]} {io_out[26]} {io_out[27]} {io_out[28]} {io_out[29]} {io_out[30]} {io_out[31]} {io_out[32]} {io_out[33]} {io_out[34]} {io_out[35]} {io_out[36]} {io_out[37]}}
Successfully spread [38] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 820.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 3.74 -start 0.0 0.0 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
**ERROR: (IMPPTN-971):	Selected region for spreading the selected [128] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
Selected [128] pin for spreading. Could not spread (128 out of 128) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  la_data_in[0]
  la_data_in[1]
  la_data_in[2]
  la_data_in[3]
  la_data_in[4]
  la_data_in[5]
  la_data_in[6]
  la_data_in[7]
  la_data_in[8]
  la_data_in[9]
  la_data_in[10]
  la_data_in[11]
  la_data_in[12]
  la_data_in[13]
  la_data_in[14]
  la_data_in[15]
  la_data_in[16]
  la_data_in[17]
  la_data_in[18]
  la_data_in[19]
  la_data_in[20]
  la_data_in[21]
  la_data_in[22]
  la_data_in[23]
  la_data_in[24]
  la_data_in[25]
  la_data_in[26]
  la_data_in[27]
  la_data_in[28]
  la_data_in[29]
  la_data_in[30]
  la_data_in[31]
  la_data_in[32]
  la_data_in[33]
  la_data_in[34]
  la_data_in[35]
  la_data_in[36]
  la_data_in[37]
  la_data_in[38]
  la_data_in[39]
  la_data_in[40]
  la_data_in[41]
  la_data_in[42]
  la_data_in[43]
  la_data_in[44]
  la_data_in[45]
  la_data_in[46]
  la_data_in[47]
  la_data_in[48]
  la_data_in[49]
  la_data_in[50]
  la_data_in[51]
  la_data_in[52]
  la_data_in[53]
  la_data_in[54]
  la_data_in[55]
  la_data_in[56]
  la_data_in[57]
  la_data_in[58]
  la_data_in[59]
  la_data_in[60]
  la_data_in[61]
  la_data_in[62]
  la_data_in[63]
  la_data_in[64]
  la_data_in[65]
  la_data_in[66]
  la_data_in[67]
  la_data_in[68]
  la_data_in[69]
  la_data_in[70]
  la_data_in[71]
  la_data_in[72]
  la_data_in[73]
  la_data_in[74]
  la_data_in[75]
  la_data_in[76]
  la_data_in[77]
  la_data_in[78]
  la_data_in[79]
  la_data_in[80]
  la_data_in[81]
  la_data_in[82]
  la_data_in[83]
  la_data_in[84]
  la_data_in[85]
  la_data_in[86]
  la_data_in[87]
  la_data_in[88]
  la_data_in[89]
  la_data_in[90]
  la_data_in[91]
  la_data_in[92]
  la_data_in[93]
  la_data_in[94]
  la_data_in[95]
  la_data_in[96]
  la_data_in[97]
  la_data_in[98]
  la_data_in[99]
  la_data_in[100]
  la_data_in[101]
  la_data_in[102]
  la_data_in[103]
  la_data_in[104]
  la_data_in[105]
  la_data_in[106]
  la_data_in[107]
  la_data_in[108]
  la_data_in[109]
  la_data_in[110]
  la_data_in[111]
  la_data_in[112]
  la_data_in[113]
  la_data_in[114]
  la_data_in[115]
  la_data_in[116]
  la_data_in[117]
  la_data_in[118]
  la_data_in[119]
  la_data_in[120]
  la_data_in[121]
  la_data_in[122]
  la_data_in[123]
  la_data_in[124]
  la_data_in[125]
  la_data_in[126]
  la_data_in[127]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 822.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1 -start 0.0 0.0 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 823.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType start -spacing 1 -start 0.0 0.0 -pin {{la_data_out[0]} {la_data_out[1]} {la_data_out[2]} {la_data_out[3]} {la_data_out[4]} {la_data_out[5]} {la_data_out[6]} {la_data_out[7]} {la_data_out[8]} {la_data_out[9]} {la_data_out[10]} {la_data_out[11]} {la_data_out[12]} {la_data_out[13]} {la_data_out[14]} {la_data_out[15]} {la_data_out[16]} {la_data_out[17]} {la_data_out[18]} {la_data_out[19]} {la_data_out[20]} {la_data_out[21]} {la_data_out[22]} {la_data_out[23]} {la_data_out[24]} {la_data_out[25]} {la_data_out[26]} {la_data_out[27]} {la_data_out[28]} {la_data_out[29]} {la_data_out[30]} {la_data_out[31]} {la_data_out[32]} {la_data_out[33]} {la_data_out[34]} {la_data_out[35]} {la_data_out[36]} {la_data_out[37]} {la_data_out[38]} {la_data_out[39]} {la_data_out[40]} {la_data_out[41]} {la_data_out[42]} {la_data_out[43]} {la_data_out[44]} {la_data_out[45]} {la_data_out[46]} {la_data_out[47]} {la_data_out[48]} {la_data_out[49]} {la_data_out[50]} {la_data_out[51]} {la_data_out[52]} {la_data_out[53]} {la_data_out[54]} {la_data_out[55]} {la_data_out[56]} {la_data_out[57]} {la_data_out[58]} {la_data_out[59]} {la_data_out[60]} {la_data_out[61]} {la_data_out[62]} {la_data_out[63]} {la_data_out[64]} {la_data_out[65]} {la_data_out[66]} {la_data_out[67]} {la_data_out[68]} {la_data_out[69]} {la_data_out[70]} {la_data_out[71]} {la_data_out[72]} {la_data_out[73]} {la_data_out[74]} {la_data_out[75]} {la_data_out[76]} {la_data_out[77]} {la_data_out[78]} {la_data_out[79]} {la_data_out[80]} {la_data_out[81]} {la_data_out[82]} {la_data_out[83]} {la_data_out[84]} {la_data_out[85]} {la_data_out[86]} {la_data_out[87]} {la_data_out[88]} {la_data_out[89]} {la_data_out[90]} {la_data_out[91]} {la_data_out[92]} {la_data_out[93]} {la_data_out[94]} {la_data_out[95]} {la_data_out[96]} {la_data_out[97]} {la_data_out[98]} {la_data_out[99]} {la_data_out[100]} {la_data_out[101]} {la_data_out[102]} {la_data_out[103]} {la_data_out[104]} {la_data_out[105]} {la_data_out[106]} {la_data_out[107]} {la_data_out[108]} {la_data_out[109]} {la_data_out[110]} {la_data_out[111]} {la_data_out[112]} {la_data_out[113]} {la_data_out[114]} {la_data_out[115]} {la_data_out[116]} {la_data_out[117]} {la_data_out[118]} {la_data_out[119]} {la_data_out[120]} {la_data_out[121]} {la_data_out[122]} {la_data_out[123]} {la_data_out[124]} {la_data_out[125]} {la_data_out[126]} {la_data_out[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 1.02 -start 819.74 819.57 -pin {{la_data_out[0]} {la_data_out[1]} {la_data_out[2]} {la_data_out[3]} {la_data_out[4]} {la_data_out[5]} {la_data_out[6]} {la_data_out[7]} {la_data_out[8]} {la_data_out[9]} {la_data_out[10]} {la_data_out[11]} {la_data_out[12]} {la_data_out[13]} {la_data_out[14]} {la_data_out[15]} {la_data_out[16]} {la_data_out[17]} {la_data_out[18]} {la_data_out[19]} {la_data_out[20]} {la_data_out[21]} {la_data_out[22]} {la_data_out[23]} {la_data_out[24]} {la_data_out[25]} {la_data_out[26]} {la_data_out[27]} {la_data_out[28]} {la_data_out[29]} {la_data_out[30]} {la_data_out[31]} {la_data_out[32]} {la_data_out[33]} {la_data_out[34]} {la_data_out[35]} {la_data_out[36]} {la_data_out[37]} {la_data_out[38]} {la_data_out[39]} {la_data_out[40]} {la_data_out[41]} {la_data_out[42]} {la_data_out[43]} {la_data_out[44]} {la_data_out[45]} {la_data_out[46]} {la_data_out[47]} {la_data_out[48]} {la_data_out[49]} {la_data_out[50]} {la_data_out[51]} {la_data_out[52]} {la_data_out[53]} {la_data_out[54]} {la_data_out[55]} {la_data_out[56]} {la_data_out[57]} {la_data_out[58]} {la_data_out[59]} {la_data_out[60]} {la_data_out[61]} {la_data_out[62]} {la_data_out[63]} {la_data_out[64]} {la_data_out[65]} {la_data_out[66]} {la_data_out[67]} {la_data_out[68]} {la_data_out[69]} {la_data_out[70]} {la_data_out[71]} {la_data_out[72]} {la_data_out[73]} {la_data_out[74]} {la_data_out[75]} {la_data_out[76]} {la_data_out[77]} {la_data_out[78]} {la_data_out[79]} {la_data_out[80]} {la_data_out[81]} {la_data_out[82]} {la_data_out[83]} {la_data_out[84]} {la_data_out[85]} {la_data_out[86]} {la_data_out[87]} {la_data_out[88]} {la_data_out[89]} {la_data_out[90]} {la_data_out[91]} {la_data_out[92]} {la_data_out[93]} {la_data_out[94]} {la_data_out[95]} {la_data_out[96]} {la_data_out[97]} {la_data_out[98]} {la_data_out[99]} {la_data_out[100]} {la_data_out[101]} {la_data_out[102]} {la_data_out[103]} {la_data_out[104]} {la_data_out[105]} {la_data_out[106]} {la_data_out[107]} {la_data_out[108]} {la_data_out[109]} {la_data_out[110]} {la_data_out[111]} {la_data_out[112]} {la_data_out[113]} {la_data_out[114]} {la_data_out[115]} {la_data_out[116]} {la_data_out[117]} {la_data_out[118]} {la_data_out[119]} {la_data_out[120]} {la_data_out[121]} {la_data_out[122]} {la_data_out[123]} {la_data_out[124]} {la_data_out[125]} {la_data_out[126]} {la_data_out[127]}}
**WARN: (IMPPTN-1027):	Pin [la_data_out[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_out[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.02 -start 0.0 0.17 -pin {{la_data_in[0]} {la_data_in[1]} {la_data_in[2]} {la_data_in[3]} {la_data_in[4]} {la_data_in[5]} {la_data_in[6]} {la_data_in[7]} {la_data_in[8]} {la_data_in[9]} {la_data_in[10]} {la_data_in[11]} {la_data_in[12]} {la_data_in[13]} {la_data_in[14]} {la_data_in[15]} {la_data_in[16]} {la_data_in[17]} {la_data_in[18]} {la_data_in[19]} {la_data_in[20]} {la_data_in[21]} {la_data_in[22]} {la_data_in[23]} {la_data_in[24]} {la_data_in[25]} {la_data_in[26]} {la_data_in[27]} {la_data_in[28]} {la_data_in[29]} {la_data_in[30]} {la_data_in[31]} {la_data_in[32]} {la_data_in[33]} {la_data_in[34]} {la_data_in[35]} {la_data_in[36]} {la_data_in[37]} {la_data_in[38]} {la_data_in[39]} {la_data_in[40]} {la_data_in[41]} {la_data_in[42]} {la_data_in[43]} {la_data_in[44]} {la_data_in[45]} {la_data_in[46]} {la_data_in[47]} {la_data_in[48]} {la_data_in[49]} {la_data_in[50]} {la_data_in[51]} {la_data_in[52]} {la_data_in[53]} {la_data_in[54]} {la_data_in[55]} {la_data_in[56]} {la_data_in[57]} {la_data_in[58]} {la_data_in[59]} {la_data_in[60]} {la_data_in[61]} {la_data_in[62]} {la_data_in[63]} {la_data_in[64]} {la_data_in[65]} {la_data_in[66]} {la_data_in[67]} {la_data_in[68]} {la_data_in[69]} {la_data_in[70]} {la_data_in[71]} {la_data_in[72]} {la_data_in[73]} {la_data_in[74]} {la_data_in[75]} {la_data_in[76]} {la_data_in[77]} {la_data_in[78]} {la_data_in[79]} {la_data_in[80]} {la_data_in[81]} {la_data_in[82]} {la_data_in[83]} {la_data_in[84]} {la_data_in[85]} {la_data_in[86]} {la_data_in[87]} {la_data_in[88]} {la_data_in[89]} {la_data_in[90]} {la_data_in[91]} {la_data_in[92]} {la_data_in[93]} {la_data_in[94]} {la_data_in[95]} {la_data_in[96]} {la_data_in[97]} {la_data_in[98]} {la_data_in[99]} {la_data_in[100]} {la_data_in[101]} {la_data_in[102]} {la_data_in[103]} {la_data_in[104]} {la_data_in[105]} {la_data_in[106]} {la_data_in[107]} {la_data_in[108]} {la_data_in[109]} {la_data_in[110]} {la_data_in[111]} {la_data_in[112]} {la_data_in[113]} {la_data_in[114]} {la_data_in[115]} {la_data_in[116]} {la_data_in[117]} {la_data_in[118]} {la_data_in[119]} {la_data_in[120]} {la_data_in[121]} {la_data_in[122]} {la_data_in[123]} {la_data_in[124]} {la_data_in[125]} {la_data_in[126]} {la_data_in[127]}}
**WARN: (IMPPTN-1027):	Pin [la_data_in[0]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[1]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[2]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[3]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [la_data_in[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing -1.02 -pin {{la_oenb[0]} {la_oenb[1]} {la_oenb[2]} {la_oenb[3]} {la_oenb[4]} {la_oenb[5]} {la_oenb[6]} {la_oenb[7]} {la_oenb[8]} {la_oenb[9]} {la_oenb[10]} {la_oenb[11]} {la_oenb[12]} {la_oenb[13]} {la_oenb[14]} {la_oenb[15]} {la_oenb[16]} {la_oenb[17]} {la_oenb[18]} {la_oenb[19]} {la_oenb[20]} {la_oenb[21]} {la_oenb[22]} {la_oenb[23]} {la_oenb[24]} {la_oenb[25]} {la_oenb[26]} {la_oenb[27]} {la_oenb[28]} {la_oenb[29]} {la_oenb[30]} {la_oenb[31]} {la_oenb[32]} {la_oenb[33]} {la_oenb[34]} {la_oenb[35]} {la_oenb[36]} {la_oenb[37]} {la_oenb[38]} {la_oenb[39]} {la_oenb[40]} {la_oenb[41]} {la_oenb[42]} {la_oenb[43]} {la_oenb[44]} {la_oenb[45]} {la_oenb[46]} {la_oenb[47]} {la_oenb[48]} {la_oenb[49]} {la_oenb[50]} {la_oenb[51]} {la_oenb[52]} {la_oenb[53]} {la_oenb[54]} {la_oenb[55]} {la_oenb[56]} {la_oenb[57]} {la_oenb[58]} {la_oenb[59]} {la_oenb[60]} {la_oenb[61]} {la_oenb[62]} {la_oenb[63]} {la_oenb[64]} {la_oenb[65]} {la_oenb[66]} {la_oenb[67]} {la_oenb[68]} {la_oenb[69]} {la_oenb[70]} {la_oenb[71]} {la_oenb[72]} {la_oenb[73]} {la_oenb[74]} {la_oenb[75]} {la_oenb[76]} {la_oenb[77]} {la_oenb[78]} {la_oenb[79]} {la_oenb[80]} {la_oenb[81]} {la_oenb[82]} {la_oenb[83]} {la_oenb[84]} {la_oenb[85]} {la_oenb[86]} {la_oenb[87]} {la_oenb[88]} {la_oenb[89]} {la_oenb[90]} {la_oenb[91]} {la_oenb[92]} {la_oenb[93]} {la_oenb[94]} {la_oenb[95]} {la_oenb[96]} {la_oenb[97]} {la_oenb[98]} {la_oenb[99]} {la_oenb[100]} {la_oenb[101]} {la_oenb[102]} {la_oenb[103]} {la_oenb[104]} {la_oenb[105]} {la_oenb[106]} {la_oenb[107]} {la_oenb[108]} {la_oenb[109]} {la_oenb[110]} {la_oenb[111]} {la_oenb[112]} {la_oenb[113]} {la_oenb[114]} {la_oenb[115]} {la_oenb[116]} {la_oenb[117]} {la_oenb[118]} {la_oenb[119]} {la_oenb[120]} {la_oenb[121]} {la_oenb[122]} {la_oenb[123]} {la_oenb[124]} {la_oenb[125]} {la_oenb[126]} {la_oenb[127]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 3 -spreadType side -pin {{la_oenb[0]} {la_oenb[1]} {la_oenb[2]} {la_oenb[3]} {la_oenb[4]} {la_oenb[5]} {la_oenb[6]} {la_oenb[7]} {la_oenb[8]} {la_oenb[9]} {la_oenb[10]} {la_oenb[11]} {la_oenb[12]} {la_oenb[13]} {la_oenb[14]} {la_oenb[15]} {la_oenb[16]} {la_oenb[17]} {la_oenb[18]} {la_oenb[19]} {la_oenb[20]} {la_oenb[21]} {la_oenb[22]} {la_oenb[23]} {la_oenb[24]} {la_oenb[25]} {la_oenb[26]} {la_oenb[27]} {la_oenb[28]} {la_oenb[29]} {la_oenb[30]} {la_oenb[31]} {la_oenb[32]} {la_oenb[33]} {la_oenb[34]} {la_oenb[35]} {la_oenb[36]} {la_oenb[37]} {la_oenb[38]} {la_oenb[39]} {la_oenb[40]} {la_oenb[41]} {la_oenb[42]} {la_oenb[43]} {la_oenb[44]} {la_oenb[45]} {la_oenb[46]} {la_oenb[47]} {la_oenb[48]} {la_oenb[49]} {la_oenb[50]} {la_oenb[51]} {la_oenb[52]} {la_oenb[53]} {la_oenb[54]} {la_oenb[55]} {la_oenb[56]} {la_oenb[57]} {la_oenb[58]} {la_oenb[59]} {la_oenb[60]} {la_oenb[61]} {la_oenb[62]} {la_oenb[63]} {la_oenb[64]} {la_oenb[65]} {la_oenb[66]} {la_oenb[67]} {la_oenb[68]} {la_oenb[69]} {la_oenb[70]} {la_oenb[71]} {la_oenb[72]} {la_oenb[73]} {la_oenb[74]} {la_oenb[75]} {la_oenb[76]} {la_oenb[77]} {la_oenb[78]} {la_oenb[79]} {la_oenb[80]} {la_oenb[81]} {la_oenb[82]} {la_oenb[83]} {la_oenb[84]} {la_oenb[85]} {la_oenb[86]} {la_oenb[87]} {la_oenb[88]} {la_oenb[89]} {la_oenb[90]} {la_oenb[91]} {la_oenb[92]} {la_oenb[93]} {la_oenb[94]} {la_oenb[95]} {la_oenb[96]} {la_oenb[97]} {la_oenb[98]} {la_oenb[99]} {la_oenb[100]} {la_oenb[101]} {la_oenb[102]} {la_oenb[103]} {la_oenb[104]} {la_oenb[105]} {la_oenb[106]} {la_oenb[107]} {la_oenb[108]} {la_oenb[109]} {la_oenb[110]} {la_oenb[111]} {la_oenb[112]} {la_oenb[113]} {la_oenb[114]} {la_oenb[115]} {la_oenb[116]} {la_oenb[117]} {la_oenb[118]} {la_oenb[119]} {la_oenb[120]} {la_oenb[121]} {la_oenb[122]} {la_oenb[123]} {la_oenb[124]} {la_oenb[125]} {la_oenb[126]} {la_oenb[127]}}
Successfully spread [128] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 824.6M).
**ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 34 -start 0.0 0.0 -pin user_clock2
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 40 -start 0.0 0.0 -pin {{user_irq[0]} {user_irq[1]} {user_irq[2]}}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 10 -start 0.0 0.0 -pin vccd1
**ERROR: (IMPPTN-971):	Selected region for spreading the selected [1] pins is not sufficient to spread all the pins. Ensure that the space on the specified region is enough to spread the pins uniformly.
Selected [1] pin for spreading. Could not spread (1 out of 1) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pin is not spread:
  vccd1
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 100 -start 0.0 0.0 -pin vccd1
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 110 -start 0.0 0.0 -pin vccd2
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 120 -start 0.0 0.0 -pin vdda1
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 130 -start 0.0 0.0 -pin vdda2
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 140 -start 0.0 0.0 -pin vssa1
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 150 -start 0.0 0.0 -pin vssa2
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 160 -start 0.0 0.0 -pin vssd1
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 170 -start 0.0 0.0 -pin vssd2
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 200 -start 0.0 0.0 -pin wb_clk_i
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 205 -start 0.0 0.0 -pin wb_rst_i
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 210 -start 0.0 0.0 -pin wbs_ack_o
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 215 -start 0.0 0.0 -pin {{wbs_adr_i[0]} {wbs_adr_i[1]} {wbs_adr_i[2]} {wbs_adr_i[3]} {wbs_adr_i[4]} {wbs_adr_i[5]} {wbs_adr_i[6]} {wbs_adr_i[7]} {wbs_adr_i[8]} {wbs_adr_i[9]} {wbs_adr_i[10]} {wbs_adr_i[11]} {wbs_adr_i[12]} {wbs_adr_i[13]} {wbs_adr_i[14]} {wbs_adr_i[15]} {wbs_adr_i[16]} {wbs_adr_i[17]} {wbs_adr_i[18]} {wbs_adr_i[19]} {wbs_adr_i[20]} {wbs_adr_i[21]} {wbs_adr_i[22]} {wbs_adr_i[23]} {wbs_adr_i[24]} {wbs_adr_i[25]} {wbs_adr_i[26]} {wbs_adr_i[27]} {wbs_adr_i[28]} {wbs_adr_i[29]} {wbs_adr_i[30]} {wbs_adr_i[31]}}
Selected [32] pin for spreading. Could not spread (27 out of 32) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  wbs_adr_i[5]
  wbs_adr_i[6]
  wbs_adr_i[7]
  wbs_adr_i[8]
  wbs_adr_i[9]
  wbs_adr_i[10]
  wbs_adr_i[11]
  wbs_adr_i[12]
  wbs_adr_i[13]
  wbs_adr_i[14]
  wbs_adr_i[15]
  wbs_adr_i[16]
  wbs_adr_i[17]
  wbs_adr_i[18]
  wbs_adr_i[19]
  wbs_adr_i[20]
  wbs_adr_i[21]
  wbs_adr_i[22]
  wbs_adr_i[23]
  wbs_adr_i[24]
  wbs_adr_i[25]
  wbs_adr_i[26]
  wbs_adr_i[27]
  wbs_adr_i[28]
  wbs_adr_i[29]
  wbs_adr_i[30]
  wbs_adr_i[31]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_adr_i[0]} {wbs_adr_i[1]} {wbs_adr_i[2]} {wbs_adr_i[3]} {wbs_adr_i[4]} {wbs_adr_i[5]} {wbs_adr_i[6]} {wbs_adr_i[7]} {wbs_adr_i[8]} {wbs_adr_i[9]} {wbs_adr_i[10]} {wbs_adr_i[11]} {wbs_adr_i[12]} {wbs_adr_i[13]} {wbs_adr_i[14]} {wbs_adr_i[15]} {wbs_adr_i[16]} {wbs_adr_i[17]} {wbs_adr_i[18]} {wbs_adr_i[19]} {wbs_adr_i[20]} {wbs_adr_i[21]} {wbs_adr_i[22]} {wbs_adr_i[23]} {wbs_adr_i[24]} {wbs_adr_i[25]} {wbs_adr_i[26]} {wbs_adr_i[27]} {wbs_adr_i[28]} {wbs_adr_i[29]} {wbs_adr_i[30]} {wbs_adr_i[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
**ERROR: (IMPSYT-16269):	Need to specify 'start location'.
**ERROR: (IMPSYT-16269):	Need to specify 'start location'.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 230 -offsetStart 50 -pin wbs_cyc_i
**ERROR: (IMPPTN-3071):	Option -edge is required with option -offsetStart and -offsetEnd. Specify -edge option and run the command again.
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell user_project_wrapper -pin wbs_cyc_i -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 50 -pin wbs_cyc_i
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_dat_i[0]} {wbs_dat_i[1]} {wbs_dat_i[2]} {wbs_dat_i[3]} {wbs_dat_i[4]} {wbs_dat_i[5]} {wbs_dat_i[6]} {wbs_dat_i[7]} {wbs_dat_i[8]} {wbs_dat_i[9]} {wbs_dat_i[10]} {wbs_dat_i[11]} {wbs_dat_i[12]} {wbs_dat_i[13]} {wbs_dat_i[14]} {wbs_dat_i[15]} {wbs_dat_i[16]} {wbs_dat_i[17]} {wbs_dat_i[18]} {wbs_dat_i[19]} {wbs_dat_i[20]} {wbs_dat_i[21]} {wbs_dat_i[22]} {wbs_dat_i[23]} {wbs_dat_i[24]} {wbs_dat_i[25]} {wbs_dat_i[26]} {wbs_dat_i[27]} {wbs_dat_i[28]} {wbs_dat_i[29]} {wbs_dat_i[30]} {wbs_dat_i[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_dat_o[0]} {wbs_dat_o[1]} {wbs_dat_o[2]} {wbs_dat_o[3]} {wbs_dat_o[4]} {wbs_dat_o[5]} {wbs_dat_o[6]} {wbs_dat_o[7]} {wbs_dat_o[8]} {wbs_dat_o[9]} {wbs_dat_o[10]} {wbs_dat_o[11]} {wbs_dat_o[12]} {wbs_dat_o[13]} {wbs_dat_o[14]} {wbs_dat_o[15]} {wbs_dat_o[16]} {wbs_dat_o[17]} {wbs_dat_o[18]} {wbs_dat_o[19]} {wbs_dat_o[20]} {wbs_dat_o[21]} {wbs_dat_o[22]} {wbs_dat_o[23]} {wbs_dat_o[24]} {wbs_dat_o[25]} {wbs_dat_o[26]} {wbs_dat_o[27]} {wbs_dat_o[28]} {wbs_dat_o[29]} {wbs_dat_o[30]} {wbs_dat_o[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 3 -spreadType side -pin {{wbs_sel_i[0]} {wbs_sel_i[1]} {wbs_sel_i[2]} {wbs_sel_i[3]}}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
**ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
**ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 300 -pin wbs_stb_i
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.34 -pin wbs_we_i
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.17 -pinDepth 0.17 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.42 -pin {{analog_io[0]} {analog_io[1]} {analog_io[2]} {analog_io[3]} {analog_io[4]} {analog_io[5]} {analog_io[6]} {analog_io[7]} {analog_io[8]} {analog_io[9]} {analog_io[10]} {analog_io[11]} {analog_io[12]} {analog_io[13]} {analog_io[14]} {analog_io[15]} {analog_io[16]} {analog_io[17]} {analog_io[18]} {analog_io[19]} {analog_io[20]} {analog_io[21]} {analog_io[22]} {analog_io[23]} {analog_io[24]} {analog_io[25]} {analog_io[26]} {analog_io[27]} {analog_io[28]}}
**WARN: (IMPPTN-1027):	Pin [analog_io[14]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[13]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[15]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[12]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[16]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[11]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[17]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[10]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[18]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[9]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[19]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[8]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[20]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[7]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[21]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[6]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[22]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[5]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[23]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [analog_io[4]] has area [0.0289] which is less than the minimum area [0.0676] required on layer [3]. Change pin width or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-1027) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [29] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 825.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {scs130ms_dlymetal6s6s_1 scs130ms_dlymetal6s4s_1 scs130ms_dlymetal6s2s_1 scs130ms_dlygate4sd3_1 scs130ms_dlygate4sd2_1 scs130ms_dlygate4sd1_1 scs130ms_clkbuf_8 scs130ms_clkbuf_4 scs130ms_clkbuf_2 scs130ms_clkbuf_16 scs130ms_clkbuf_1 scs130ms_bufbuf_8 scs130ms_bufbuf_16 scs130ms_buf_8 scs130ms_buf_4 scs130ms_buf_2 scs130ms_buf_16 scs130ms_buf_1 scs130ms_inv_8 scs130ms_inv_4 scs130ms_inv_2 scs130ms_inv_16 scs130ms_inv_1 scs130ms_clkinv_8 scs130ms_clkinv_4 scs130ms_clkinv_2 scs130ms_clkinv_16 scs130ms_clkinv_1 scs130ms_clkdlyinv5sd3_1 scs130ms_clkdlyinv5sd2_1 scs130ms_clkdlyinv5sd1_1 scs130ms_clkdlyinv3sd3_1 scs130ms_clkdlyinv3sd2_1 scs130ms_clkdlyinv3sd1_1 scs130ms_bufinv_8 scs130ms_bufinv_16} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -checkRoute false -clkGateAware true -congEffort medium -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -placeIoPins true -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
**INFO: user set opt options
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.250 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1340.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1340.9M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 7 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 10080 physical insts as they were marked preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=10085 (10080 fixed + 5 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=215 #term/net=21.50, #fixedIo=0, #floatIo=0, #fixedPin=198, #floatPin=3
stdCell: 10085 single + 0 double + 0 multi
Total standard cell length = 5.5464 (mm), area = 0.0185 (mm^2)
Average module density = 0.000.
Density for the design = 0.000.
       = stdcell_area 35 sites (56 um^2) / alloc_area 280692 sites (448658 um^2).
Pin Density = 0.0005377.
            = total # of pins 215 / total area 399840.
=== lastAutoLevel = 9 
End delay calculation. (MEM=1363.14 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.214e+03 (3.38e+03 3.83e+03)
              Est.  stn bbox = 1.086e+04 (5.10e+03 5.76e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1365.1M
Iteration  2: Total net bbox = 7.214e+03 (3.38e+03 3.83e+03)
              Est.  stn bbox = 1.086e+04 (5.10e+03 5.76e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration  3: Total net bbox = 6.951e+03 (3.32e+03 3.63e+03)
              Est.  stn bbox = 1.061e+04 (5.13e+03 5.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
**WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
**WARN: (IMPTS-146):	Buffer footprint is not specified.
End delay calculation. (MEM=1365.14 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: Invalid pointer: spgVirBuf is NULL.
Iteration  4: Total net bbox = 6.918e+03 (3.30e+03 3.62e+03)
              Est.  stn bbox = 1.044e+04 (5.04e+03 5.40e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1365.1M
Iteration  5: Total net bbox = 6.918e+03 (3.30e+03 3.62e+03)
              Est.  stn bbox = 1.044e+04 (5.04e+03 5.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration  6: Total net bbox = 6.904e+03 (3.29e+03 3.62e+03)
              Est.  stn bbox = 1.030e+04 (5.00e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration  7: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.307e+03 (4.01e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration  8: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.307e+03 (4.01e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration  9: Total net bbox = 6.558e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.293e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1365.1M
Iteration 10: Total net bbox = 6.558e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.293e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration 11: Total net bbox = 6.556e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.291e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1365.1M
Iteration 12: Total net bbox = 6.556e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.291e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration 13: Total net bbox = 6.553e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.289e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1365.1M
Iteration 14: Total net bbox = 6.553e+03 (2.94e+03 3.61e+03)
              Est.  stn bbox = 9.289e+03 (4.00e+03 5.29e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Iteration 15: Total net bbox = 6.571e+03 (2.94e+03 3.63e+03)
              Est.  stn bbox = 9.300e+03 (4.00e+03 5.30e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1365.1M
Iteration 16: Total net bbox = 6.571e+03 (2.94e+03 3.63e+03)
              Est.  stn bbox = 9.300e+03 (4.00e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1365.1M
Finished Global Placement (cpu=0:00:02.8, real=0:00:04.0, mem=1365.1M)
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:27 mem=1266.7M) ***
Total net length = 6.571e+03 (2.944e+03 3.627e+03) (ext = 6.495e+03)
Move report: Detail placement moves 5 insts, mean move: 1.78 um, max move: 2.31 um
	Max move on inst (U15): (450.68, 787.88) --> (450.50, 785.75)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1266.7MB
Summary Report:
Instances move: 5 (out of 5 movable)
Mean displacement: 1.78 um
Max displacement: 2.31 um (Instance: U15) (450.676, 787.88) -> (450.5, 785.75)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: scs130ms_nor2b_1
Total net length = 6.567e+03 (2.940e+03 3.627e+03) (ext = 6.487e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1266.7MB
*** Finished refinePlace (0:02:27 mem=1266.7M) ***
Total net length = 6.566e+03 (2.940e+03 3.626e+03) (ext = 6.487e+03)
*** Finished Initial Placement (cpu=0:00:03.3, real=0:00:05.0, mem=1266.7M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 2.948430e+03um, number of vias: 62
[NR-eagl] Layer3(met2)(V) length: 3.767110e+03um, number of vias: 10
[NR-eagl] Layer4(met3)(H) length: 1.360000e+01um, number of vias: 0
[NR-eagl] Total length: 6.729140e+03um, number of vias: 86
[NR-eagl] End Peak syMemory usage = 1269.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 8, mem = 1258.4M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
**WARN: No usable buffer/inverter for view "AV_TC_RCTYPICAL".
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1264.4M, totSessionCpu=0:02:28 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
**ERROR: (IMPOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
Type 'man IMPOPT-600' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1264.4M)
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1264.430M)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR_R' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
End delay calculation. (MEM=1360.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1360.2M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:28 mem=1360.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.773 |
|           TNS (ns):| -12.773 |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |  -24.154   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.009%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1304.9M, totSessionCpu=0:02:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1304.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1304.9M) ***
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
Info: 1 clock net  excluded from IPO operation.
*info: There are 0 candidate Buffer cell
*info: There are 0 candidate Inverter cell

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: io_out[29] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[28] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[27] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[26] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[25] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[24] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[10] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.01%|        -| -12.774| -12.774|   0:00:00.0| 1486.6M|
|     0.01%|        -| -12.774| -12.774|   0:00:00.0| 1486.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1486.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.77 |          0|          0|          0|   0.01  |            |           |
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.77 |          0|          0|          0|   0.01  |   0:00:00.0|    1486.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1486.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1345.1M, totSessionCpu=0:02:30 **
Begin: Flop Merge
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
** GigaOpt Global Opt WNS Slack -12.774  TNS Slack -12.774 
+--------+--------+----------+------------+--------+---------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+---------------+---------+------------------------+
| -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
| -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
| -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
| -12.774| -12.774|     0.01%|   0:00:00.0| 1478.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
| -12.774| -12.774|     0.01%|   0:00:00.0| 1479.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
| -12.774| -12.774|     0.01%|   0:00:00.0| 1479.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
+--------+--------+----------+------------+--------+---------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1479.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -12.774  TNS Slack -12.774 
End: GigaOpt Global Optimization

Active setup views:
 AV_TC_RCTYPICAL
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -12.774
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.01
real setup target slack: 0.01
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1342.2 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.600060e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1347.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:31 mem=1347.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
**WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
Type 'man IMPSP-1760' for more detail.
**WARN: Invalid pointer: spgVirBuf is NULL.
Move report: Timing Driven Placement moves 5 insts, mean move: 18.41 um, max move: 32.43 um
	Max move on inst (U9): (321.38, 762.44) --> (330.50, 785.75)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1355.3MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1355.3MB
Summary Report:
Instances move: 5 (out of 5 movable)
Mean displacement: 18.41 um
Max displacement: 32.43 um (Instance: U9) (321.38, 762.44) -> (330.5, 785.75)
	Length: 3 sites, height: 1 rows, site name: unit, cell type: scs130ms_inv_2
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1355.3MB
*** Finished refinePlace (0:02:33 mem=1355.3M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.563430e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 2.923350e+03um, number of vias: 60
[NR-eagl] Layer3(met2)(V) length: 3.739200e+03um, number of vias: 9
[NR-eagl] Layer4(met3)(H) length: 3.808000e+01um, number of vias: 0
[NR-eagl] Total length: 6.700630e+03um, number of vias: 83
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1343.6M)
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1343.570M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1315.3M, totSessionCpu=0:02:33 **
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1401.73 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1401.7M) ***
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -12.74 |          0|          0|          0|   0.01  |            |           |
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          2|   0.01  |   0:00:00.0|    1497.1M|
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          0|   0.01  |   0:00:00.0|    1497.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1497.1M) ***

*** Starting refinePlace (0:02:34 mem=1513.1M) ***
Total net length = 6.580e+03 (2.962e+03 3.619e+03) (ext = 6.507e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.1MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.580e+03 (2.962e+03 3.619e+03) (ext = 6.507e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.1MB
*** Finished refinePlace (0:02:34 mem=1513.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1513.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1513.1M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1366.3M)                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.248  |
|           TNS (ns):| -0.248  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.235   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1366.3M, totSessionCpu=0:02:34 **
*** Timing NOT met, worst failing slack is -0.248
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3025) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
** GigaOpt Optimizer WNS Slack -0.248 TNS Slack -0.248 Density 0.01
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
|  -0.248|   -0.248|  -0.248|   -0.248|     0.01%|   0:00:00.0| 1503.8M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|   0.015|    0.032|   0.000|    0.000|     0.01%|   0:00:00.0| 1506.0M|             NA|       NA| NA                     |
|   0.015|    0.032|   0.000|    0.000|     0.01%|   0:00:00.0| 1506.0M|AV_TC_RCTYPICAL|       NA| NA                     |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1506.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1506.0M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
*** Starting refinePlace (0:02:35 mem=1506.0M) ***
Total net length = 6.821e+03 (3.185e+03 3.636e+03) (ext = 6.649e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.0MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.821e+03 (3.185e+03 3.636e+03) (ext = 6.649e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1510.0MB
*** Finished refinePlace (0:02:35 mem=1510.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1510.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1510.0M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1510.0M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.032
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.01%|        -|   0.000|   0.000|   0:00:00.0| 1510.0M|
|     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1510.0M|
|     0.01%|        1|   0.000|   0.000|   0:00:00.0| 1511.1M|
|     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1511.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.01
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:36 mem=1511.1M) ***
Total net length = 6.822e+03 (3.186e+03 3.636e+03) (ext = 6.649e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.1MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.822e+03 (3.186e+03 3.636e+03) (ext = 6.649e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1511.1MB
*** Finished refinePlace (0:02:36 mem=1511.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1511.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1511.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1377.59M, totSessionCpu=0:02:36).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.819840e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 2.856477e+03um, number of vias: 60
[NR-eagl] Layer3(met2)(V) length: 3.736310e+03um, number of vias: 11
[NR-eagl] Layer4(met3)(H) length: 3.519000e+02um, number of vias: 0
[NR-eagl] Total length: 6.944687e+03um, number of vias: 85
[NR-eagl] End Peak syMemory usage = 1368.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1368.508M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1439.88 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1439.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|   0.01  |            |           |
|     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|   0.01  |   0:00:00.0|    1516.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1516.2M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1497.1M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1482.977M)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1497.11 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1497.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1378.6M, totSessionCpu=0:02:36 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |   N/A   |  0.033  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    3    |   N/A   |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.777   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.211   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1378.6M, totSessionCpu=0:02:36 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:14, real = 0:00:17, mem = 1349.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-146            1  Buffer footprint is not specified.       
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPSP-1760           2  Buffer footprint does not have non-inver...
ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3000          3  Buffer footprint is not defined or is an...
WARNING   IMPOPT-3001          3  Inverter footprint is not defined or is ...
WARNING   IMPOPT-7098         44  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3025         32  Optimization Restructuring is disabled b...
*** Message Summary: 99 warning(s), 1 error(s)

<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CM
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4318):	No default buffer cell family identified.
Type 'man IMPCCOPT-4318' for more detail.
**WARN: (IMPCCOPT-4320):	No default Inverter cell family identified.
Type 'man IMPCCOPT-4320' for more detail.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
**WARN: (IMPCCOPT-4324):	No default Nor cell family identified.
Type 'man IMPCCOPT-4324' for more detail.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 1 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1335.5M, init mem=1335.5M)
*info: Placed = 10085          (Fixed = 10080)
*info: Unplaced = 0           
Placement Density:0.01%(74/620691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1335.5M)
Validating CTS configuration... **WARN: (IMPCCOPT-4233):	Cell library does not contain usable buffers. Please check the dont_use settings of your library.
**WARN: (IMPCCOPT-4232):	No usable inverter has been found. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells within your libraries.
Type 'man IMPCCOPT-4232' for more detail.
**WARN: (IMPCCOPT-4327):	Cannot find a smallest inverter. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells.
Type 'man IMPCCOPT-4327' for more detail.

Validating CTS configuration done.
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-4232        1  No usable inverter has been found. It co...
WARNING   IMPCCOPT-4233        1  Cell library does not contain usable buf...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-4318        1  No default buffer cell family identified...
WARNING   IMPCCOPT-4324        1  No default Nor cell family identified.   
WARNING   IMPCCOPT-4327        1  Cannot find a smallest inverter. It coul...
WARNING   IMPCCOPT-4320        1  No default Inverter cell family identifi...
WARNING   IMPCCOPT-4322        1  No default Or cell family identified.    
*** Message Summary: 7 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1329.5M, totSessionCpu=0:02:39 **

<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {scs130ms_dlymetal6s6s_1 scs130ms_dlymetal6s4s_1 scs130ms_dlymetal6s2s_1 scs130ms_dlygate4sd3_1 scs130ms_dlygate4sd2_1 scs130ms_dlygate4sd1_1 scs130ms_clkbuf_8 scs130ms_clkbuf_4 scs130ms_clkbuf_2 scs130ms_clkbuf_16 scs130ms_clkbuf_1 scs130ms_bufbuf_8 scs130ms_bufbuf_16 scs130ms_buf_8 scs130ms_buf_4 scs130ms_buf_2 scs130ms_buf_16 scs130ms_buf_1 scs130ms_inv_8 scs130ms_inv_4 scs130ms_inv_2 scs130ms_inv_16 scs130ms_inv_1 scs130ms_clkinv_8 scs130ms_clkinv_4 scs130ms_clkinv_2 scs130ms_clkinv_16 scs130ms_clkinv_1 scs130ms_clkdlyinv5sd3_1 scs130ms_clkdlyinv5sd2_1 scs130ms_clkdlyinv5sd1_1 scs130ms_clkdlyinv3sd3_1 scs130ms_clkdlyinv3sd2_1 scs130ms_clkdlyinv3sd1_1 scs130ms_bufinv_8 scs130ms_bufinv_16} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -checkRoute false -clkGateAware true -congEffort medium -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -placeIoPins true -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
**INFO: user set opt options
setOptMode -activeHoldViews { AV_TC_RCTYPICAL AV_WC_RCWORST AV_BC_RCBEST } -activeSetupViews { AV_TC_RCTYPICAL } -autoSetupViews { AV_TC_RCTYPICAL} -drcMargin 0 -effort high -fixDrc true -optimizeFF true -preserveAllSequential false -setupTargetSlack 0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.250 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=1406.86 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1406.9M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 10080 physical insts as they were marked preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=10085 (10080 fixed + 5 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10 #term=215 #term/net=21.50, #fixedIo=0, #floatIo=0, #fixedPin=198, #floatPin=3
stdCell: 10085 single + 0 double + 0 multi
Total standard cell length = 5.5517 (mm), area = 0.0185 (mm^2)
Average module density = 0.000.
Density for the design = 0.000.
       = stdcell_area 46 sites (74 um^2) / alloc_area 277552 sites (443639 um^2).
Pin Density = 0.0005377.
            = total # of pins 215 / total area 399840.
=== lastAutoLevel = 9 
End delay calculation. (MEM=1406.86 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.885e+03 (3.04e+03 3.84e+03)
              Est.  stn bbox = 9.893e+03 (4.12e+03 5.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
Iteration  2: Total net bbox = 6.885e+03 (3.04e+03 3.84e+03)
              Est.  stn bbox = 9.893e+03 (4.12e+03 5.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
Iteration  3: Total net bbox = 6.609e+03 (2.98e+03 3.63e+03)
              Est.  stn bbox = 9.617e+03 (4.14e+03 5.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.9M
**WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
End delay calculation. (MEM=1425.94 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: Invalid pointer: spgVirBuf is NULL.
Iteration  4: Total net bbox = 6.577e+03 (2.96e+03 3.62e+03)
              Est.  stn bbox = 9.456e+03 (4.06e+03 5.40e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1425.9M
Iteration  5: Total net bbox = 6.577e+03 (2.96e+03 3.62e+03)
              Est.  stn bbox = 9.456e+03 (4.06e+03 5.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration  6: Total net bbox = 6.562e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.306e+03 (4.01e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration  7: Total net bbox = 6.569e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.315e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration  8: Total net bbox = 6.569e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.315e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration  9: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1425.9M
Iteration 10: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration 11: Total net bbox = 6.563e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.313e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1425.9M
Iteration 12: Total net bbox = 6.563e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.313e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration 13: Total net bbox = 6.561e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.311e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:01.0 real = 0:00:00.0 mem = 1425.9M
Iteration 14: Total net bbox = 6.561e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.311e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Iteration 15: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1425.9M
Iteration 16: Total net bbox = 6.565e+03 (2.95e+03 3.61e+03)
              Est.  stn bbox = 9.314e+03 (4.02e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
Finished Global Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1425.9M)
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:57 mem=1311.4M) ***
Total net length = 6.565e+03 (2.950e+03 3.615e+03) (ext = 6.342e+03)
Move report: Detail placement moves 5 insts, mean move: 1.82 um, max move: 3.46 um
	Max move on inst (mprj/counter/q_reg): (527.21, 798.81) --> (526.82, 795.74)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1311.4MB
Summary Report:
Instances move: 5 (out of 5 movable)
Mean displacement: 1.82 um
Max displacement: 3.46 um (Instance: mprj/counter/q_reg) (527.205, 798.814) -> (526.82, 795.74)
	Length: 18 sites, height: 1 rows, site name: unit, cell type: scs130ms_dfxtp_2
Total net length = 6.550e+03 (2.935e+03 3.615e+03) (ext = 6.323e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1311.4MB
*** Finished refinePlace (0:02:57 mem=1311.4M) ***
Total net length = 6.546e+03 (2.935e+03 3.611e+03) (ext = 6.325e+03)
*** Finished Initial Placement (cpu=0:00:03.1, real=0:00:03.0, mem=1311.4M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 2.902923e+03um, number of vias: 57
[NR-eagl] Layer3(met2)(V) length: 3.715570e+03um, number of vias: 13
[NR-eagl] Layer4(met3)(H) length: 6.154000e+01um, number of vias: 0
[NR-eagl] Total length: 6.680033e+03um, number of vias: 84
[NR-eagl] End Peak syMemory usage = 1316.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1311.4M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
**WARN: No usable buffer/inverter for view "AV_TC_RCTYPICAL".
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1317.4M, totSessionCpu=0:02:58 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
**ERROR: (IMPOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
Type 'man IMPOPT-600' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1317.4M)
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1317.422M)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1400.57 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1400.6M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:58 mem=1400.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.165  |
|           TNS (ns):| -0.165  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     7 (208)      |   -6.298   |     7 (208)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1345.3M, totSessionCpu=0:02:58 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1345.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1345.3M) ***
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
Type 'man IMPOPT-3000' for more detail.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: io_out[29] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[28] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[27] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[26] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[25] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[24] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: io_out[10] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.01%|        -|  -0.165|  -0.165|   0:00:00.0| 1525.0M|
|     0.01%|        -|  -0.165|  -0.165|   0:00:00.0| 1525.0M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |            |           |
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |   0:00:00.0|    1525.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1525.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1383.5M, totSessionCpu=0:03:00 **
Begin: Flop Merge
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
** GigaOpt Global Opt WNS Slack -0.165  TNS Slack -0.165 
+--------+--------+----------+------------+--------+---------------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+---------------+---------+------------------------+
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|  -0.165|  -0.165|     0.01%|   0:00:00.0| 1517.0M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
+--------+--------+----------+------------+--------+---------------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1517.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1517.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.165  TNS Slack -0.165 
End: GigaOpt Global Optimization

Active setup views:
 AV_TC_RCTYPICAL
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.165
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.01
real setup target slack: 0.01
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1379.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.556770e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1384.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:00 mem=1384.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
**WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
Type 'man IMPSP-1760' for more detail.
**WARN: Invalid pointer: spgVirBuf is NULL.
Move report: Timing Driven Placement moves 4 insts, mean move: 11.95 um, max move: 20.16 um
	Max move on inst (U15): (332.90, 775.76) --> (353.06, 775.76)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1390.5MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1390.5MB
Summary Report:
Instances move: 4 (out of 5 movable)
Mean displacement: 11.95 um
Max displacement: 20.16 um (Instance: U15) (332.9, 775.76) -> (353.06, 775.76)
	Length: 7 sites, height: 1 rows, site name: unit, cell type: scs130ms_nor2b_2
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1390.5MB
*** Finished refinePlace (0:03:02 mem=1390.5M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.586740e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 2.923697e+03um, number of vias: 58
[NR-eagl] Layer3(met2)(V) length: 3.730460e+03um, number of vias: 11
[NR-eagl] Layer4(met3)(H) length: 6.018000e+01um, number of vias: 0
[NR-eagl] Total length: 6.714337e+03um, number of vias: 83
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1376.4M)
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1376.398M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1360.7M, totSessionCpu=0:03:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1440.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1440.1M) ***
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.17 |          0|          0|          0|   0.01  |            |           |
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.19 |          0|          0|          1|   0.01  |   0:00:00.0|    1535.5M|
|     7   |   208   |     3   |      3  |     0   |     0   |     0   |     0   | -0.19 |          0|          0|          0|   0.01  |   0:00:00.0|    1535.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1535.5M) ***

*** Starting refinePlace (0:03:03 mem=1535.5M) ***
Total net length = 6.571e+03 (2.947e+03 3.624e+03) (ext = 6.358e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1535.5MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.571e+03 (2.947e+03 3.624e+03) (ext = 6.358e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1535.5MB
*** Finished refinePlace (0:03:03 mem=1535.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1535.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1535.5M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1388.0M)                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.191  |
|           TNS (ns):| -0.191  |
|    Violating Paths:|    1    |
|          All Paths:|    3    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.779   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.319   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1388.0M, totSessionCpu=0:03:03 **
*** Timing NOT met, worst failing slack is -0.191
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 245 no-driver nets excluded.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (IMPOPT-3025):	Optimization Restructuring is disabled because the tool cannot find cells needed for this type of optimization.
Type 'man IMPOPT-3025' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3025) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Error: no buffer or inverter cell is specified for multi-buffering transform.
Error: no buffer or inverter cell is specified for multi-buffering transform.
** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -0.191 Density 0.01
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|       End Point        |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+
|  -0.191|   -0.191|  -0.191|   -0.191|     0.01%|   0:00:00.0| 1523.6M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|   0.000|    0.000|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|AV_TC_RCTYPICAL|  default| mprj/counter/q_reg/D   |
|   0.015|    0.036|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|             NA|       NA| NA                     |
|   0.015|    0.036|   0.000|    0.000|     0.01%|   0:00:00.0| 1524.7M|AV_TC_RCTYPICAL|       NA| NA                     |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1524.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1524.7M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
*** Starting refinePlace (0:03:04 mem=1524.7M) ***
Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1524.7MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1524.7MB
*** Finished refinePlace (0:03:04 mem=1524.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1524.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1524.7M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 0.01
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1524.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.036
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     0.01%|        -|   0.000|   0.000|   0:00:00.0| 1524.7M|
|     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1524.7M|
|     0.01%|        1|   0.000|   0.000|   0:00:00.0| 1525.9M|
|     0.01%|        0|   0.000|   0.000|   0:00:00.0| 1525.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.01
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:05 mem=1525.9M) ***
Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
Summary Report:
Instances move: 0 (out of 5 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.652e+03 (3.026e+03 3.626e+03) (ext = 6.604e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
*** Finished refinePlace (0:03:05 mem=1525.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1525.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1525.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1392.32M, totSessionCpu=0:03:05).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=21140 numPGBlocks=3850 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10 
[NR-eagl] id=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=340  L2=340  L3=340  L4=610
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.676650e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(li)(F) length: 0.000000e+00um, number of vias: 14
[NR-eagl] Layer2(met1)(H) length: 3.061897e+03um, number of vias: 60
[NR-eagl] Layer3(met2)(V) length: 3.731960e+03um, number of vias: 8
[NR-eagl] Layer4(met3)(H) length: 1.326000e+01um, number of vias: 0
[NR-eagl] Total length: 6.807117e+03um, number of vias: 82
[NR-eagl] End Peak syMemory usage = 1383.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1383.242M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1454.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1454.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Error: no buffer or inverter cell is specified for multi-buffering transform.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|   0.01  |            |           |
|     6   |   206   |     3   |      3  |     0   |     0   |     0   |     0   | 0.04 |          0|          0|          0|   0.01  |   0:00:00.0|    1530.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1530.9M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1511.8M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'user_project_wrapper' of instances=10085 and nets=655 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design user_project_wrapper.
RC Extraction called in multi-corner(3) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1       2   
Capacitance Scaling Factor   : 1.00000 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1497.711M)
#################################################################################
# Design Stage: PreRoute
# Design Name: user_project_wrapper
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1511.84 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1511.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1392.8M, totSessionCpu=0:03:05 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_TC_RCTYPICAL 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |   N/A   |  0.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    3    |   N/A   |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |  -30.778   |      3 (3)       |
|   max_tran     |     6 (206)      |   -6.319   |     6 (206)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.012%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1392.8M, totSessionCpu=0:03:05 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1363.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPSP-1760           2  Buffer footprint does not have non-inver...
ERROR     IMPOPT-600           1  No usable buffer and inverter has been f...
WARNING   IMPOPT-3000          3  Buffer footprint is not defined or is an...
WARNING   IMPOPT-3001          3  Inverter footprint is not defined or is ...
WARNING   IMPOPT-7098         44  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3025         32  Optimization Restructuring is disabled b...
*** Message Summary: 93 warning(s), 1 error(s)

<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1363.7M, init mem=1363.7M)
*info: Placed = 10085          (Fixed = 10080)
*info: Unplaced = 0           
Placement Density:0.01%(74/620691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1363.7M)
Validating CTS configuration... **WARN: (IMPCCOPT-4233):	Cell library does not contain usable buffers. Please check the dont_use settings of your library.
**WARN: (IMPCCOPT-4232):	No usable inverter has been found. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells within your libraries.
Type 'man IMPCCOPT-4232' for more detail.
**WARN: (IMPCCOPT-4327):	Cannot find a smallest inverter. It could be that there are no inverters defined in the libraries or all inverters are set as dont_use. Ensure that all required libraries have been loaded & check the dont_use settings for inverter cells.
Type 'man IMPCCOPT-4327' for more detail.

Validating CTS configuration done.
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-4232        1  No usable inverter has been found. It co...
WARNING   IMPCCOPT-4233        1  Cell library does not contain usable buf...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-4327        1  Cannot find a smallest inverter. It coul...
*** Message Summary: 3 warning(s), 1 error(s)

**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1363.7M, totSessionCpu=0:03:13 **

<CMD> addFiller -cell scs130ms_fill_1 scs130ms_fill_8 scs130ms_fill_4 scs130ms_fill_2 -prefix FILLER -fitGap
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_8. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_4. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 48231 filler insts (cell scs130ms_fill_8 / prefix FILLER).
*INFO:   Added 484 filler insts (cell scs130ms_fill_4 / prefix FILLER).
*INFO:   Added 3 filler insts (cell scs130ms_fill_2 / prefix FILLER).
*INFO:   Added 484 filler insts (cell scs130ms_fill_1 / prefix FILLER).
*INFO: Total 49202 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 49202 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
For 59287 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
<CMD_INTERNAL> selectWire 156.7600 258.7600 228.4600 259.0600 4 FE_OFN221_la_data_in_118
**WARN: (IMPSYC-534):	Cannot selectWire (156.7600 258.7600) (228.4600 259.0600) 4 FE_OFN221_la_data_in - could not find it.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.14 (MB), peak = 1028.32 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1370.7M, init mem=1370.7M)
*info: Placed = 59287          (Fixed = 10080)
*info: Unplaced = 0           
Placement Density:100.00%(620691/620691)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1370.7M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1370.7M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Oct 18 15:01:42 2024
#
#Generating timing data, please wait...
#10 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
End delay calculation. (MEM=1460.42 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.43 (MB), peak = 1029.32 (MB)
#Done generating timing data.
#WARNING (NRDB-728) PIN LO in CELL_VIEW scs130ms_conb_1 does not have antenna diff area.
#WARNING (NRDB-728) PIN HI in CELL_VIEW scs130ms_conb_1 does not have antenna diff area.
#WARNING (NRDB-976) The TRACK STEP 0.3400 for preferred direction tracks is smaller than the PITCH 0.3950 for LAYER met2. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6400 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6800 for preferred direction tracks is smaller than the PITCH 1.0400 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_250.tif.gz ...
#Read in timing information for 645 ports, 5 instances from timing file .timing_file_250.tif.gz.
#NanoRoute Version 15.21-s080_1 NR160121-1146/15_21-UB
#Start routing data preparation.
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 met5 
#WARNING (NRDB-776) No default up VIA for LAYER met5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER rdl in RULE LEF_DEFAULT.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.440 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 653 nets.
# li           V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
# met1         H   Track-Pitch = 0.340    Line-2-Via Pitch = 0.325
# met2         V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
# met3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.610
# met4         V   Track-Pitch = 0.680    Line-2-Via Pitch = 0.615
# met5         H   Track-Pitch = 3.660    Line-2-Via Pitch = 3.200
# rdl          V   Track-Pitch = 20.000    Line-2-Via Pitch = 20.000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met1's pitch = 0.340.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.29 (MB), peak = 1029.32 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Oct 18 15:01:44 2024
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Oct 18 15:01:44 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        V        2411           0       25921    96.84%
#  Metal 2        H        2411           0       25921     2.45%
#  Metal 3        V        2312          99       25921     0.00%
#  Metal 4        H        1222          63       25921     0.02%
#  --------------------------------------------------------------
#  Total                   8356       2.25%  103684    24.82%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.79 (MB), peak = 1029.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.04 (MB), peak = 1029.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 645 (skipped).
#Total number of routable nets = 10.
#Total number of nets in the design = 655.
#
#10 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              10  
#-----------------------------
#        Total              10  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 6659 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 2533 um.
#Total wire length on LAYER met2 = 3597 um.
#Total wire length on LAYER met3 = 529 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
#  Metal 1           14
#  Metal 2           38
#  Metal 3          132
#-----------------------
#                   184 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.04 (MB), peak = 1029.32 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.36 (MB), peak = 1029.32 (MB)
#Start Track Assignment.
#Done with 43 horizontal wires in 2 hboxes and 68 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 6737 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 8 um.
#Total wire length on LAYER met1 = 2547 um.
#Total wire length on LAYER met2 = 3655 um.
#Total wire length on LAYER met3 = 528 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 184
#Up-Via Summary (total 184):
#           
#-----------------------
#  Metal 1           14
#  Metal 2           38
#  Metal 3          132
#-----------------------
#                   184 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.61 (MB), peak = 1029.32 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 41.50 (MB)
#Total memory = 993.61 (MB)
#Peak memory = 1029.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li            0        0
#	met1          0        0
#	met2          1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 990.80 (MB), peak = 1029.32 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.96 (MB), peak = 1029.32 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.96 (MB), peak = 1029.32 (MB)
#Complete Detail Routing.
#Total wire length = 6752 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2553 um.
#Total wire length on LAYER met2 = 3670 um.
#Total wire length on LAYER met3 = 526 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 85
#Up-Via Summary (total 85):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           44
#  Metal 3           23
#-----------------------
#                    85 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -25.16 (MB)
#Total memory = 968.45 (MB)
#Peak memory = 1029.32 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.07 (MB), peak = 1029.32 (MB)
#
#Total wire length = 6755 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2553 um.
#Total wire length on LAYER met2 = 3670 um.
#Total wire length on LAYER met3 = 529 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           44
#  Metal 3           31
#-----------------------
#                    93 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.83 (MB), peak = 1029.32 (MB)
#Total wire length = 6755 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2563 um.
#Total wire length on LAYER met2 = 3669 um.
#Total wire length on LAYER met3 = 519 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Oct 18 15:01:47 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.89 (MB), peak = 1029.32 (MB)
#
#Start Post Route Wire Spread.
#Done with 7 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2567 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.39 (MB), peak = 1037.39 (MB)
#
#Post Route wire spread is done.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2567 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.27 (MB), peak = 1037.39 (MB)
#CELL_VIEW user_project_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.32 (MB), peak = 1037.39 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.32 (MB), peak = 1037.39 (MB)
#CELL_VIEW user_project_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2567 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -20.29 (MB)
#Total memory = 973.32 (MB)
#Peak memory = 1037.39 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -41.52 (MB)
#Total memory = 954.62 (MB)
#Peak memory = 1037.39 (MB)
#Number of warnings = 8
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 18 15:01:49 2024
#
#routeDesign: cpu time = 00:00:06, elapsed time = 00:00:07, memory = 954.62 (MB), peak = 1037.39 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD_INTERNAL> selectWire 9.8600 42.9150 1209.3800 43.4050 2 vpwr
**WARN: (IMPSYC-534):	Cannot selectWire (9.8600 42.9150) (1209.3800 43.4050) 2 vpwr - could not find it.
<CMD> fit
<CMD> deselectAll
<CMD_INTERNAL> selectWire 9.8600 359.2650 1209.3800 359.7550 2 vgnd
**WARN: (IMPSYC-534):	Cannot selectWire (9.8600 359.2650) (1209.3800 359.7550) 2 vgnd - could not find it.
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getFillerMode -quiet
<CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (IMPOGDS-2):	Cannot open 'sky130_lef_pin.map'

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 18 15:01:56 2024

Design Name: user_project_wrapper
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 18 15:01:56 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: -0.031M)

<CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
Writing Netlist "out/pd_net.v" ...
Pwr name (vpwr).
Gnd name (vgnd).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (user_project_wrapper).
<CMD> addFiller -cell scs130ms_fill_1 scs130ms_fill_8 scs130ms_fill_4 scs130ms_fill_2 -prefix FILLER -fitGap
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_8. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_4. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell scs130ms_fill_1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 59287 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
<CMD_INTERNAL> selectWire 156.7600 258.7600 228.4600 259.0600 4 FE_OFN221_la_data_in_118
**WARN: (IMPSYC-534):	Cannot selectWire (156.7600 258.7600) (228.4600 259.0600) 4 FE_OFN221_la_data_in - could not find it.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.38 (MB), peak = 1037.39 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1167.0M, init mem=1167.0M)
*info: Placed = 59287          (Fixed = 10080)
*info: Unplaced = 0           
Placement Density:100.00%(620691/620691)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1167.0M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1167.0M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Oct 18 15:09:21 2024
#
#Generating timing data, please wait...
#10 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
End delay calculation. (MEM=1585.57 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 993.77 (MB), peak = 1186.30 (MB)
#Done generating timing data.
#WARNING (NRDB-976) The TRACK STEP 0.3400 for preferred direction tracks is smaller than the PITCH 0.3950 for LAYER met2. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6400 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6800 for preferred direction tracks is smaller than the PITCH 1.0400 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_250.tif.gz ...
#Read in timing information for 645 ports, 5 instances from timing file .timing_file_250.tif.gz.
#NanoRoute Version 15.21-s080_1 NR160121-1146/15_21-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.440 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 653 nets.
# li           V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
# met1         H   Track-Pitch = 0.340    Line-2-Via Pitch = 0.325
# met2         V   Track-Pitch = 0.340    Line-2-Via Pitch = 0.340
# met3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.610
# met4         V   Track-Pitch = 0.680    Line-2-Via Pitch = 0.615
# met5         H   Track-Pitch = 3.660    Line-2-Via Pitch = 3.200
# rdl          V   Track-Pitch = 20.000    Line-2-Via Pitch = 20.000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met1's pitch = 0.340.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.30 (MB), peak = 1186.30 (MB)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.95 (MB)
#Total memory = 965.30 (MB)
#Peak memory = 1186.30 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
#Complete Detail Routing.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2567 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 966.80 (MB)
#Peak memory = 1186.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
#
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2567 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Oct 18 15:09:23 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1186.30 (MB)
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2568 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.30 (MB), peak = 1186.30 (MB)
#
#Post Route wire spread is done.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2568 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.98 (MB), peak = 1186.30 (MB)
#CELL_VIEW user_project_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.13 (MB), peak = 1186.30 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.13 (MB), peak = 1186.30 (MB)
#CELL_VIEW user_project_wrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 6763 um.
#Total half perimeter of net bounding box = 6658 um.
#Total wire length on LAYER li = 4 um.
#Total wire length on LAYER met1 = 2568 um.
#Total wire length on LAYER met2 = 3671 um.
#Total wire length on LAYER met3 = 520 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
#  Metal 1           18
#  Metal 2           46
#  Metal 3           29
#-----------------------
#                    93 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.83 (MB)
#Total memory = 972.13 (MB)
#Peak memory = 1186.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = -16.24 (MB)
#Total memory = 951.13 (MB)
#Peak memory = 1186.30 (MB)
#Number of warnings = 4
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 18 15:09:25 2024
#
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 951.13 (MB), peak = 1186.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD_INTERNAL> selectWire 9.8600 42.9150 1209.3800 43.4050 2 vpwr
**WARN: (IMPSYC-534):	Cannot selectWire (9.8600 42.9150) (1209.3800 43.4050) 2 vpwr - could not find it.
<CMD> fit
<CMD> deselectAll
<CMD_INTERNAL> selectWire 9.8600 359.2650 1209.3800 359.7550 2 vgnd
**WARN: (IMPSYC-534):	Cannot selectWire (9.8600 359.2650) (1209.3800 359.7550) 2 vgnd - could not find it.
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getFillerMode -quiet
<CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (IMPOGDS-2):	Cannot open 'sky130_lef_pin.map'

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 18 15:09:40 2024

Design Name: user_project_wrapper
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 18 15:09:41 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: -0.770M)

<CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
Writing Netlist "out/pd_net.v" ...
Pwr name (vpwr).
Gnd name (vgnd).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (user_project_wrapper).
<CMD> streamOut out/out -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    149                             COMP
    150                          DIEAREA
    1                              licon
    2                              licon
    5                              licon
    3                              licon
    4                              licon
    6                              licon
    7                              licon
    8                                 li
    9                                 li
    10                                li
    11                                li
    14                                li
    12                                li
    13                                li
    15                                li
    16                                li
    17                                li
    22                              mcon
    23                              mcon
    26                              mcon
    24                              mcon
    25                              mcon
    27                              mcon
    28                              mcon
    29                              met1
    30                              met1
    31                              met1
    32                              met1
    35                              met1
    33                              met1
    34                              met1
    36                              met1
    37                              met1
    38                              met1
    43                              via1
    44                              via1
    47                              via1
    45                              via1
    46                              via1
    48                              via1
    49                              via1
    50                              met2
    51                              met2
    52                              met2
    53                              met2
    56                              met2
    54                              met2
    55                              met2
    57                              met2
    58                              met2
    59                              met2
    64                              via2
    65                              via2
    68                              via2
    66                              via2
    67                              via2
    69                              via2
    70                              via2
    71                              met3
    72                              met3
    73                              met3
    74                              met3
    77                              met3
    75                              met3
    76                              met3
    78                              met3
    79                              met3
    80                              met3
    85                              via3
    86                              via3
    89                              via3
    87                              via3
    88                              via3
    90                              via3
    91                              via3
    92                              met4
    93                              met4
    94                              met4
    95                              met4
    98                              met4
    96                              met4
    97                              met4
    99                              met4
    100                             met4
    101                             met4
    106                             via4
    107                             via4
    110                             via4
    108                             via4
    109                             via4
    111                             via4
    112                             via4
    113                             met5
    114                             met5
    115                             met5
    116                             met5
    119                             met5
    117                             met5
    118                             met5
    120                             met5
    121                             met5
    122                             met5
    127                           rdlcon
    128                           rdlcon
    131                           rdlcon
    129                           rdlcon
    130                           rdlcon
    132                           rdlcon
    133                           rdlcon
    134                              rdl
    135                              rdl
    136                              rdl
    137                              rdl
    140                              rdl
    138                              rdl
    139                              rdl
    141                              rdl
    142                              rdl
    143                              rdl
    18                                li
    19                                li
    20                                li
    21                                li
    39                              met1
    40                              met1
    41                              met1
    42                              met1
    60                              met2
    61                              met2
    62                              met2
    63                              met2
    81                              met3
    82                              met3
    83                              met3
    84                              met3
    102                             met4
    103                             met4
    104                             met4
    105                             met4
    123                             met5
    124                             met5
    125                             met5
    126                             met5
    144                              rdl
    145                              rdl
    146                              rdl
    147                              rdl


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59287

Ports/Pins                           643
    metal layer met1                   2
    metal layer met2                 641

Nets                                 398
    metal layer li                     2
    metal layer met1                  86
    metal layer met2                 284
    metal layer met3                  26

    Via Instances                     93

Special Nets                         997
    metal layer li                     7
    metal layer met1                 728
    metal layer met2                  13
    metal layer met3                 249

    Via Instances                   2857

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 655
    metal layer met1                   6
    metal layer met2                 649


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut out/out -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    149                             COMP
    150                          DIEAREA
    1                              licon
    2                              licon
    5                              licon
    3                              licon
    4                              licon
    6                              licon
    7                              licon
    8                                 li
    9                                 li
    10                                li
    11                                li
    14                                li
    12                                li
    13                                li
    15                                li
    16                                li
    17                                li
    22                              mcon
    23                              mcon
    26                              mcon
    24                              mcon
    25                              mcon
    27                              mcon
    28                              mcon
    29                              met1
    30                              met1
    31                              met1
    32                              met1
    35                              met1
    33                              met1
    34                              met1
    36                              met1
    37                              met1
    38                              met1
    43                              via1
    44                              via1
    47                              via1
    45                              via1
    46                              via1
    48                              via1
    49                              via1
    50                              met2
    51                              met2
    52                              met2
    53                              met2
    56                              met2
    54                              met2
    55                              met2
    57                              met2
    58                              met2
    59                              met2
    64                              via2
    65                              via2
    68                              via2
    66                              via2
    67                              via2
    69                              via2
    70                              via2
    71                              met3
    72                              met3
    73                              met3
    74                              met3
    77                              met3
    75                              met3
    76                              met3
    78                              met3
    79                              met3
    80                              met3
    85                              via3
    86                              via3
    89                              via3
    87                              via3
    88                              via3
    90                              via3
    91                              via3
    92                              met4
    93                              met4
    94                              met4
    95                              met4
    98                              met4
    96                              met4
    97                              met4
    99                              met4
    100                             met4
    101                             met4
    106                             via4
    107                             via4
    110                             via4
    108                             via4
    109                             via4
    111                             via4
    112                             via4
    113                             met5
    114                             met5
    115                             met5
    116                             met5
    119                             met5
    117                             met5
    118                             met5
    120                             met5
    121                             met5
    122                             met5
    127                           rdlcon
    128                           rdlcon
    131                           rdlcon
    129                           rdlcon
    130                           rdlcon
    132                           rdlcon
    133                           rdlcon
    134                              rdl
    135                              rdl
    136                              rdl
    137                              rdl
    140                              rdl
    138                              rdl
    139                              rdl
    141                              rdl
    142                              rdl
    143                              rdl
    18                                li
    19                                li
    20                                li
    21                                li
    39                              met1
    40                              met1
    41                              met1
    42                              met1
    60                              met2
    61                              met2
    62                              met2
    63                              met2
    81                              met3
    82                              met3
    83                              met3
    84                              met3
    102                             met4
    103                             met4
    104                             met4
    105                             met4
    123                             met5
    124                             met5
    125                             met5
    126                             met5
    144                              rdl
    145                              rdl
    146                              rdl
    147                              rdl


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59287

Ports/Pins                          1288
    metal layer met1                   5
    metal layer met2                1283

Nets                                 800
    metal layer li                     5
    metal layer met1                 173
    metal layer met2                 569
    metal layer met3                  53

    Via Instances                     93

Special Nets                        1998
    metal layer li                    15
    metal layer met1                1457
    metal layer met2                  27
    metal layer met3                 499

    Via Instances                   2857

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1311
    metal layer met1                  11
    metal layer met2                1300


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> selectInst FILLER_impl0_47235
<CMD> deselectAll
<CMD> streamOut out/gdsfile.gds -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    149                             COMP
    150                          DIEAREA
    1                              licon
    2                              licon
    5                              licon
    3                              licon
    4                              licon
    6                              licon
    7                              licon
    8                                 li
    9                                 li
    10                                li
    11                                li
    14                                li
    12                                li
    13                                li
    15                                li
    16                                li
    17                                li
    22                              mcon
    23                              mcon
    26                              mcon
    24                              mcon
    25                              mcon
    27                              mcon
    28                              mcon
    29                              met1
    30                              met1
    31                              met1
    32                              met1
    35                              met1
    33                              met1
    34                              met1
    36                              met1
    37                              met1
    38                              met1
    43                              via1
    44                              via1
    47                              via1
    45                              via1
    46                              via1
    48                              via1
    49                              via1
    50                              met2
    51                              met2
    52                              met2
    53                              met2
    56                              met2
    54                              met2
    55                              met2
    57                              met2
    58                              met2
    59                              met2
    64                              via2
    65                              via2
    68                              via2
    66                              via2
    67                              via2
    69                              via2
    70                              via2
    71                              met3
    72                              met3
    73                              met3
    74                              met3
    77                              met3
    75                              met3
    76                              met3
    78                              met3
    79                              met3
    80                              met3
    85                              via3
    86                              via3
    89                              via3
    87                              via3
    88                              via3
    90                              via3
    91                              via3
    92                              met4
    93                              met4
    94                              met4
    95                              met4
    98                              met4
    96                              met4
    97                              met4
    99                              met4
    100                             met4
    101                             met4
    106                             via4
    107                             via4
    110                             via4
    108                             via4
    109                             via4
    111                             via4
    112                             via4
    113                             met5
    114                             met5
    115                             met5
    116                             met5
    119                             met5
    117                             met5
    118                             met5
    120                             met5
    121                             met5
    122                             met5
    127                           rdlcon
    128                           rdlcon
    131                           rdlcon
    129                           rdlcon
    130                           rdlcon
    132                           rdlcon
    133                           rdlcon
    134                              rdl
    135                              rdl
    136                              rdl
    137                              rdl
    140                              rdl
    138                              rdl
    139                              rdl
    141                              rdl
    142                              rdl
    143                              rdl
    18                                li
    19                                li
    20                                li
    21                                li
    39                              met1
    40                              met1
    41                              met1
    42                              met1
    60                              met2
    61                              met2
    62                              met2
    63                              met2
    81                              met3
    82                              met3
    83                              met3
    84                              met3
    102                             met4
    103                             met4
    104                             met4
    105                             met4
    123                             met5
    124                             met5
    125                             met5
    126                             met5
    144                              rdl
    145                              rdl
    146                              rdl
    147                              rdl


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59287

Ports/Pins                          1933
    metal layer met1                   8
    metal layer met2                1925

Nets                                1202
    metal layer li                     8
    metal layer met1                 260
    metal layer met2                 854
    metal layer met3                  80

    Via Instances                     93

Special Nets                        2999
    metal layer li                    23
    metal layer met1                2186
    metal layer met2                  41
    metal layer met3                 749

    Via Instances                   2857

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1968
    metal layer met1                  18
    metal layer met2                1950


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut out/gdsfile.gds -mapFile streamOut.map -libName DesignLib -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): npc or remove VIAFILL construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): npc or remove VIAFILLOPC construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    149                             COMP
    150                          DIEAREA
    1                              licon
    2                              licon
    5                              licon
    3                              licon
    4                              licon
    6                              licon
    7                              licon
    8                                 li
    9                                 li
    10                                li
    11                                li
    14                                li
    12                                li
    13                                li
    15                                li
    16                                li
    17                                li
    22                              mcon
    23                              mcon
    26                              mcon
    24                              mcon
    25                              mcon
    27                              mcon
    28                              mcon
    29                              met1
    30                              met1
    31                              met1
    32                              met1
    35                              met1
    33                              met1
    34                              met1
    36                              met1
    37                              met1
    38                              met1
    43                              via1
    44                              via1
    47                              via1
    45                              via1
    46                              via1
    48                              via1
    49                              via1
    50                              met2
    51                              met2
    52                              met2
    53                              met2
    56                              met2
    54                              met2
    55                              met2
    57                              met2
    58                              met2
    59                              met2
    64                              via2
    65                              via2
    68                              via2
    66                              via2
    67                              via2
    69                              via2
    70                              via2
    71                              met3
    72                              met3
    73                              met3
    74                              met3
    77                              met3
    75                              met3
    76                              met3
    78                              met3
    79                              met3
    80                              met3
    85                              via3
    86                              via3
    89                              via3
    87                              via3
    88                              via3
    90                              via3
    91                              via3
    92                              met4
    93                              met4
    94                              met4
    95                              met4
    98                              met4
    96                              met4
    97                              met4
    99                              met4
    100                             met4
    101                             met4
    106                             via4
    107                             via4
    110                             via4
    108                             via4
    109                             via4
    111                             via4
    112                             via4
    113                             met5
    114                             met5
    115                             met5
    116                             met5
    119                             met5
    117                             met5
    118                             met5
    120                             met5
    121                             met5
    122                             met5
    127                           rdlcon
    128                           rdlcon
    131                           rdlcon
    129                           rdlcon
    130                           rdlcon
    132                           rdlcon
    133                           rdlcon
    134                              rdl
    135                              rdl
    136                              rdl
    137                              rdl
    140                              rdl
    138                              rdl
    139                              rdl
    141                              rdl
    142                              rdl
    143                              rdl
    18                                li
    19                                li
    20                                li
    21                                li
    39                              met1
    40                              met1
    41                              met1
    42                              met1
    60                              met2
    61                              met2
    62                              met2
    63                              met2
    81                              met3
    82                              met3
    83                              met3
    84                              met3
    102                             met4
    103                             met4
    104                             met4
    105                             met4
    123                             met5
    124                             met5
    125                             met5
    126                             met5
    144                              rdl
    145                              rdl
    146                              rdl
    147                              rdl


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59287

Ports/Pins                          2578
    metal layer met1                  11
    metal layer met2                2567

Nets                                1604
    metal layer li                    11
    metal layer met1                 347
    metal layer met2                1139
    metal layer met3                 107

    Via Instances                     93

Special Nets                        4000
    metal layer li                    31
    metal layer met1                2915
    metal layer met2                  55
    metal layer met3                 999

    Via Instances                   2857

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                2625
    metal layer met1                  23
    metal layer met2                2601
    metal layer met3                   1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut out/tdc_dg.gds -mapFile sky130_lef_pin.map -libName DesignLib -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (licon li) of a VIA object is(are) specified in map file 'sky130_lef_pin.map'. A VIA object needs 3 layers (npc licon li) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): npc or remove VIA construct(s) from the map file for the following layer(s): licon li.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (met5) of a VIA object is(are) specified in map file 'sky130_lef_pin.map'. A VIA object needs 3 layers (met5 rdlcon rdl) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): rdlcon rdl or remove VIA construct(s) from the map file for the following layer(s): met5.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    66                              poly
    66                             licon
    67                                li
    67                              mcon
    68                              met1
    68                              via1
    69                              met2
    69                              via2
    70                              met3
    70                              via3
    71                              met4
    71                              via4
    72                              met5
    68                              met1
    69                              met2
    70                              met3
    71                              met4
    72                              met5


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          59287

Ports/Pins                          3868
    metal layer met1                  17
    metal layer met2                3851

Nets                                2006
    metal layer li                    14
    metal layer met1                 434
    metal layer met2                1424
    metal layer met3                 134

    Via Instances                     93

Special Nets                        5001
    metal layer li                    39
    metal layer met1                3644
    metal layer met2                  69
    metal layer met3                1249

    Via Instances                   2857

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                3270
    metal layer met1                  26
    metal layer met2                3243
    metal layer met3                   1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 18 15:28:16 2024

Design Name: user_project_wrapper
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (819.7400, 819.7400)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 18 15:28:16 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: -0.113M)

<CMD> saveNetlist -excludeLeafCell -phys -includePowerGround -excludeCellInst {scs130ms_tapvpwrvgnd_1 scs130ms_fill_2  scs130ms_fill_4  scs130ms_fill_8  scs130ms_fill_1 } out/pd_net.v
Writing Netlist "out/pd_net.v" ...
Pwr name (vpwr).
Gnd name (vgnd).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (user_project_wrapper).
