Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'fixed_inv_pipeline'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-2 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -detail -ir
off -pr off -lc off -power off -o fixed_inv_pipeline_map.ncd
fixed_inv_pipeline.ngd fixed_inv_pipeline.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jan  9 00:30:20 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   165 out of  28,800    1%
    Number used as Flip Flops:                 165
  Number of Slice LUTs:                        365 out of  28,800    1%
    Number used as logic:                      364 out of  28,800    1%
      Number using O6 output only:             298
      Number using O5 output only:               2
      Number using O5 and O6:                   64
    Number used as Memory:                       1 out of   7,680    1%
      Number used as Shift Register:             1
        Number using O6 output only:             1
  Number of route-thrus:                         2
    Number using O6 output only:                 2

Slice Logic Distribution:
  Number of occupied Slices:                   154 out of   7,200    2%
  Number of LUT Flip Flop pairs used:          398
    Number with an unused Flip Flop:           233 out of     398   58%
    Number with an unused LUT:                  33 out of     398    8%
    Number of fully used LUT-FF pairs:         132 out of     398   33%
    Number of unique control sets:               3
    Number of slice register sites lost
      to control set restrictions:               6 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        65 out of     480   13%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       3 out of      60    5%
    Number using BlockRAM only:                  3
    Total primitives used:
      Number of 36k BlockRAM used:               3
    Total Memory used (KB):                    108 out of   2,160    5%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                             8 out of      48   16%

Average Fanout of Non-Clock Nets:                2.27

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   20 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   4 block(s) optimized away
   1 signal(s) removed
   3 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "inv_LUT_instance/N0" is sourceless and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		inv_LUT_instance/XST_GND
VCC 		inv_LUT_instance/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Madd_stage1_out_abs_addsub0000_cy<0>_rt
LUT1 		Madd_stage5_out_y_addsub0000_cy<0>_rt
INV
		inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
cstr/out21_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| a<0>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<1>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<2>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<3>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<4>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<5>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<6>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<7>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<8>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<9>                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<10>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<11>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<12>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<13>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<14>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<15>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<16>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<17>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<18>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<19>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<20>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<21>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<22>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<23>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<24>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<25>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<26>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<27>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<28>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<29>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<30>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| a<31>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| r<0>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<1>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<2>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<3>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<4>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<5>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<6>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<7>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<8>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<9>                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<10>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<11>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<12>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<13>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<14>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<15>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<16>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<17>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<18>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<19>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<20>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<21>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<22>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<23>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<24>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<25>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<26>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<27>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<28>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<29>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<30>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| r<31>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal | Set Signal | Enable Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+
| clk_BUFGP    |              |            |               | 37               | 134            |
| clk_BUFGP    |              |            | GLOBAL_LOGIC1 | 1                | 1              |
| clk_BUFGP    | N111         |            |               | 8                | 31             |
+----------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                            | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fixed_inv_pipeline/               |           | 121/172       | 163/165       | 251/365       | 1/1           | 0/3       | 0/8     | 1/1   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline                                                                                                                  |
| +clz32_instance                   |           | 10/28         | 0/0           | 12/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance                                                                                                   |
| ++clz16_high                      |           | 7/12          | 0/0           | 9/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_high                                                                                        |
| +++clz8_high                      |           | 4/4           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_high/clz8_high                                                                              |
| +++clz8_low                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_high/clz8_low                                                                               |
| ++clz16_low                       |           | 1/6           | 0/0           | 1/11          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_low                                                                                         |
| +++clz8_high                      |           | 4/4           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_low/clz8_high                                                                               |
| +++clz8_low                       |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/clz32_instance/clz16_low/clz8_low                                                                                |
| +fixed_mul_stage3                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/fixed_mul_stage3                                                                                                 |
| +fixed_mul_stage4                 |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/fixed_mul_stage4                                                                                                 |
| +fixed_sub_stage3                 |           | 9/11          | 0/0           | 33/36         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/fixed_sub_stage3                                                                                                 |
| ++adder                           |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/fixed_sub_stage3/adder                                                                                           |
| +inv_LUT_instance                 |           | 0/10          | 0/2           | 0/33          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance                                                                                                 |
| ++U0                              |           | 0/10          | 0/2           | 0/33          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0                                                                                              |
| +++xst_blk_mem_generator          |           | 0/10          | 0/2           | 0/33          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator                                                                        |
| ++++gnativebmg.native_blk_mem_gen |           | 0/10          | 0/2           | 0/33          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                          |
| +++++valid.cstr                   |           | 0/10          | 0/2           | 0/33          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                               |
| ++++++bindec_a.bindec_inst_a      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a        |
| ++++++has_mux_a.A                 |           | 9/9           | 2/2           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A                   |
| ++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r              |
| +++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram  |
| ++++++ramloop[1].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r              |
| +++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram  |
| ++++++ramloop[2].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r              |
| +++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | fixed_inv_pipeline/inv_LUT_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
