Timing Analyzer report for TP_Final_DSP_FPGA
Sun Aug 07 18:25:00 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TP_Final_DSP_FPGA                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 404.53 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -1.472 ; -56.097            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.327 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -93.176                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.472 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 2.069      ;
; -1.469 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 2.066      ;
; -1.466 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 2.063      ;
; -1.459 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 2.056      ;
; -1.456 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 2.053      ;
; -1.392 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.989      ;
; -1.386 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.983      ;
; -1.367 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.964      ;
; -1.329 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.926      ;
; -1.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.902      ;
; -1.286 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.883      ;
; -1.227 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; 0.261      ; 2.483      ;
; -1.220 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.817      ;
; -1.193 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 2.113      ;
; -1.191 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.788      ;
; -1.188 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.785      ;
; -1.181 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 2.101      ;
; -1.179 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 2.099      ;
; -1.175 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 2.095      ;
; -1.174 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.771      ;
; -1.171 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.768      ;
; -1.144 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.741      ;
; -1.118 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.250      ; 2.396      ;
; -1.118 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.250      ; 2.396      ;
; -1.116 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.255      ; 2.399      ;
; -1.111 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.261      ; 2.367      ;
; -1.111 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.261      ; 2.367      ;
; -1.108 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.229      ; 2.365      ;
; -1.108 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.229      ; 2.365      ;
; -1.106 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.234      ; 2.368      ;
; -1.103 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.256      ; 2.387      ;
; -1.103 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.256      ; 2.387      ;
; -1.101 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.261      ; 2.390      ;
; -1.092 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.256      ; 2.376      ;
; -1.092 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.256      ; 2.376      ;
; -1.090 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.261      ; 2.379      ;
; -1.089 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.252      ; 2.369      ;
; -1.089 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.252      ; 2.369      ;
; -1.087 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.257      ; 2.372      ;
; -1.077 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.997      ;
; -1.071 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.991      ;
; -1.065 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.985      ;
; -1.063 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.983      ;
; -1.061 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.658      ;
; -1.059 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.979      ;
; -1.057 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.977      ;
; -1.046 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.979      ;
; -1.043 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.976      ;
; -1.042 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.639      ;
; -1.040 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.637      ;
; -1.010 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.171      ; 2.209      ;
; -1.006 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.603      ;
; -1.004 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.194      ; 2.226      ;
; -0.995 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; 0.261      ; 2.251      ;
; -0.995 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.261      ; 2.251      ;
; -0.984 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.192      ; 2.204      ;
; -0.984 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.398     ; 1.581      ;
; -0.971 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.430     ; 1.536      ;
; -0.963 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.198      ; 2.189      ;
; -0.961 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.881      ;
; -0.955 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.875      ;
; -0.952 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.198      ; 2.178      ;
; -0.949 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.869      ;
; -0.949 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.869      ;
; -0.949 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.869      ;
; -0.947 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.867      ;
; -0.943 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.863      ;
; -0.943 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.863      ;
; -0.941 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.861      ;
; -0.933 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.866      ;
; -0.929 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.862      ;
; -0.928 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.861      ;
; -0.879 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; 0.261      ; 2.135      ;
; -0.879 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; 0.261      ; 2.135      ;
; -0.876 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.473      ;
; -0.854 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.430     ; 1.419      ;
; -0.853 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.398     ; 1.450      ;
; -0.852 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 1.000        ; -0.077     ; 1.770      ;
; -0.849 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.782      ;
; -0.846 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 1.000        ; -0.077     ; 1.764      ;
; -0.845 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.765      ;
; -0.843 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.763      ;
; -0.839 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.759      ;
; -0.838 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.254      ; 2.120      ;
; -0.838 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.254      ; 2.120      ;
; -0.837 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.757      ;
; -0.836 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.259      ; 2.123      ;
; -0.833 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.753      ;
; -0.833 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.753      ;
; -0.833 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.753      ;
; -0.833 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.753      ;
; -0.833 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.766      ;
; -0.831 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.062     ; 1.764      ;
; -0.831 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.751      ;
; -0.827 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.075     ; 1.747      ;
; -0.827 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.747      ;
; -0.827 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.747      ;
; -0.825 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.075     ; 1.745      ;
; -0.818 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.751      ;
; -0.817 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 1.000        ; -0.062     ; 1.750      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 0.828      ;
; 0.358 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.371 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.377      ; 0.935      ;
; 0.375 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 0.000        ; 0.077      ; 0.609      ;
; 0.382 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.377      ; 0.946      ;
; 0.390 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 0.000        ; 0.062      ; 0.609      ;
; 0.492 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.078      ;
; 0.494 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.080      ;
; 0.497 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.729      ;
; 0.513 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.430      ; 1.100      ;
; 0.515 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.430      ; 1.102      ;
; 0.522 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.384      ; 1.093      ;
; 0.552 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.784      ;
; 0.556 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.788      ;
; 0.558 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.792      ;
; 0.559 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.791      ;
; 0.560 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.317      ; 1.064      ;
; 0.560 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.794      ;
; 0.561 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.793      ;
; 0.564 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.796      ;
; 0.567 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.799      ;
; 0.568 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.379      ; 1.134      ;
; 0.568 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.075      ; 0.800      ;
; 0.570 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.808      ;
; 0.575 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 0.000        ; 0.077      ; 0.809      ;
; 0.575 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.312      ; 1.074      ;
; 0.575 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.077      ; 0.809      ;
; 0.577 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.811      ;
; 0.577 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.077      ; 0.811      ;
; 0.579 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.813      ;
; 0.581 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.813      ;
; 0.582 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.375      ; 1.144      ;
; 0.582 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 1.083      ;
; 0.587 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.380      ; 1.154      ;
; 0.589 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.175      ;
; 0.589 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.430      ; 1.176      ;
; 0.590 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.177      ;
; 0.591 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.430      ; 1.178      ;
; 0.592 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clock        ; clock       ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.380      ; 1.162      ;
; 0.595 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.375      ; 1.157      ;
; 0.602 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.379      ; 1.168      ;
; 0.603 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.375      ; 1.165      ;
; 0.603 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.189      ;
; 0.604 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.190      ;
; 0.605 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.113      ;
; 0.605 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.191      ;
; 0.606 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.192      ;
; 0.606 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.430      ; 1.193      ;
; 0.608 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.430      ; 1.195      ;
; 0.609 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.380      ; 1.176      ;
; 0.609 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.117      ;
; 0.611 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.310      ; 1.108      ;
; 0.612 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.373      ; 1.172      ;
; 0.612 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.375      ; 1.174      ;
; 0.616 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.379      ; 1.182      ;
; 0.617 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.373      ; 1.177      ;
; 0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 1.121      ;
; 0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 1.121      ;
; 0.622 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.375      ; 1.184      ;
; 0.623 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 1.124      ;
; 0.627 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.135      ;
; 0.629 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.310      ; 1.126      ;
; 0.631 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.139      ;
; 0.633 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.141      ;
; 0.634 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.373      ; 1.194      ;
; 0.636 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.373      ; 1.196      ;
; 0.638 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.314      ; 1.139      ;
; 0.642 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.150      ;
; 0.654 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.162      ;
; 0.677 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.185      ;
; 0.681 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.321      ; 1.189      ;
; 0.684 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.916      ;
; 0.691 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.025      ; 0.903      ;
; 0.693 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.075      ; 0.925      ;
; 0.696 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.025      ; 0.908      ;
; 0.700 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.286      ;
; 0.701 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.287      ;
; 0.702 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.288      ;
; 0.703 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.289      ;
; 0.707 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.025      ; 0.919      ;
; 0.715 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.301      ;
; 0.716 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.302      ;
; 0.716 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.302      ;
; 0.717 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.429      ; 1.303      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 457.25 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.187 ; -44.001           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -93.176                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.187 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.827      ;
; -1.186 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.827      ;
; -1.185 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.825      ;
; -1.181 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.822      ;
; -1.178 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.819      ;
; -1.119 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.760      ;
; -1.117 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.757      ;
; -1.094 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.734      ;
; -1.068 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.709      ;
; -1.048 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.688      ;
; -1.031 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.671      ;
; -0.975 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; 0.233      ; 2.203      ;
; -0.966 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.606      ;
; -0.954 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.594      ;
; -0.940 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.581      ;
; -0.935 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.863      ;
; -0.933 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.574      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.200      ; 2.145      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.218      ; 2.163      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.218      ; 2.163      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.222      ; 2.167      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.200      ; 2.145      ;
; -0.925 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.204      ; 2.149      ;
; -0.923 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.563      ;
; -0.920 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.848      ;
; -0.920 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.848      ;
; -0.911 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.223      ; 2.154      ;
; -0.911 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.223      ; 2.154      ;
; -0.911 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.227      ; 2.158      ;
; -0.902 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.222      ; 2.144      ;
; -0.902 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.222      ; 2.144      ;
; -0.902 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.226      ; 2.148      ;
; -0.902 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.830      ;
; -0.899 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.540      ;
; -0.897 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.220      ; 2.137      ;
; -0.897 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.220      ; 2.137      ;
; -0.897 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.224      ; 2.141      ;
; -0.876 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.233      ; 2.104      ;
; -0.875 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.233      ; 2.103      ;
; -0.835 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.763      ;
; -0.832 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.472      ;
; -0.820 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.748      ;
; -0.820 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.748      ;
; -0.817 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.745      ;
; -0.813 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.453      ;
; -0.811 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.452      ;
; -0.807 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.747      ;
; -0.804 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.148      ; 1.972      ;
; -0.802 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.730      ;
; -0.802 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.730      ;
; -0.793 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.168      ; 1.981      ;
; -0.789 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.166      ; 1.975      ;
; -0.789 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.729      ;
; -0.783 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.424      ;
; -0.776 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.233      ; 2.004      ;
; -0.775 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; 0.233      ; 2.003      ;
; -0.761 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.171      ; 1.952      ;
; -0.759 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.170      ; 1.949      ;
; -0.758 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.355     ; 1.398      ;
; -0.741 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.385     ; 1.351      ;
; -0.735 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.663      ;
; -0.722 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.650      ;
; -0.722 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.650      ;
; -0.720 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.648      ;
; -0.720 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.648      ;
; -0.717 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.645      ;
; -0.707 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.055     ; 1.647      ;
; -0.705 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.645      ;
; -0.704 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.632      ;
; -0.702 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.630      ;
; -0.702 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.630      ;
; -0.690 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.630      ;
; -0.676 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; 0.233      ; 1.904      ;
; -0.675 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; 0.233      ; 1.903      ;
; -0.671 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.221      ; 1.912      ;
; -0.671 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.221      ; 1.912      ;
; -0.671 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.225      ; 1.916      ;
; -0.662 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.303      ;
; -0.654 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.385     ; 1.264      ;
; -0.652 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.354     ; 1.293      ;
; -0.638 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 1.000        ; -0.068     ; 1.565      ;
; -0.637 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.055     ; 1.577      ;
; -0.635 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.563      ;
; -0.631 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.559      ;
; -0.624 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.564      ;
; -0.622 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.550      ;
; -0.622 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.550      ;
; -0.622 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.550      ;
; -0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 1.000        ; -0.068     ; 1.547      ;
; -0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.548      ;
; -0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.548      ;
; -0.617 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.545      ;
; -0.613 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.541      ;
; -0.608 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.055     ; 1.548      ;
; -0.607 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clock        ; clock       ; 1.000        ; -0.055     ; 1.547      ;
; -0.607 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 1.000        ; -0.055     ; 1.547      ;
; -0.607 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.055     ; 1.547      ;
; -0.604 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.067     ; 1.532      ;
; -0.604 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.532      ;
; -0.602 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.067     ; 1.530      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.323 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 0.768      ;
; 0.334 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 0.000        ; 0.068      ; 0.546      ;
; 0.347 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 0.000        ; 0.055      ; 0.546      ;
; 0.356 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.337      ; 0.862      ;
; 0.369 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.337      ; 0.875      ;
; 0.432 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 0.961      ;
; 0.439 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 0.968      ;
; 0.448 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 0.000        ; 0.067      ; 0.659      ;
; 0.453 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.385      ; 0.982      ;
; 0.460 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.385      ; 0.989      ;
; 0.494 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.705      ;
; 0.497 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.708      ;
; 0.502 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clock        ; clock       ; 0.000        ; 0.068      ; 0.714      ;
; 0.503 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.714      ;
; 0.504 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.068      ; 0.716      ;
; 0.505 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.716      ;
; 0.505 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.716      ;
; 0.506 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.717      ;
; 0.509 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.343      ; 1.021      ;
; 0.509 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.720      ;
; 0.510 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.067      ; 0.721      ;
; 0.512 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.068      ; 0.728      ;
; 0.517 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 0.000        ; 0.068      ; 0.729      ;
; 0.517 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.068      ; 0.729      ;
; 0.518 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.047      ;
; 0.519 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.068      ; 0.731      ;
; 0.519 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.385      ; 1.048      ;
; 0.519 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.068      ; 0.731      ;
; 0.520 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.731      ;
; 0.521 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.068      ; 0.733      ;
; 0.525 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.054      ;
; 0.526 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.385      ; 1.055      ;
; 0.527 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.056      ;
; 0.528 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.057      ;
; 0.529 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clock        ; clock       ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.385      ; 1.061      ;
; 0.534 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 0.000        ; 0.055      ; 0.733      ;
; 0.534 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.063      ;
; 0.535 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.064      ;
; 0.537 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.338      ; 1.044      ;
; 0.539 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.279      ; 0.987      ;
; 0.539 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.385      ; 1.068      ;
; 0.550 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.275      ; 0.994      ;
; 0.551 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.336      ; 1.056      ;
; 0.558 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.340      ; 1.067      ;
; 0.558 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 1.003      ;
; 0.562 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.340      ; 1.071      ;
; 0.562 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.336      ; 1.067      ;
; 0.565 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.338      ; 1.072      ;
; 0.566 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.336      ; 1.071      ;
; 0.571 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.340      ; 1.080      ;
; 0.573 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.334      ; 1.076      ;
; 0.581 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.336      ; 1.086      ;
; 0.581 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.336      ; 1.086      ;
; 0.582 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.334      ; 1.085      ;
; 0.584 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.273      ; 1.026      ;
; 0.585 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.338      ; 1.092      ;
; 0.589 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.040      ;
; 0.590 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 1.035      ;
; 0.593 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 1.038      ;
; 0.594 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.045      ;
; 0.596 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 1.041      ;
; 0.597 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.334      ; 1.100      ;
; 0.597 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.334      ; 1.100      ;
; 0.599 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.273      ; 1.041      ;
; 0.607 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.276      ; 1.052      ;
; 0.608 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.059      ;
; 0.609 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.060      ;
; 0.613 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.064      ;
; 0.613 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.142      ;
; 0.614 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.143      ;
; 0.618 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.069      ;
; 0.620 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.149      ;
; 0.621 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.150      ;
; 0.623 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.834      ;
; 0.623 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.152      ;
; 0.624 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.153      ;
; 0.625 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.154      ;
; 0.628 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.385      ; 1.157      ;
; 0.630 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.159      ;
; 0.631 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 0.000        ; 0.385      ; 1.160      ;
; 0.632 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.385      ; 1.161      ;
; 0.634 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.282      ; 1.085      ;
; 0.635 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.385      ; 1.164      ;
; 0.636 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.847      ;
; 0.641 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.385      ; 1.170      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.390 ; -5.636            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.169 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -70.439                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.390 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.159      ;
; -0.387 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.156      ;
; -0.376 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 1.145      ;
; -0.372 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 1.141      ;
; -0.371 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 1.140      ;
; -0.337 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 1.106      ;
; -0.336 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.105      ;
; -0.334 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.103      ;
; -0.301 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.070      ;
; -0.298 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 1.067      ;
; -0.293 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.062      ;
; -0.267 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; 0.138      ; 1.392      ;
; -0.245 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.014      ;
; -0.243 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.186      ;
; -0.240 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.183      ;
; -0.236 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.179      ;
; -0.233 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.176      ;
; -0.232 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 1.001      ;
; -0.225 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 0.994      ;
; -0.221 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.990      ;
; -0.209 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.978      ;
; -0.203 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; 0.138      ; 1.328      ;
; -0.199 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; 0.138      ; 1.324      ;
; -0.196 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.965      ;
; -0.179 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.122      ;
; -0.175 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.118      ;
; -0.174 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.140      ; 1.323      ;
; -0.174 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.140      ; 1.323      ;
; -0.173 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.135      ; 1.317      ;
; -0.173 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.135      ; 1.317      ;
; -0.173 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.138      ; 1.320      ;
; -0.172 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.123      ; 1.304      ;
; -0.172 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.143      ; 1.324      ;
; -0.172 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.123      ; 1.304      ;
; -0.172 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.126      ; 1.307      ;
; -0.172 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.115      ;
; -0.169 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 1.000        ; 0.139      ; 1.317      ;
; -0.169 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_we_reg                ; clock        ; clock       ; 1.000        ; 0.139      ; 1.317      ;
; -0.169 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_datain_reg0           ; clock        ; clock       ; 1.000        ; 0.142      ; 1.320      ;
; -0.169 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.112      ;
; -0.168 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.111      ;
; -0.165 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.108      ;
; -0.162 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 0.931      ;
; -0.161 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 1.112      ;
; -0.158 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 1.000        ; 0.105      ; 1.272      ;
; -0.155 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.091      ; 1.255      ;
; -0.152 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 1.000        ; 0.137      ; 1.298      ;
; -0.152 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_we_reg               ; clock        ; clock       ; 1.000        ; 0.137      ; 1.298      ;
; -0.152 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_datain_reg0          ; clock        ; clock       ; 1.000        ; 0.140      ; 1.301      ;
; -0.151 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.103      ; 1.263      ;
; -0.146 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 1.097      ;
; -0.144 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 0.913      ;
; -0.137 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.906      ;
; -0.135 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.107      ; 1.251      ;
; -0.135 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; 0.138      ; 1.260      ;
; -0.131 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; 0.138      ; 1.256      ;
; -0.126 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.108      ; 1.243      ;
; -0.119 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 1.000        ; -0.218     ; 0.888      ;
; -0.116 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.885      ;
; -0.111 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.054      ;
; -0.107 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.050      ;
; -0.104 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.047      ;
; -0.101 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.044      ;
; -0.101 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.044      ;
; -0.100 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.043      ;
; -0.100 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.235     ; 0.852      ;
; -0.097 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.040      ;
; -0.097 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 1.040      ;
; -0.097 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.044     ; 1.040      ;
; -0.093 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 1.044      ;
; -0.089 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.036     ; 1.040      ;
; -0.079 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 1.030      ;
; -0.069 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.107      ; 1.185      ;
; -0.067 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; 0.138      ; 1.192      ;
; -0.063 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; 0.138      ; 1.188      ;
; -0.046 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.815      ;
; -0.043 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.986      ;
; -0.041 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 1.000        ; -0.045     ; 0.983      ;
; -0.040 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 1.000        ; -0.036     ; 0.991      ;
; -0.039 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.982      ;
; -0.039 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.982      ;
; -0.037 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 1.000        ; -0.045     ; 0.979      ;
; -0.036 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.979      ;
; -0.035 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.978      ;
; -0.033 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.976      ;
; -0.033 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.976      ;
; -0.033 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.976      ;
; -0.032 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.975      ;
; -0.032 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 0.983      ;
; -0.030 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 1.000        ; -0.096     ; 0.943      ;
; -0.029 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.044     ; 0.972      ;
; -0.027 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 1.000        ; 0.103      ; 1.139      ;
; -0.025 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clock        ; clock       ; 1.000        ; -0.036     ; 0.976      ;
; -0.024 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 1.000        ; -0.059     ; 0.974      ;
; -0.023 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 1.000        ; -0.218     ; 0.792      ;
; -0.023 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 1.000        ; -0.036     ; 0.974      ;
; -0.021 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 1.000        ; -0.036     ; 0.972      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.450      ;
; 0.187 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_non_empty                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|b_full                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.219      ; 0.511      ;
; 0.191 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.219      ; 0.514      ;
; 0.196 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clock        ; clock       ; 0.000        ; 0.045      ; 0.325      ;
; 0.205 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.256 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.384      ;
; 0.264 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.224      ; 0.592      ;
; 0.264 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.584      ;
; 0.267 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.587      ;
; 0.278 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.235      ; 0.597      ;
; 0.281 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.235      ; 0.600      ;
; 0.290 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.615      ;
; 0.295 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.423      ;
; 0.297 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clock        ; clock       ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.624      ;
; 0.299 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.430      ;
; 0.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.179      ; 0.588      ;
; 0.306 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.633      ;
; 0.308 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.218      ; 0.630      ;
; 0.308 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.218      ; 0.630      ;
; 0.308 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clock        ; clock       ; 0.000        ; 0.045      ; 0.438      ;
; 0.309 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.045      ; 0.438      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.635      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.045      ; 0.439      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~portb_address_reg0         ; clock        ; clock       ; 0.000        ; 0.176      ; 0.590      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.438      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.044      ; 0.438      ;
; 0.310 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.592      ;
; 0.313 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.218      ; 0.635      ;
; 0.315 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.216      ; 0.635      ;
; 0.316 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a8~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.642      ;
; 0.317 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.218      ; 0.639      ;
; 0.317 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.638      ;
; 0.319 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.235      ; 0.638      ;
; 0.321 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a10~porta_address_reg0         ; clock        ; clock       ; 0.000        ; 0.218      ; 0.643      ;
; 0.321 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.641      ;
; 0.322 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.235      ; 0.641      ;
; 0.325 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a0~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.221      ; 0.650      ;
; 0.326 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.612      ;
; 0.327 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.608      ;
; 0.327 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.613      ;
; 0.328 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.609      ;
; 0.330 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.216      ; 0.650      ;
; 0.330 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.216      ; 0.650      ;
; 0.330 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.650      ;
; 0.330 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.650      ;
; 0.332 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.618      ;
; 0.332 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.174      ; 0.610      ;
; 0.332 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clock        ; clock       ; 0.000        ; 0.235      ; 0.651      ;
; 0.333 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.614      ;
; 0.333 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.653      ;
; 0.333 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.653      ;
; 0.335 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.621      ;
; 0.335 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clock        ; clock       ; 0.000        ; 0.235      ; 0.654      ;
; 0.338 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.624      ;
; 0.339 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.177      ; 0.620      ;
; 0.339 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.174      ; 0.617      ;
; 0.341 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.627      ;
; 0.342 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a6~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.216      ; 0.662      ;
; 0.349 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.635      ;
; 0.359 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.487      ;
; 0.360 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.646      ;
; 0.361 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.028      ; 0.493      ;
; 0.364 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~portb_address_reg0          ; clock        ; clock       ; 0.000        ; 0.182      ; 0.650      ;
; 0.366 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.028      ; 0.498      ;
; 0.366 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|a_fefifo_2be:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.494      ;
; 0.370 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.028      ; 0.502      ;
; 0.384 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.704      ;
; 0.384 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.704      ;
; 0.385 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.224      ; 0.713      ;
; 0.386 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.028      ; 0.518      ;
; 0.387 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a2~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.028      ; 0.519      ;
; 0.387 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.707      ;
; 0.387 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clock        ; clock       ; 0.000        ; 0.236      ; 0.707      ;
; 0.392 ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; ADC_FIFO:inst|scfifo:scfifo_component|scfifo_hl21:auto_generated|a_dpfifo_or21:dpfifo|altsyncram_ktm1:FIFOram|ram_block1a4~porta_address_reg0          ; clock        ; clock       ; 0.000        ; 0.224      ; 0.720      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.472  ; 0.169 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -1.472  ; 0.169 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -56.097 ; 0.0   ; 0.0      ; 0.0     ; -93.176             ;
;  clock           ; -56.097 ; 0.000 ; N/A      ; N/A     ; -93.176             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aclr                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 561      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 561      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 126   ; 126  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DATA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rdreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DATA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rdreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wrreq      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Aug 07 18:24:59 2022
Info: Command: quartus_sta TP_Final_DSP_FPGA -c TP_Final_DSP_FPGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TP_Final_DSP_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.472             -56.097 clock 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -93.176 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.187             -44.001 clock 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -93.176 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.390              -5.636 clock 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -70.439 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Sun Aug 07 18:25:00 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


