--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 11.500 ns
From           : UART_RX4
To             : UART_RX:instRX4|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.700 ns
From           : UART_RX:instRX4|Valid
To             : ValRX
From Clock     : clk80MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -5.200 ns
From           : UART_RX3
To             : UART_RX:instRX3|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 54.35 MHz ( period = 18.400 ns )
From           : UARTTXBIG:instTX5|delay[2]
To             : UARTTXBIG:instTX5|state.MEGAWAIT
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 59.17 MHz ( period = 16.900 ns )
From           : OrbPacker:instPACKER|WE1
To             : ramM16:instRamM16_2|altdpram:altdpram_component|q[8]~reg_wa8
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX5|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 101

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 101

--------------------------------------------------------------------------------------

