quartus_sh --flow compile top
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar 12 02:44:41 2020
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/legup/legup_repo/examples/extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main/lab/part_a/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File /home/legup/legup_repo/examples/extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main/lab/part_a/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /home/legup/altera/11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 02:44:48 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: memory_controller
    Info (12023): Found entity 3: set_e_fields
    Info (12023): Found entity 4: main
    Info (12023): Found entity 5: ram_dual_port
    Info (12023): Found entity 6: rom_dual_port
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: de4
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(73): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(74): created implicit net for "clk1x_follower"
Info (12127): Elaborating entity "de2" for the top level hierarchy
Warning (10034): Output port "LEDG[7..4]" at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(19142) has no driver
Info (12128): Elaborating entity "hex_digits" for hierarchy "hex_digits:h7"
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Info (12128): Elaborating entity "memory_controller" for hierarchy "top:top_inst|memory_controller:memory_controller_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(140): object "_str_write_enable_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(141): object "_str_write_enable_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(142): object "_str_in_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(143): object "_str_in_b" assigned a value but never read
Info (12128): Elaborating entity "rom_dual_port" for hierarchy "top:top_inst|memory_controller:memory_controller_inst|rom_dual_port:_str"
Warning (10858): Verilog HDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(19087): object ram used but never assigned
Info (12128): Elaborating entity "main" for hierarchy "top:top_inst|main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(18599): object "set_e_fields_memory_controller_out_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(18605): object "set_e_fields_memory_controller_out_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(18607): object "set_e_fields_memory_controller_waitrequest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(18610): object "legup_function_call" assigned a value but never read
Info (12128): Elaborating entity "set_e_fields" for hierarchy "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(646): object "set_e_fields_0_1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(650): object "set_e_fields_2_4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(652): object "set_e_fields_5_6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(654): object "set_e_fields_5_7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(658): object "set_e_fields_5_9_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(660): object "set_e_fields_5_10_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(662): object "set_e_fields_5_11_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(666): object "set_e_fields_5_13_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(668): object "set_e_fields_5_14_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(672): object "set_e_fields_5_16_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(680): object "set_e_fields_5_20_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(684): object "set_e_fields_5_22_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(692): object "set_e_fields_5_26_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(696): object "set_e_fields_28_29_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(698): object "set_e_fields_28_30_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(702): object "set_e_fields_28_32_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(704): object "set_e_fields_28_33_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(706): object "set_e_fields_28_34_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(710): object "set_e_fields_28_36_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(712): object "set_e_fields_28_37_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(716): object "set_e_fields_28_39_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(724): object "set_e_fields_28_43_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(728): object "set_e_fields_28_45_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(736): object "set_e_fields_28_49_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(740): object "set_e_fields_51_52_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(742): object "set_e_fields_51_53_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(746): object "set_e_fields_51_55_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(748): object "set_e_fields_51_56_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(750): object "set_e_fields_51_57_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(754): object "set_e_fields_51_59_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(756): object "set_e_fields_51_60_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(760): object "set_e_fields_51_62_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(768): object "set_e_fields_51_66_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(772): object "set_e_fields_51_68_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(780): object "set_e_fields_51_72_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(784): object "set_e_fields_74_75_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(786): object "set_e_fields_74_76_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(790): object "set_e_fields_74_78_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(792): object "set_e_fields_74_79_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(794): object "set_e_fields_74_80_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(798): object "set_e_fields_74_82_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(800): object "set_e_fields_74_83_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(804): object "set_e_fields_74_85_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(812): object "set_e_fields_74_89_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(816): object "set_e_fields_74_91_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(820): object "set_e_fields_74_93_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(822): object "set_e_fields_74_94_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(824): object "set_e_fields_74_95_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(830): object "set_e_fields_74_97_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(834): object "set_e_fields_99_100_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(836): object "set_e_fields_99_101_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(840): object "set_e_fields_99_103_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(842): object "set_e_fields_99_104_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(844): object "set_e_fields_99_105_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(848): object "set_e_fields_99_107_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(850): object "set_e_fields_99_108_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(854): object "set_e_fields_99_110_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(862): object "set_e_fields_99_114_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(866): object "set_e_fields_99_116_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(870): object "set_e_fields_99_118_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(872): object "set_e_fields_99_119_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(874): object "set_e_fields_99_120_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(880): object "set_e_fields_99_122_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(884): object "set_e_fields_124_125_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(886): object "set_e_fields_124_126_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(890): object "set_e_fields_124_128_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(892): object "set_e_fields_124_129_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(894): object "set_e_fields_124_130_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(898): object "set_e_fields_124_132_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(900): object "set_e_fields_124_133_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(904): object "set_e_fields_124_135_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(908): object "set_e_fields_124_137_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(910): object "set_e_fields_124_138_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(912): object "set_e_fields_124_139_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(918): object "set_e_fields_124_141_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(922): object "set_e_fields_143_144_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(924): object "set_e_fields_143_145_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(928): object "set_e_fields_143_147_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(930): object "set_e_fields_143_148_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(936): object "set_e_fields_143_151_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(938): object "set_e_fields_143_152_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(942): object "set_e_fields_143_154_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(950): object "set_e_fields_143_158_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(954): object "set_e_fields_143_160_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(958): object "set_e_fields_162_163_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(960): object "set_e_fields_162_164_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(964): object "set_e_fields_162_166_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(966): object "set_e_fields_162_167_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(972): object "set_e_fields_162_170_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(974): object "set_e_fields_162_171_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(978): object "set_e_fields_162_173_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(986): object "set_e_fields_162_177_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(990): object "set_e_fields_162_179_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(994): object "set_e_fields_162_181_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(998): object "set_e_fields_183_184_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1000): object "set_e_fields_185_186_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1006): object "set_e_fields_185_189_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1016): object "set_e_fields_185_194_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1020): object "set_e_fields_185_196_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1022): object "set_e_fields_185_197_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1024): object "set_e_fields_198_199_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1026): object "set_e_fields_200_201_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1028): object "set_e_fields_200_202_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1030): object "set_e_fields_200_203_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1034): object "set_e_fields_200_205_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1040): object "set_e_fields_200_208_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1046): object "set_e_fields_211_212_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1048): object "set_e_fields_211___reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1050): object "set_e_fields_211_213_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1052): object "set_e_fields_211_214_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1054): object "set_e_fields_215_216_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1056): object "set_e_fields_215_217_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1058): object "set_e_fields_215__4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1060): object "set_e_fields_215_218_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1062): object "set_e_fields_215_219_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1064): object "set_e_fields_220_221_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1066): object "set_e_fields_220_222_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1068): object "set_e_fields_220__5_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1070): object "set_e_fields_220_223_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1072): object "set_e_fields_220_224_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1074): object "set_e_fields_225_226_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1076): object "set_e_fields_225_227_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1078): object "set_e_fields_225_228_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1080): object "set_e_fields_225_229_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1082): object "set_e_fields_225_230_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1084): object "set_e_fields_231_232_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1086): object "set_e_fields_231_233_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1090): object "set_e_fields_235_236_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1092): object "set_e_fields_235_237_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1096): object "set_e_fields_235_239_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1100): object "set_e_fields_235_241_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1106): object "set_e_fields_235_244_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1110): object "set_e_fields_235_246_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1118): object "set_e_fields_235_250_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1124): object "set_e_fields_235_253_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1130): object "set_e_fields_256_257_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1132): object "set_e_fields_256__6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1134): object "set_e_fields_256_258_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1136): object "set_e_fields_256_259_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1138): object "set_e_fields_260_261_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1140): object "set_e_fields_260_262_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1142): object "set_e_fields_260__7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1144): object "set_e_fields_260_263_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1146): object "set_e_fields_260_264_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1148): object "set_e_fields_265_266_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1150): object "set_e_fields_265_267_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1152): object "set_e_fields_265__8_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1154): object "set_e_fields_265_268_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1156): object "set_e_fields_265_269_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1158): object "set_e_fields_270_271_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1160): object "set_e_fields_270_272_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1162): object "set_e_fields_270_273_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1164): object "set_e_fields_270_274_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1166): object "set_e_fields_270_275_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1168): object "set_e_fields_276_277_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1170): object "set_e_fields_276_278_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1174): object "set_e_fields_280_281_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1176): object "set_e_fields_280_282_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1180): object "set_e_fields_280_284_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1182): object "set_e_fields_280_285_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1184): object "set_e_fields_280_286_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1188): object "set_e_fields_280_288_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1190): object "set_e_fields_280_289_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1194): object "set_e_fields_280_291_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1196): object "set_e_fields_280_292_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1200): object "set_e_fields_280_294_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1206): object "set_e_fields_280_297_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1210): object "set_e_fields_299_300_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1212): object "set_e_fields_299_301_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1216): object "set_e_fields_299_303_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1218): object "set_e_fields_299_304_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1220): object "set_e_fields_299_305_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1224): object "set_e_fields_299_307_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1226): object "set_e_fields_299_308_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1230): object "set_e_fields_299_310_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1232): object "set_e_fields_299_311_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1236): object "set_e_fields_299_313_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1242): object "set_e_fields_299_316_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1246): object "set_e_fields_318_319_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1248): object "set_e_fields_318_320_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1250): object "set_e_fields_318_321_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1252): object "set_e_fields_318_322_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1254): object "set_e_fields_318_323_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1256): object "set_e_fields_318_324_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1258): object "set_e_fields_318_325_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1260): object "set_e_fields_318_326_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1266): object "set_e_fields_318_328_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1268): object "set_e_fields_318_329_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1272): object "set_e_fields_331_332_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1274): object "set_e_fields_331_333_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1278): object "set_e_fields_331_335_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1280): object "set_e_fields_331_336_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1282): object "set_e_fields_331_337_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1286): object "set_e_fields_331_339_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1288): object "set_e_fields_331_340_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1292): object "set_e_fields_331_342_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1296): object "set_e_fields_331_344_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1298): object "set_e_fields_331_345_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1300): object "set_e_fields_331_346_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1306): object "set_e_fields_331_348_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1310): object "set_e_fields_350_351_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1312): object "set_e_fields_350_352_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1316): object "set_e_fields_350_354_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1318): object "set_e_fields_350_355_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1320): object "set_e_fields_350_356_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1326): object "set_e_fields_350_359_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1330): object "set_e_fields_350_361_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1336): object "set_e_fields_350_364_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1340): object "set_e_fields_350_366_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1344): object "set_e_fields_350_368_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1346): object "set_e_fields_350_369_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1348): object "set_e_fields_350_370_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1354): object "set_e_fields_350_372_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1358): object "set_e_fields_374_375_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1360): object "set_e_fields_374_376_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1362): object "set_e_fields_374_377_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1364): object "set_e_fields_374_378_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1366): object "set_e_fields_374_379_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1368): object "set_e_fields_374_380_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1370): object "set_e_fields_374_381_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1372): object "set_e_fields_374_382_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1378): object "set_e_fields_374_384_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1380): object "set_e_fields_374_385_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1384): object "set_e_fields_387_388_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1386): object "set_e_fields_387_389_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1390): object "set_e_fields_387_391_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1392): object "set_e_fields_387_392_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1394): object "set_e_fields_387_393_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1398): object "set_e_fields_387_395_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1400): object "set_e_fields_387_396_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1404): object "set_e_fields_387_398_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1406): object "set_e_fields_387_399_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1410): object "set_e_fields_387_401_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1412): object "set_e_fields_387_402_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1414): object "set_e_fields_387_403_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1416): object "set_e_fields_387_404_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1422): object "set_e_fields_387_407_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1426): object "set_e_fields_387_409_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1430): object "set_e_fields_411_412_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1432): object "set_e_fields_413_414_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1434): object "set_e_fields_413_415_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1438): object "set_e_fields_413_417_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1440): object "set_e_fields_413_418_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1442): object "set_e_fields_413_419_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1448): object "set_e_fields_413_422_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1450): object "set_e_fields_413_423_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1454): object "set_e_fields_413_425_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1460): object "set_e_fields_413_428_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1464): object "set_e_fields_413_430_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1472): object "set_e_fields_413_434_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1476): object "set_e_fields_413_436_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1484): object "set_e_fields_413_440_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1488): object "set_e_fields_413_442_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1496): object "set_e_fields_413_446_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1500): object "set_e_fields_448_449_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1502): object "set_e_fields_448_450_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1506): object "set_e_fields_448_452_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1508): object "set_e_fields_448_453_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1510): object "set_e_fields_448_454_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1514): object "set_e_fields_448_456_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1516): object "set_e_fields_448_457_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1520): object "set_e_fields_448_459_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1528): object "set_e_fields_448_463_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1532): object "set_e_fields_448_465_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1540): object "set_e_fields_448_469_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1544): object "set_e_fields_471_472_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1546): object "set_e_fields_471_473_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1550): object "set_e_fields_471_475_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1552): object "set_e_fields_471_476_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1554): object "set_e_fields_471_477_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1558): object "set_e_fields_471_479_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1560): object "set_e_fields_471_480_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1564): object "set_e_fields_471_482_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1572): object "set_e_fields_471_486_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.v(1576): object "set_e_fields_488_489_reg" assigned a value but never read
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to top.de20.rtl.mif
Info (12130): Elaborated megafunction instantiation "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0"
Info (12133): Instantiated megafunction "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "top.de20.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lu.tdf
    Info (12023): Found entity 1: altsyncram_7lu
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|cur_state[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "top:top_inst|main:main_inst|cur_state~6" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/legup/legup_repo/examples/extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main/lab/part_a/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 27 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 371 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Thu Mar 12 02:45:54 2020
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:05
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 02:45:58 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "top"
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc'
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Thu Mar 12 02:46:30 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:31
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 02:46:36 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info: *******************************************************************
Info: Running Quartus II 32-bit Assembler
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 02:46:38 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332104): Reading SDC File: 'extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc'
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at extr_.radare2librasmarchppclibvlevle.c_set_e_fields_with_main.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.562      -123.234 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -98.760 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.562
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.562 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): To Node      : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.733      2.733  R        clock network delay
    Info (332115):      2.942      0.209     uTco  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115):      5.935      2.993 RR  CELL  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|portadataout[1]
    Info (332115):      6.899      0.964 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state~19|datad
    Info (332115):      7.049      0.150 RR  CELL  top_inst|main_inst|set_e_fields_inst|cur_state~19|combout
    Info (332115):      8.118      1.069 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|portaaddr[0]
    Info (332115):      8.260      0.142 RR  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.733      2.733  R        clock network delay
    Info (332115):      3.698     -0.035     uTsu  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.260
    Info (332115): Data Required Time :     3.698
    Info (332115): Slack              :    -4.562 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): To Node      : top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.684      2.684  R        clock network delay
    Info (332115):      2.934      0.250     uTco  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115):      2.934      0.000 RR  CELL  top_inst|main_inst|set_e_fields_start|regout
    Info (332115):      2.934      0.000 RR    IC  top_inst|main_inst|set_e_fields_start~0|datac
    Info (332115):      3.257      0.323 RR  CELL  top_inst|main_inst|set_e_fields_start~0|combout
    Info (332115):      3.257      0.000 RR    IC  top_inst|main_inst|set_e_fields_start|datain
    Info (332115):      3.341      0.084 RR  CELL  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.684      2.684  R        clock network delay
    Info (332115):      2.950      0.266      uTh  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.341
    Info (332115): Data Required Time :     2.950
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.423
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.423 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.999      0.999 RR  CELL  CLOCK_50|combout
    Info (332113):      1.117      0.118 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.117      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.072      0.955 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.733      0.661 RR  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           CLOCK_50
    Info (332113):      1.499      0.999 FF  CELL  CLOCK_50|combout
    Info (332113):      1.617      0.118 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.617      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.572      0.955 FF    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      3.233      0.661 FF  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     1.923
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -1.423 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.092       -54.523 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -98.760 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.092
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.092 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): To Node      : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a4~porta_address_reg1
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.713      1.713  R        clock network delay
    Info (332115):      1.835      0.122     uTco  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115):      3.750      1.915 RR  CELL  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      4.209      0.459 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state~20|datad
    Info (332115):      4.268      0.059 RR  CELL  top_inst|main_inst|set_e_fields_inst|cur_state~20|combout
    Info (332115):      4.731      0.463 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a4|portaaddr[1]
    Info (332115):      4.817      0.086 RR  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a4~porta_address_reg1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.726      1.726  R        clock network delay
    Info (332115):      2.725     -0.001     uTsu  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a4~porta_address_reg1
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.817
    Info (332115): Data Required Time :     2.725
    Info (332115): Slack              :    -2.092 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): To Node      : top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.659      1.659  R        clock network delay
    Info (332115):      1.800      0.141     uTco  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115):      1.800      0.000 RR  CELL  top_inst|main_inst|set_e_fields_start|regout
    Info (332115):      1.800      0.000 RR    IC  top_inst|main_inst|set_e_fields_start~0|datac
    Info (332115):      1.984      0.184 RR  CELL  top_inst|main_inst|set_e_fields_start~0|combout
    Info (332115):      1.984      0.000 RR    IC  top_inst|main_inst|set_e_fields_start|datain
    Info (332115):      2.026      0.042 RR  CELL  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.659      1.659  R        clock network delay
    Info (332115):      1.811      0.152      uTh  top:top_inst|main:main_inst|set_e_fields_start
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.026
    Info (332115): Data Required Time :     1.811
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -1.423
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -1.423 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.581      0.581 RR  CELL  CLOCK_50|combout
    Info (332113):      0.652      0.071 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      0.652      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.286      0.634 RR    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      1.713      0.427 RR  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           CLOCK_50
    Info (332113):      1.081      0.581 FF  CELL  CLOCK_50|combout
    Info (332113):      1.152      0.071 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.152      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.786      0.634 FF    IC  top_inst|main_inst|set_e_fields_inst|cur_state_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.213      0.427 FF  CELL  top:top_inst|main:main_inst|set_e_fields:set_e_fields_inst|altsyncram:cur_state_rtl_0|altsyncram_7lu:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     1.923
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -1.423 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 304 megabytes
    Info: Processing ended: Thu Mar 12 02:46:51 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Thu Mar 12 02:46:58 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:12
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info (293000): Quartus II Full Compilation was successful. 0 errors, 732 warnings
Info (23030): Evaluation of Tcl script /home/legup/altera/11.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 732 warnings
    Info: Peak virtual memory: 110 megabytes
    Info: Processing ended: Thu Mar 12 02:46:59 2020
    Info: Elapsed time: 00:02:18
    Info: Total CPU time (on all processors): 00:02:15
