INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ysfyi/Desktop/pldlab_project/q_6/q_6.srcs/sources_1/new/n_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'n_bit_adder'
