
# Messages from "go new"


# Messages from "go analyze"

# Info: Branching solution 'UNET_IP::batchnorm_relu.v3' at state 'new' (PRJ-2)
UNET_IP::batchnorm_relu.v3
go analyze
# Info: Starting transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3' (SOL-8)
Front End called with arguments: -I/home/raid7_2/user12/r12016/asoc/final/hls -- /home/raid7_2/user12/r12016/asoc/final/hls/main.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Info: Running transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 25.05 seconds, memory usage 6759268kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 33.40 seconds, memory usage 6759268kB, peak memory usage 6890340kB (SOL-15)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: trailing comma is nonstandard (CRD-228)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Running transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 55.72 seconds, memory usage 6824804kB, peak memory usage 6890340kB (SOL-15)
# Warning: Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Info: Running transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 82.79 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
Pragma 'hls_design<top>' detected on class 'UNET_IP::main' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Running transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 93.02 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Completed transformation 'analyze' on solution 'UNET_IP::batchnorm_relu.v3': elapsed time 93.59 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-9)

# Messages from "go compile"

# Info: Branching solution 'solution.v1' at state 'analyze' (PRJ-2)
solution design set UNET_IP::batchnorm_relu -block (HC-8)
solution design set UNET_IP::tranconv2d -top
solution design set UNET_IP::tranconv2d -top (HC-8)
go compile
# Info: Starting transformation 'compile' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 25.70 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 34.45 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
Generating synthesis internal form... (CIN-3)
Found top design routine 'UNET_IP::tranconv2d' specified by directive (CIN-52)
# Warning: Instantiating global variable 'filters_pretrain' which may be accessed outside this scope (CIN-18)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 56.26 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 82.32 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 88.01 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 113.37 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 140.66 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 147.45 seconds, memory usage 6890340kB, peak memory usage 6890340kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 169.83 seconds, memory usage 6922456kB, peak memory usage 6922456kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 196.60 seconds, memory usage 6922456kB, peak memory usage 6922456kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 204.33 seconds, memory usage 6922456kB, peak memory usage 6922456kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 229.27 seconds, memory usage 6966200kB, peak memory usage 6966200kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 258.36 seconds, memory usage 6966200kB, peak memory usage 6966200kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 270.44 seconds, memory usage 6966200kB, peak memory usage 6966200kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 292.14 seconds, memory usage 6966200kB, peak memory usage 6966200kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 321.41 seconds, memory usage 7220972kB, peak memory usage 7228344kB (SOL-15)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 331.71 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Inlining member function 'UNET_IP::tranconv2d::tranconv2d' on object '' (CIN-64)
Synthesizing method 'UNET_IP::tranconv2d::run_tran' (CIN-13)
Inlining member function 'UNET_IP::tranconv2d::run_tran' on object '' (CIN-64)
Optimizing block '/UNET_IP::tranconv2d' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'height' is only used as an input. (OPT-10)
INOUT port 'width' is only used as an input. (OPT-10)
INOUT port 'kernel_size' is only used as an input. (OPT-10)
INOUT port 'filter_offset' is only used as an input. (OPT-10)
INOUT port 'in_channels' is only used as an input. (OPT-10)
INOUT port 'out_channels' is only used as an input. (OPT-10)
INOUT port 'stride' is only used as an input. (OPT-10)
# Info: Partition '/UNET_IP::tranconv2d/constructor' is found empty and is optimized away. (OPT-12)
# Info: Running transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 355.86 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Design 'UNET_IP::tranconv2d' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls/tranconv2d.h, using $PROJECT_HOME/../hls/main.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/raid7_2/user12/r12016/asoc/final/catapult2/Catapult/UNET_IP_tranconv2d.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'UNET_IP::tranconv2d.v1': elapsed time 369.71 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 78, Real ops = 51, Vars = 20 (SOL-21)

# Messages from "go libraries"

go libraries
# Info: Starting transformation 'libraries' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'UNET_IP::tranconv2d.v1': elapsed time 2.69 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 78, Real ops = 51, Vars = 20 (SOL-21)

# Messages from "go assembly"

go assembly
# Info: Starting transformation 'assembly' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
# Warning: Reducing the number of bits used to represent array elements of 'UNET_IP::filters_pretrain.rom', from '8' bits to '5' bits. (MEM-87)
# Info: Completed transformation 'assembly' on solution 'UNET_IP::tranconv2d.v1': elapsed time 2.95 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 79, Real ops = 52, Vars = 23 (SOL-21)

# Messages from "go architect"

directive set /UNET_IP::tranconv2d/run_tran/LOOP_RESET -PIPELINE_INIT_INTERVAL 1
/UNET_IP::tranconv2d/run_tran/LOOP_RESET/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_RESET' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_Y' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_X' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_WIDTH' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_HEIGHT' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_IN' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/LOOP_OUT' is left rolled. (LOOP-4)
Loop '/UNET_IP::tranconv2d/run_tran/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'UNET_IP::tranconv2d.v1': elapsed time 1.09 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 97, Real ops = 52, Vars = 32 (SOL-21)
# Info: Starting transformation 'memories' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Memory Resource '/UNET_IP::tranconv2d/input:rsc' (from var: input) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32768 x 12). (MEM-4)
Memory Resource '/UNET_IP::tranconv2d/output:rsc' (from var: output) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 32768 x 12). (MEM-4)
I/O-Port Resource '/UNET_IP::tranconv2d/height:rsc' (from var: height) mapped to 'ccs_ioport.ccs_in' (size: 7). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/width:rsc' (from var: width) mapped to 'ccs_ioport.ccs_in' (size: 7). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/kernel_size:rsc' (from var: kernel_size) mapped to 'ccs_ioport.ccs_in' (size: 2). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/filter_offset:rsc' (from var: filter_offset) mapped to 'ccs_ioport.ccs_in' (size: 20). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/in_channels:rsc' (from var: in_channels) mapped to 'ccs_ioport.ccs_in' (size: 7). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/out_channels:rsc' (from var: out_channels) mapped to 'ccs_ioport.ccs_in' (size: 7). (MEM-2)
I/O-Port Resource '/UNET_IP::tranconv2d/stride:rsc' (from var: stride) mapped to 'ccs_ioport.ccs_in' (size: 3). (MEM-2)
ROM Resource '/UNET_IP::tranconv2d/UNET_IP::filters_pretrain.rom:rsc' (from var: UNET_IP::filters_pretrain.rom#3) mapped to 'Xilinx_ROMS.mgc_rom' (size: 485120 x 5). (MEM-10)
# Info: Completed transformation 'memories' on solution 'UNET_IP::tranconv2d.v1': elapsed time 3.81 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 105, Real ops = 52, Vars = 37 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'UNET_IP::tranconv2d.v1': elapsed time 0.77 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 105, Real ops = 52, Vars = 37 (SOL-21)
# Info: Starting transformation 'architect' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Design 'UNET_IP::tranconv2d' contains '72' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'UNET_IP::tranconv2d.v1': elapsed time 11.23 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 191, Real ops = 72, Vars = 52 (SOL-21)

# Messages from "go allocate"

go extract
# Info: Starting transformation 'allocate' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/UNET_IP::tranconv2d/run_tran' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_Y' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_X' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_WIDTH' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_HEIGHT' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_IN' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_OUT' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/LOOP_RESET' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/UNET_IP::tranconv2d/run_tran/run_tran:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/UNET_IP::tranconv2d/run_tran' (total length 216469 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/UNET_IP::tranconv2d/run_tran': Latency = 216461, Area (Datapath, Register, Total) = 402789.00, 0.00, 402789.00 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/UNET_IP::tranconv2d/run_tran': Latency = 266384, Area (Datapath, Register, Total) = 398134.00, 0.00, 398134.00 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'UNET_IP::tranconv2d.v1': elapsed time 10.58 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 191, Real ops = 72, Vars = 52 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/UNET_IP::tranconv2d/run_tran' (CRAAS-1)
Global signal 'input:rsc.q' added to design 'UNET_IP::tranconv2d' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.re' added to design 'UNET_IP::tranconv2d' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.radr' added to design 'UNET_IP::tranconv2d' for component 'input:rsci' (LIB-3)
Global signal 'output:rsc.q' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.re' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.radr' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.we' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.d' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.wadr' added to design 'UNET_IP::tranconv2d' for component 'output:rsci' (LIB-3)
Global signal 'height:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'height:rsci' (LIB-3)
Global signal 'width:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'width:rsci' (LIB-3)
Global signal 'kernel_size:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'kernel_size:rsci' (LIB-3)
Global signal 'filter_offset:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'filter_offset:rsci' (LIB-3)
Global signal 'in_channels:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'in_channels:rsci' (LIB-3)
Global signal 'out_channels:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'out_channels:rsci' (LIB-3)
Global signal 'stride:rsc.dat' added to design 'UNET_IP::tranconv2d' for component 'stride:rsci' (LIB-3)
Global signal 'input.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'input.triosy:obj' (LIB-3)
Global signal 'output.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'output.triosy:obj' (LIB-3)
Global signal 'height.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'height.triosy:obj' (LIB-3)
Global signal 'width.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'width.triosy:obj' (LIB-3)
Global signal 'kernel_size.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'kernel_size.triosy:obj' (LIB-3)
Global signal 'filter_offset.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'filter_offset.triosy:obj' (LIB-3)
Global signal 'in_channels.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'in_channels.triosy:obj' (LIB-3)
Global signal 'out_channels.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'out_channels.triosy:obj' (LIB-3)
Global signal 'stride.triosy.lz' added to design 'UNET_IP::tranconv2d' for component 'stride.triosy:obj' (LIB-3)
# Info: Loop '/UNET_IP::tranconv2d/run_tran/LOOP_RESET' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Running transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1': elapsed time 17.88 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1': elapsed time 46.00 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1': elapsed time 53.91 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1': elapsed time 78.51 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'UNET_IP::tranconv2d.v1': elapsed time 87.03 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 761, Real ops = 75, Vars = 140 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'UNET_IP::tranconv2d.v1': elapsed time 9.96 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 529, Real ops = 242, Vars = 161 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'UNET_IP::tranconv2d.v1': elapsed time 8.40 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 504, Real ops = 179, Vars = 426 (SOL-21)
# Info: Starting transformation 'extract' on solution 'UNET_IP::tranconv2d.v1' (SOL-8)
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 24.29 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Report written to file 'rtl.rpt'
ROM component 'mgc_rom(11,485120,5,1)' initialization mode: inline_init. (MEM-76)
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_UNET_IP_tranconv2d.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl_UNET_IP_tranconv2dmgc_rom_11_485120_5_1.vhdl
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 48.69 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 57.39 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 78.74 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/final/catapult2/Catapult/UNET_IP_tranconv2d.v1/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl_UNET_IP_tranconv2dmgc_rom_11_485120_5_1.vhdl
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 106.01 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 113.98 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/final/catapult2/Catapult/UNET_IP_tranconv2d.v1/concat_sim_rtl.vhdl
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 135.55 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls/tranconv2d.h, using $PROJECT_HOME/../hls/main.h for header dependencies.
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
ROM component 'mgc_rom(11,485120,5,1)' initialization mode: inline_init. (MEM-76)
Generating SCVerify ccs_wrapper_UNET_IP_tranconv2d.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl_UNET_IP_tranconv2dmgc_rom_11_485120_5_1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/final/catapult2/Catapult/UNET_IP_tranconv2d.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl_UNET_IP_tranconv2dmgc_rom_11_485120_5_1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/final/catapult2/Catapult/UNET_IP_tranconv2d.v1/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 157.50 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 164.63 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Running transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 187.63 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'UNET_IP::tranconv2d.v1': elapsed time 190.45 seconds, memory usage 7286508kB, peak memory usage 7286508kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 504, Real ops = 188, Vars = 155 (SOL-21)
