Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  9 12:32:13 2016
| Host         : dmlab01 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Generator_timing_summary_routed.rpt -rpx Generator_timing_summary_routed.rpx
| Design       : Generator
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.526        0.000                      0                   64        0.259        0.000                      0                   64        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.526        0.000                      0                   64        0.259        0.000                      0                   64        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.589ns (19.083%)  route 2.497ns (80.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.812     7.727    sel
    SLICE_X1Y60          FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.312    14.372    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.268    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.352    14.253    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.589ns (19.083%)  route 2.497ns (80.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.812     7.727    sel
    SLICE_X1Y60          FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.312    14.372    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.268    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.352    14.253    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.589ns (19.083%)  route 2.497ns (80.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.812     7.727    sel
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.312    14.372    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.268    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.352    14.253    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.589ns (19.083%)  route 2.497ns (80.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.812     7.727    sel
    SLICE_X1Y60          FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.312    14.372    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.268    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.352    14.253    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.589ns (18.383%)  route 2.615ns (81.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.929     7.844    sel
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.310    14.370    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[12]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.168    14.408    slow_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.589ns (18.383%)  route 2.615ns (81.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.929     7.844    sel
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.310    14.370    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[13]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.168    14.408    slow_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.589ns (18.383%)  route 2.615ns (81.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.929     7.844    sel
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.310    14.370    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[14]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.168    14.408    slow_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.589ns (18.383%)  route 2.615ns (81.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 14.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.929     7.844    sel
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.310    14.370    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  slow_counter_reg[15]/C
                         clock pessimism              0.241    14.611    
                         clock uncertainty           -0.035    14.576    
    SLICE_X0Y63          FDRE (Setup_fdre_C_CE)      -0.168    14.408    slow_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.589ns (19.035%)  route 2.505ns (80.965%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.820     7.734    sel
    SLICE_X0Y62          FDRE                                         r  slow_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.311    14.371    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  slow_counter_reg[10]/C
                         clock pessimism              0.241    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.168    14.409    slow_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.589ns (19.035%)  route 2.505ns (80.965%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 14.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.139    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.220 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.420     4.640    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.379     5.019 r  counter_reg[14]/Q
                         net (fo=2, routed)           1.163     6.182    counter_reg[14]
    SLICE_X0Y59          LUT6 (Prop_lut6_I5_O)        0.105     6.287 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.523     6.810    counter[0]_i_3_n_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.105     6.915 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.820     7.734    sel
    SLICE_X0Y62          FDRE                                         r  slow_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         1.384    11.384 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.983    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.060 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.311    14.371    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  slow_counter_reg[11]/C
                         clock pessimism              0.241    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.168    14.409    slow_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  6.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.789    counter_reg[7]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[4]_i_1_n_4
    SLICE_X1Y58          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.532    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.789    counter_reg[15]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[12]_i_1_n_4
    SLICE_X1Y60          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.048    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.516     1.532    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.637    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.791    counter_reg[11]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    counter_reg[8]_i_1_n_4
    SLICE_X1Y59          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.791    counter_reg[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.899    counter_reg[0]_i_2_n_4
    SLICE_X1Y57          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.117     1.791    counter_reg[2]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.902    counter_reg[0]_i_2_n_5
    SLICE_X1Y57          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.118     1.792    counter_reg[10]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    counter_reg[8]_i_1_n_5
    SLICE_X1Y59          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.118     1.792    counter_reg[6]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    counter_reg[4]_i_1_n_5
    SLICE_X1Y58          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.788    counter_reg[4]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    counter_reg[4]_i_1_n_7
    SLICE_X1Y58          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.533    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.115     1.789    counter_reg[8]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    counter_reg[8]_i_1_n_7
    SLICE_X1Y59          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.049    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.638    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.918    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.532    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.788    counter_reg[12]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    counter_reg[12]_i_1_n_7
    SLICE_X1Y60          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D4                   IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.159    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.048    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.532    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.637    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     slow_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     slow_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     slow_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     slow_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     slow_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     slow_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y57     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     counter_reg[15]/C



