NDContentPage.OnToolTipsLoaded({321:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype321\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers in a block by executing the uvm_reg_single_access_seq sequence on every register within it.</div></div>",469:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype469\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_sequence<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div></div><div class=\"TTSummary\">This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</div></div>",556:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype556\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all memories in a block by executing the uvm_mem_single_access_seq sequence on every memory within it.</div></div>"});