{"generate.platform":[{"uri":"C:\\Verilog-lab\\AXI_UART_SW\\platform\\vitis-comp.json","md5":"4f469f0e4be0ff608fa055bab09f78df"},{"uri":"C:\\Verilog-lab\\AXI_UART_SW\\platform\\zynq_fsbl\\zynq_fsbl_bsp\\bsp.yaml","md5":"e5464e3165f313f0d0c57c82d714a349"},{"uri":"C:\\Verilog-lab\\AXI_UART_SW\\platform\\ps7_cortexa9_0\\standalone_ps7_cortexa9_0\\bsp\\bsp.yaml","md5":"10375b1845ad732e539ce95c0adf6529"}]}