0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/i2c_slave/i2c_slave.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/i2c_slave/i2c_slave.srcs/sources_1/new/start_stop_detector.sv,1749182726,systemVerilog,,C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/i2c_slave/i2c_slave.srcs/sources_1/new/tb_i2c_start_stop_detector.sv,,start_stop_detector,,uvm,,,,,,
C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/Pynq/i2c_slave/i2c_slave.srcs/sources_1/new/tb_i2c_start_stop_detector.sv,1749183002,systemVerilog,,,,tb_start_stop_detector,,uvm,,,,,,
