--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.302(F)|    1.851(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |   -0.113(R)|    0.385(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    1.494(R)|    0.993(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    1.899(R)|    0.701(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    0.536(R)|    0.157(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    0.632(R)|    0.863(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    2.020(R)|    0.755(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.723(R)|    1.116(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.016(R)|    0.389(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    1.450(R)|    0.739(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.817(R)|    1.089(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.236(R)|    0.508(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.316(R)|    1.588(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.113(R)|    1.385(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.628(R)|    1.900(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -0.700(R)|    0.972(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.299(R)|    1.571(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|    0.028(R)|    0.244(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.475(R)|    0.361(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    4.263(R)|   -1.700(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    0.828(R)|   -0.556(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    1.013(R)|   -0.741(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    0.860(R)|   -0.588(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |    0.391(R)|   -0.119(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.491(R)|   -0.219(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    0.394(R)|   -0.122(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.387(R)|   -0.115(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    0.166(R)|    0.106(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.495(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.180(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.997(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.162(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.848(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.856(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.417(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.077(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.229(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.087(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.075(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.504(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.707(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   17.713(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.705(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   14.013(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   13.913(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   14.170(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   14.398(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.233(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   14.388(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   14.054(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.296(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.887(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.500(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.678(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.462(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.764(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.780(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |   10.086(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.796(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.098(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |    9.451(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.430(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.050(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.135(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.470(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.790(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.108(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.092(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.816(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.140(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.601(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   11.037(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.031(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.010(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.659(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.710(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.744(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.120(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.794(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.798(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |    9.776(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |    9.775(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.414(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.415(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.433(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.313(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.173(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.179(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.756(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.774(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.776(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.339(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.510(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.142(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   14.962(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   13.992(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   14.227(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   13.589(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   12.746(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   12.822(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   12.715(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   13.386(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   16.257(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   17.393(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.130(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   18.102(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.129(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   17.870(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.647(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   16.418(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.123(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   20.048(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.638(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   19.100(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.664(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   19.862(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.080(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   20.125(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.859(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.247(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   20.240(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.013(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   19.737(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.792(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   20.162(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.907(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   19.916(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.255(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   15.893(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.883|         |   12.362|    4.043|
clock_27mhz    |    2.869|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.908|         |         |         |
clock_27mhz    |   20.167|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.663|
clock_27mhz    |vga_out_pixel_clock|   11.453|
---------------+-------------------+---------+


Analysis completed Thu Dec  7 12:43:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



