{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458656274119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458656274125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 14:17:53 2016 " "Processing started: Tue Mar 22 14:17:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458656274125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656274125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off standard_deviation -c standard_deviation_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off standard_deviation -c standard_deviation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656274125 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458656275086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_deviation_top.sv(100) " "Verilog HDL information at standard_deviation_top.sv(100): always construct contains both blocking and non-blocking assignments" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458656287559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_deviation_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file standard_deviation_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 standard_deviation_top " "Found entity 1: standard_deviation_top" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287561 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_collector " "Found entity 2: data_collector" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287561 ""} { "Info" "ISGN_ENTITY_NAME" "3 standard_deviation " "Found entity 3: standard_deviation" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287561 ""} { "Info" "ISGN_ENTITY_NAME" "4 output_data " "Found entity 4: output_data" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/fifo.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbasetrxd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbasetrxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tenbasetrxd " "Found entity 1: tenbasetrxd" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287569 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287569 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287569 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbasetxd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbasetxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TENBASET_TxD " "Found entity 1: TENBASET_TxD" {  } { { "tenbasetxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetxd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 3 3 " "Found 3 design units, including 3 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_alt_sqrt_block_rcb " "Found entity 1: sqrt_alt_sqrt_block_rcb" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287686 ""} { "Info" "ISGN_ENTITY_NAME" "2 sqrt_altfp_sqrt_4jc " "Found entity 2: sqrt_altfp_sqrt_4jc" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 1266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287686 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt " "Found entity 3: sqrt" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 2469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656287686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdreq tenbasetrxd.v(62) " "Verilog HDL Implicit Net warning at tenbasetrxd.v(62): created implicit net for \"rdreq\"" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458656287686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdempty tenbasetrxd.v(62) " "Verilog HDL Implicit Net warning at tenbasetrxd.v(62): created implicit net for \"rdempty\"" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458656287686 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sqrt_count standard_deviation_top.sv(144) " "Verilog HDL error at standard_deviation_top.sv(144): object \"sqrt_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 144 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1458656287696 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sqrt_count standard_deviation_top.sv(146) " "Verilog HDL error at standard_deviation_top.sv(146): object \"sqrt_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 146 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1458656287696 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sqrt_count standard_deviation_top.sv(153) " "Verilog HDL error at standard_deviation_top.sv(153): object \"sqrt_count\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 153 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1458656287696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tiberius-robot/verilog/standard_deviation/output_files/standard_deviation_top.map.smsg " "Generated suppressed messages file D:/tiberius-robot/verilog/standard_deviation/output_files/standard_deviation_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458656287782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 22 14:18:07 2016 " "Processing ended: Tue Mar 22 14:18:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458656287782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458656287782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458656287782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656287782 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656288418 ""}
