# 05. Register Allocation & Stack Management

**Overview**

Register allocation maps virtual registers in the LIR to physical registers on the target machine, while stack management handles spills and frame layout. This section defines the data structures, algorithms, and hooks for efficient allocation, spill code insertion, frame construction, and validation.

---

## 5.1 Goals & Responsibilities

* **Minimize Spills**: Allocate as many virtual registers as possible to physical registers to reduce memory traffic.
* **Preserve Semantic Correctness**: Ensure live values are correctly maintained across blocks and calls.
* **Optimize for Locality**: Favor coalescing and adjacency of uses to reduce move instructions.
* **Frame Layout**: Compute stack frame size, alignments, and assign slots for spills, saved registers, and local temporaries.
* **Extensibility**: Allow custom cost models, spill heuristics, and target‐specific register sets.

---

## 5.2 Core Data Structures

```rust
/// Physical register identifier (e.g., RAX, R1, etc.).
enum PhysReg { /* target‐specific variants */ }

/// A node in the interference graph representing a virtual register.
struct RegNode {
    vreg: Reg,                   // virtual register
    neighbors: HashSet<Reg>,     // interfering vregs
}

/// Interference graph for register allocation.
struct InterferenceGraph {
    nodes: HashMap<Reg, RegNode>,
    phys_regs: Vec<PhysReg>,      // available hardware registers
}

/// Spill slot metadata.
struct SpillSlot {
    slot: Slot,
    size: usize,
    alignment: usize,
}

/// Allocation context during lowering.
struct AllocCtx {
    igraph: InterferenceGraph,
    spill_slots: Vec<SpillSlot>,
    assignment: HashMap<Reg, AssignLoc>, // Map vreg -> PhysReg or SpillSlot
}
```

---

## 5.3 Allocation Algorithm

1. **Liveness Analysis**: Compute live ranges for each `Reg` across basic blocks.
2. **Graph Construction**: Build `InterferenceGraph` by adding edges between simultaneously live `Reg`s.
3. **Simplification & Selection**:

    * Repeatedly remove low‐degree nodes (degree < number of `PhysReg`) and push onto a stack.
    * When no low‐degree nodes exist, select a node to spill based on heuristic (e.g., highest spill cost).
4. **Coloring & Spill Decision**:

    * Pop nodes, assign a free `PhysReg` if available; otherwise mark for spill.
5. **Spill Code Insertion**:

    * For spilled `Reg`s, allocate `SpillSlot` and insert `Spilt`/`Reload` instructions around uses and definitions.
    * Recompute liveness and re-run allocation until all registers are assigned.

---

## 5.4 Stack Frame Layout

* Reserve space for callee‐saved registers and fixed areas (arguments, metadata).
* Calculate total frame size: sum of spill slots (with alignment), saved registers, local temporaries.
* Emit prologue/epilogue:

  ```
  // Example x86_64
  push rbp
  mov rbp, rsp
  sub rsp, FRAME_SIZE
  ...
  mov rsp, rbp
  pop rbp
  ret
  ```

---

## 5.5 Extensibility & Hooks

* **Cost Model**: Implement `SpillHeuristic` trait to customize spill candidate selection.
* **Target Overrides**: Provide `TargetRegInfo` defining `PhysReg` sets and calling‐convention conventions.
* **Custom Frame Layout**: Backends can supply `FrameLayoutPolicy` for special stack alignment or red zones.

---

## 5.6 Validation & Testing

* **Round‐trip Tests**: LIR → allocate → deallocate → LIR and verify semantics.
* **Spill Pattern Tests**: Unit tests covering scenarios with limited registers, forcing spills.
* **Integration Tests**: Compile benchmark kernels through full pipeline, inspect generated machine code for correctness and performance.

---

*End of Section 05 – proceed to Section 06: Instruction Selection & Lowering to Target IR.*
