// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Systolic_Array_Conv_HH_
#define _Systolic_Array_Conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "PE_array.h"
#include "Read_In_buf_line.h"
#include "Write_C_buf.h"
#include "Read_W_buf.h"
#include "Systolic_Array_Cotde.h"
#include "Systolic_Array_Covdy.h"
#include "Systolic_Array_Conv_AXILiteS_s_axi.h"
#include "Systolic_Array_Conv_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Systolic_Array_Conv : public sc_module {
    // Port declarations 77
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_lv<32> > stride;
    sc_in< sc_lv<32> > padding;
    sc_in< sc_lv<32> > Rin;
    sc_in< sc_lv<32> > Cin;
    sc_in< sc_lv<32> > CHin;
    sc_in< sc_lv<32> > R;
    sc_in< sc_lv<32> > C;
    sc_in< sc_lv<32> > CHout;
    sc_in< sc_lv<32> > K;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const3;


    // Module declarations
    Systolic_Array_Conv(sc_module_name name);
    SC_HAS_PROCESS(Systolic_Array_Conv);

    ~Systolic_Array_Conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Systolic_Array_Conv_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Systolic_Array_Conv_AXILiteS_s_axi_U;
    Systolic_Array_Conv_gmem_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* Systolic_Array_Conv_gmem_m_axi_U;
    Systolic_Array_Cotde* In_buffer_U;
    Systolic_Array_Cotde* W_buffer_U;
    Systolic_Array_Covdy* Out_buffer_U;
    PE_array* grp_PE_array_fu_246;
    Read_In_buf_line* grp_Read_In_buf_line_fu_275;
    Write_C_buf* grp_Write_C_buf_fu_296;
    Read_W_buf* grp_Read_W_buf_fu_311;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > In_ddr;
    sc_signal< sc_lv<32> > W_ddr;
    sc_signal< sc_lv<32> > Out_ddr;
    sc_signal< sc_lv<32> > p_chin_s;
    sc_signal< sc_lv<32> > p_chout_s;
    sc_signal< sc_lv<32> > p_r_s;
    sc_signal< sc_lv<32> > p_c_s;
    sc_signal< sc_lv<32> > p_cin_s;
    sc_signal< sc_lv<32> > p_k_s;
    sc_signal< sc_lv<32> > p_s_s;
    sc_signal< sc_lv<32> > p_p_s;
    sc_signal< sc_lv<32> > p_rinp_s;
    sc_signal< sc_lv<32> > p_cinp_s;
    sc_signal< sc_lv<32> > In_buffer_length;
    sc_signal< sc_lv<32> > In_buffer_start;
    sc_signal< sc_lv<32> > In_buffer_end;
    sc_signal< sc_lv<32> > Out_buf_row;
    sc_signal< sc_lv<32> > In_buf_row;
    sc_signal< sc_lv<32> > Out_buf_cho;
    sc_signal< sc_lv<32> > Out_buf_row_count;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<1> > gmem_ARID;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_lv<3> > gmem_ARSIZE;
    sc_signal< sc_lv<2> > gmem_ARBURST;
    sc_signal< sc_lv<2> > gmem_ARLOCK;
    sc_signal< sc_lv<4> > gmem_ARCACHE;
    sc_signal< sc_lv<3> > gmem_ARPROT;
    sc_signal< sc_lv<4> > gmem_ARQOS;
    sc_signal< sc_lv<4> > gmem_ARREGION;
    sc_signal< sc_lv<1> > gmem_ARUSER;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<30> > Out_ddr5_reg_762;
    sc_signal< sc_lv<30> > W_ddr3_reg_767;
    sc_signal< sc_lv<30> > In_ddr1_reg_772;
    sc_signal< sc_lv<32> > mul_ln336_2_fu_500_p2;
    sc_signal< sc_lv<32> > mul_ln336_2_reg_777;
    sc_signal< sc_lv<32> > flush_row_count_fu_522_p2;
    sc_signal< sc_lv<32> > flush_row_count_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_ap_ready;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_ap_done;
    sc_signal< sc_lv<32> > add_ln337_fu_538_p2;
    sc_signal< sc_lv<32> > add_ln337_reg_787;
    sc_signal< sc_lv<31> > reuse_row_count_fu_560_p3;
    sc_signal< sc_lv<31> > reuse_row_count_reg_792;
    sc_signal< sc_lv<32> > zext_ln364_fu_568_p1;
    sc_signal< sc_lv<32> > zext_ln364_reg_797;
    sc_signal< sc_lv<32> > new_read_row_count_fu_582_p2;
    sc_signal< sc_lv<32> > new_read_row_count_reg_805;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln340_fu_572_p2;
    sc_signal< sc_lv<31> > i_fu_596_p2;
    sc_signal< sc_lv<31> > i_reg_813;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > add_ln346_fu_602_p2;
    sc_signal< sc_lv<32> > add_ln346_reg_818;
    sc_signal< sc_lv<1> > icmp_ln344_fu_591_p2;
    sc_signal< sc_lv<32> > Out_buf_cho_load_reg_823;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > Out_buf_row_load_1_reg_831;
    sc_signal< sc_lv<1> > icmp_ln351_fu_637_p2;
    sc_signal< sc_lv<32> > select_ln358_fu_655_p3;
    sc_signal< sc_lv<32> > select_ln358_reg_836;
    sc_signal< sc_lv<64> > add_ln360_fu_694_p2;
    sc_signal< sc_lv<64> > add_ln360_reg_841;
    sc_signal< sc_lv<9> > In_buffer_address0;
    sc_signal< sc_logic > In_buffer_ce0;
    sc_signal< sc_logic > In_buffer_we0;
    sc_signal< sc_lv<32> > In_buffer_q0;
    sc_signal< sc_logic > In_buffer_ce1;
    sc_signal< sc_lv<32> > In_buffer_q1;
    sc_signal< sc_lv<9> > W_buffer_address0;
    sc_signal< sc_logic > W_buffer_ce0;
    sc_signal< sc_logic > W_buffer_we0;
    sc_signal< sc_lv<32> > W_buffer_q0;
    sc_signal< sc_logic > W_buffer_ce1;
    sc_signal< sc_lv<32> > W_buffer_q1;
    sc_signal< sc_lv<9> > Out_buffer_address0;
    sc_signal< sc_logic > Out_buffer_ce0;
    sc_signal< sc_logic > Out_buffer_we0;
    sc_signal< sc_lv<32> > Out_buffer_q0;
    sc_signal< sc_logic > Out_buffer_ce1;
    sc_signal< sc_logic > Out_buffer_we1;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_In_buf_address0;
    sc_signal< sc_logic > grp_PE_array_fu_246_In_buf_ce0;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_In_buf_d0;
    sc_signal< sc_logic > grp_PE_array_fu_246_In_buf_we0;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_In_buf_address1;
    sc_signal< sc_logic > grp_PE_array_fu_246_In_buf_ce1;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_In_buf_d1;
    sc_signal< sc_logic > grp_PE_array_fu_246_In_buf_we1;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_W_buf_address0;
    sc_signal< sc_logic > grp_PE_array_fu_246_W_buf_ce0;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_W_buf_d0;
    sc_signal< sc_logic > grp_PE_array_fu_246_W_buf_we0;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_W_buf_address1;
    sc_signal< sc_logic > grp_PE_array_fu_246_W_buf_ce1;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_W_buf_d1;
    sc_signal< sc_logic > grp_PE_array_fu_246_W_buf_we1;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_Out_buf_address0;
    sc_signal< sc_logic > grp_PE_array_fu_246_Out_buf_ce0;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_Out_buf_d0;
    sc_signal< sc_logic > grp_PE_array_fu_246_Out_buf_we0;
    sc_signal< sc_lv<9> > grp_PE_array_fu_246_Out_buf_address1;
    sc_signal< sc_logic > grp_PE_array_fu_246_Out_buf_ce1;
    sc_signal< sc_lv<32> > grp_PE_array_fu_246_Out_buf_d1;
    sc_signal< sc_logic > grp_PE_array_fu_246_Out_buf_we1;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_start;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_done;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_ready;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_idle;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_continue;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_ap_start;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_ap_done;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_ap_idle;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_ap_ready;
    sc_signal< sc_lv<9> > grp_Read_In_buf_line_fu_275_In_buf_address0;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_In_buf_ce0;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_In_buf_we0;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_In_buf_d0;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWVALID;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWADDR;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWID;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWLEN;
    sc_signal< sc_lv<3> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWSIZE;
    sc_signal< sc_lv<2> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWBURST;
    sc_signal< sc_lv<2> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWLOCK;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWCACHE;
    sc_signal< sc_lv<3> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWPROT;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWQOS;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWREGION;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_AWUSER;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WVALID;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WDATA;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WSTRB;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WLAST;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WID;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_WUSER;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARVALID;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARADDR;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARID;
    sc_signal< sc_lv<32> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARLEN;
    sc_signal< sc_lv<3> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARSIZE;
    sc_signal< sc_lv<2> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARBURST;
    sc_signal< sc_lv<2> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARLOCK;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARCACHE;
    sc_signal< sc_lv<3> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARPROT;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARQOS;
    sc_signal< sc_lv<4> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARREGION;
    sc_signal< sc_lv<1> > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_ARUSER;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_RREADY;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_m_axi_In_ddr_BREADY;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_ap_start;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_ap_done;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_ap_idle;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_ap_ready;
    sc_signal< sc_lv<9> > grp_Write_C_buf_fu_296_Out_buf_address0;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_Out_buf_ce0;
    sc_signal< sc_lv<9> > grp_Write_C_buf_fu_296_Out_buf_address1;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_Out_buf_ce1;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_Out_buf_we1;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_Out_buf_d1;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWVALID;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWADDR;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWID;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWLEN;
    sc_signal< sc_lv<3> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWSIZE;
    sc_signal< sc_lv<2> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWBURST;
    sc_signal< sc_lv<2> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWLOCK;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWCACHE;
    sc_signal< sc_lv<3> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWPROT;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWQOS;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWREGION;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_AWUSER;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WVALID;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WDATA;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WSTRB;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WLAST;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WID;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_WUSER;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARVALID;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARADDR;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARID;
    sc_signal< sc_lv<32> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARLEN;
    sc_signal< sc_lv<3> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARSIZE;
    sc_signal< sc_lv<2> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARBURST;
    sc_signal< sc_lv<2> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARLOCK;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARCACHE;
    sc_signal< sc_lv<3> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARPROT;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARQOS;
    sc_signal< sc_lv<4> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARREGION;
    sc_signal< sc_lv<1> > grp_Write_C_buf_fu_296_m_axi_Out_ddr_ARUSER;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_RREADY;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_m_axi_Out_ddr_BREADY;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_ap_start;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_ap_idle;
    sc_signal< sc_lv<9> > grp_Read_W_buf_fu_311_W_address0;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_W_ce0;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_W_we0;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_W_d0;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWVALID;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWADDR;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWID;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWLEN;
    sc_signal< sc_lv<3> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWSIZE;
    sc_signal< sc_lv<2> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWBURST;
    sc_signal< sc_lv<2> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWLOCK;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWCACHE;
    sc_signal< sc_lv<3> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWPROT;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWQOS;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWREGION;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_AWUSER;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_WVALID;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_m_axi_W_ddr_WDATA;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_WSTRB;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_WLAST;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_WID;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_WUSER;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARVALID;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARADDR;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARID;
    sc_signal< sc_lv<32> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARLEN;
    sc_signal< sc_lv<3> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARSIZE;
    sc_signal< sc_lv<2> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARBURST;
    sc_signal< sc_lv<2> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARLOCK;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARCACHE;
    sc_signal< sc_lv<3> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARPROT;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARQOS;
    sc_signal< sc_lv<4> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARREGION;
    sc_signal< sc_lv<1> > grp_Read_W_buf_fu_311_m_axi_W_ddr_ARUSER;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_RREADY;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_m_axi_W_ddr_BREADY;
    sc_signal< sc_lv<64> > p_0_rec_reg_212;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<31> > reuse_row_count_0_reg_224;
    sc_signal< sc_lv<31> > i_0_reg_235;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_PE_array_fu_246_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_sync_grp_PE_array_fu_246_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_PE_array_fu_246_ap_done;
    sc_signal< bool > ap_block_state9_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_PE_array_fu_246_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_PE_array_fu_246_ap_done;
    sc_signal< sc_logic > grp_Read_In_buf_line_fu_275_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_Write_C_buf_fu_296_ap_start_reg;
    sc_signal< sc_logic > grp_Read_W_buf_fu_311_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > add_ln324_fu_416_p2;
    sc_signal< sc_lv<32> > add_ln325_fu_428_p2;
    sc_signal< sc_lv<32> > mul_ln332_1_fu_464_p2;
    sc_signal< sc_lv<32> > sub_ln365_fu_722_p2;
    sc_signal< sc_lv<32> > add_ln347_fu_621_p2;
    sc_signal< sc_lv<32> > add_ln361_fu_750_p2;
    sc_signal< sc_lv<32> > add_ln362_fu_700_p2;
    sc_signal< sc_lv<32> > add_ln354_fu_734_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > add_ln325_fu_428_p0;
    sc_signal< sc_lv<32> > shl_ln332_fu_440_p2;
    sc_signal< sc_lv<32> > sub_ln332_fu_446_p2;
    sc_signal< sc_lv<32> > add_ln332_fu_452_p1;
    sc_signal< sc_lv<32> > add_ln332_fu_452_p2;
    sc_signal< sc_lv<32> > mul_ln332_fu_458_p1;
    sc_signal< sc_lv<32> > mul_ln332_fu_458_p2;
    sc_signal< sc_lv<32> > mul_ln332_1_fu_464_p1;
    sc_signal< sc_lv<32> > mul_ln336_fu_488_p0;
    sc_signal< sc_lv<32> > mul_ln336_fu_488_p1;
    sc_signal< sc_lv<32> > mul_ln336_1_fu_494_p0;
    sc_signal< sc_lv<32> > mul_ln336_1_fu_494_p1;
    sc_signal< sc_lv<32> > mul_ln336_fu_488_p2;
    sc_signal< sc_lv<32> > mul_ln336_1_fu_494_p2;
    sc_signal< sc_lv<32> > sub_ln337_fu_528_p2;
    sc_signal< sc_lv<32> > sub_ln364_fu_544_p2;
    sc_signal< sc_lv<1> > icmp_ln364_fu_554_p2;
    sc_signal< sc_lv<31> > trunc_ln364_fu_550_p1;
    sc_signal< sc_lv<32> > zext_ln340_fu_578_p1;
    sc_signal< sc_lv<32> > zext_ln344_fu_587_p1;
    sc_signal< sc_lv<32> > mul_ln347_fu_615_p0;
    sc_signal< sc_lv<32> > mul_ln347_fu_615_p1;
    sc_signal< sc_lv<32> > mul_ln347_fu_615_p2;
    sc_signal< sc_lv<32> > sub_ln358_fu_643_p2;
    sc_signal< sc_lv<1> > icmp_ln358_fu_649_p2;
    sc_signal< sc_lv<32> > mul_ln360_fu_678_p0;
    sc_signal< sc_lv<32> > mul_ln360_fu_678_p1;
    sc_signal< sc_lv<32> > mul_ln360_fu_678_p2;
    sc_signal< sc_lv<32> > shl_ln360_fu_684_p2;
    sc_signal< sc_lv<64> > sext_ln360_fu_690_p1;
    sc_signal< sc_lv<32> > mul_ln365_fu_711_p0;
    sc_signal< sc_lv<31> > mul_ln365_fu_711_p1;
    sc_signal< sc_lv<32> > mul_ln365_fu_711_p2;
    sc_signal< sc_lv<32> > mul_ln365_1_fu_716_p1;
    sc_signal< sc_lv<32> > mul_ln365_1_fu_716_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_In_buffer_address0();
    void thread_In_buffer_ce0();
    void thread_In_buffer_ce1();
    void thread_In_buffer_we0();
    void thread_Out_buffer_address0();
    void thread_Out_buffer_ce0();
    void thread_Out_buffer_ce1();
    void thread_Out_buffer_we0();
    void thread_Out_buffer_we1();
    void thread_W_buffer_address0();
    void thread_W_buffer_ce0();
    void thread_W_buffer_ce1();
    void thread_W_buffer_we0();
    void thread_add_ln324_fu_416_p2();
    void thread_add_ln325_fu_428_p0();
    void thread_add_ln325_fu_428_p2();
    void thread_add_ln332_fu_452_p1();
    void thread_add_ln332_fu_452_p2();
    void thread_add_ln337_fu_538_p2();
    void thread_add_ln346_fu_602_p2();
    void thread_add_ln347_fu_621_p2();
    void thread_add_ln354_fu_734_p2();
    void thread_add_ln360_fu_694_p2();
    void thread_add_ln361_fu_750_p2();
    void thread_add_ln362_fu_700_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state9_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_grp_PE_array_fu_246_ap_done();
    void thread_ap_sync_grp_PE_array_fu_246_ap_ready();
    void thread_flush_row_count_fu_522_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARBURST();
    void thread_gmem_ARCACHE();
    void thread_gmem_ARID();
    void thread_gmem_ARLEN();
    void thread_gmem_ARLOCK();
    void thread_gmem_ARPROT();
    void thread_gmem_ARQOS();
    void thread_gmem_ARREGION();
    void thread_gmem_ARSIZE();
    void thread_gmem_ARUSER();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_grp_PE_array_fu_246_ap_continue();
    void thread_grp_PE_array_fu_246_ap_start();
    void thread_grp_Read_In_buf_line_fu_275_ap_start();
    void thread_grp_Read_W_buf_fu_311_ap_start();
    void thread_grp_Write_C_buf_fu_296_ap_start();
    void thread_i_fu_596_p2();
    void thread_icmp_ln340_fu_572_p2();
    void thread_icmp_ln344_fu_591_p2();
    void thread_icmp_ln351_fu_637_p2();
    void thread_icmp_ln358_fu_649_p2();
    void thread_icmp_ln364_fu_554_p2();
    void thread_mul_ln332_1_fu_464_p1();
    void thread_mul_ln332_1_fu_464_p2();
    void thread_mul_ln332_fu_458_p1();
    void thread_mul_ln332_fu_458_p2();
    void thread_mul_ln336_1_fu_494_p0();
    void thread_mul_ln336_1_fu_494_p1();
    void thread_mul_ln336_1_fu_494_p2();
    void thread_mul_ln336_2_fu_500_p2();
    void thread_mul_ln336_fu_488_p0();
    void thread_mul_ln336_fu_488_p1();
    void thread_mul_ln336_fu_488_p2();
    void thread_mul_ln347_fu_615_p0();
    void thread_mul_ln347_fu_615_p1();
    void thread_mul_ln347_fu_615_p2();
    void thread_mul_ln360_fu_678_p0();
    void thread_mul_ln360_fu_678_p1();
    void thread_mul_ln360_fu_678_p2();
    void thread_mul_ln365_1_fu_716_p1();
    void thread_mul_ln365_1_fu_716_p2();
    void thread_mul_ln365_fu_711_p0();
    void thread_mul_ln365_fu_711_p1();
    void thread_mul_ln365_fu_711_p2();
    void thread_new_read_row_count_fu_582_p2();
    void thread_reuse_row_count_fu_560_p3();
    void thread_select_ln358_fu_655_p3();
    void thread_sext_ln360_fu_690_p1();
    void thread_shl_ln332_fu_440_p2();
    void thread_shl_ln360_fu_684_p2();
    void thread_sub_ln332_fu_446_p2();
    void thread_sub_ln337_fu_528_p2();
    void thread_sub_ln358_fu_643_p2();
    void thread_sub_ln364_fu_544_p2();
    void thread_sub_ln365_fu_722_p2();
    void thread_trunc_ln364_fu_550_p1();
    void thread_zext_ln340_fu_578_p1();
    void thread_zext_ln344_fu_587_p1();
    void thread_zext_ln364_fu_568_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
