description: 'I would like you to implement a module named TopModule with the following
interface. All input and output ports are one bit unless otherwise
specified.

 - input  clk
 - input  shift_ena
 - input  count_ena
 - input  data
 - output q (4 bits)

The module should implement a four-bit shift register that also acts as a
down counter. Data is shifted in most-significant-bit first when
shift_ena is 1. The number currently in the shift register is decremented
when count_ena is 1. Since the full system doesn t ever use shift_ena and
count_ena together, it does not matter what your circuit does if both
control inputs are 1 (this mainly means that it doesn t matter which case
gets higher priority). Assume all sequential logic is triggered on the
positive edge of the clock.'
interface: |-
  module RefModule (
    input clk,
    input shift_ena,
    input count_ena,
    input data,
    output reg [3:0] q
  );
  
    always @(posedge clk) begin
      if (shift_ena)
        q <= { q[2:0], data };
      else if (count_ena)
        q <= q - 1'b1;
    end
  
  endmodule
bench_response: |
  module RefModule (
    input clk,
    input shift_ena,
    input count_ena,
    input data,
    output reg [3:0] q
  );
  
    always @(posedge clk) begin
      if (shift_ena)
        q <= { q[2:0], data };
      else if (count_ena)
        q <= q - 1'b1;
    end
  
  endmodule
bench_test: |
  `timescale 1 ps/1 ps
  `define OK 12
  `define INCORRECT 13
  
  
  module stimulus_gen (
  	input clk,
  	output reg shift_ena, count_ena, data,
  	output reg[511:0] wavedrom_title,
  	output reg wavedrom_enable	
  );
  
  
  // Add two ports to module stimulus_gen:
  //    output [511:0] wavedrom_title
  //    output reg wavedrom_enable
  
  	task wavedrom_start(input[511:0] title = "");
  	endtask
  	
  	task wavedrom_stop;
  		#1;
  	endtask	
  
  
  	
  	initial begin
  		data <= 0;
  		shift_ena <= 1;
  		count_ena <= 0;
  		repeat(5) @(posedge clk);
  	
  		data <= 1;
  		shift_ena <= 0;
  		count_ena <= 0;
  		@(posedge clk);
  		wavedrom_start("Shift mode");
  		@(posedge clk) shift_ena <= 1;
  		repeat(2) @(posedge clk) shift_ena <= 0;
  		@(posedge clk) shift_ena <= 1;
  		repeat(4) @(posedge clk);
  		@(posedge clk) data <= 0;
  		repeat(4) @(posedge clk);
  		wavedrom_stop();
  	
  		data <= 1;
  		shift_ena <= 1;		
  		repeat(4) @(posedge clk);
  		shift_ena <= 0;
  		wavedrom_start("Count mode");
  		@(posedge clk) count_ena <= 1;
  		repeat(2) @(posedge clk) count_ena <= 0;
  		@(posedge clk) count_ena <= 1;
  		repeat(4) @(posedge clk);
  		@(posedge clk) data <= 0;
  		repeat(4) @(posedge clk);
  		wavedrom_stop();
  	
  		repeat(2000) @(posedge clk, negedge clk) begin
  			{shift_ena, count_ena} <= $unsigned($random) % 3;
  			data <= $random;
  		end
  		#1 $finish;
  	end
  	
  endmodule
  
  module tb();
  
  	typedef struct packed {
  		int errors;
  		int errortime;
  		int errors_q;
  		int errortime_q;
  
  		int clocks;
  	} stats;
  	
  	stats stats1;
  	
  	
  	wire[511:0] wavedrom_title;
  	wire wavedrom_enable;
  	int wavedrom_hide_after_time;
  	
  	reg clk=0;
  	initial forever
  		#5 clk = ~clk;
  
  	logic shift_ena;
  	logic count_ena;
  	logic data;
  	logic [3:0] q_ref;
  	logic [3:0] q_dut;
  
  	initial begin 
  		$dumpfile("wave.vcd");
  		$dumpvars(1, stim1.clk, tb_mismatch ,clk,shift_ena,count_ena,data,q_ref,q_dut );
  	end
  
  
  	wire tb_match;		// Verification
  	wire tb_mismatch = ~tb_match;
  	
  	stimulus_gen stim1 (
  		.clk,
  		.* ,
  		.shift_ena,
  		.count_ena,
  		.data );
  	RefModule good1 (
  		.clk,
  		.shift_ena,
  		.count_ena,
  		.data,
  		.q(q_ref) );
  		
  	TopModule top_module1 (
  		.clk,
  		.shift_ena,
  		.count_ena,
  		.data,
  		.q(q_dut) );
  
  	
  	bit strobe = 0;
  	task wait_for_end_of_timestep;
  		repeat(5) begin
  			strobe <= !strobe;  // Try to delay until the very end of the time step.
  			@(strobe);
  		end
  	endtask	
  
  	
  	final begin
  		if (stats1.errors_q) $display("Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", stats1.errors_q, stats1.errortime_q);
  		else $display("Hint: Output '%s' has no mismatches.", "q");
  
  		$display("Hint: Total mismatched samples is %1d out of %1d samples\n", stats1.errors, stats1.clocks);
  		$display("Simulation finished at %0d ps", $time);
  		$display("Mismatches: %1d in %1d samples", stats1.errors, stats1.clocks);
  	end
  	
  	// Verification: XORs on the right makes any X in good_vector match anything, but X in dut_vector will only match X.
  	assign tb_match = ( { q_ref } === ( { q_ref } ^ { q_dut } ^ { q_ref } ) );
  	// Use explicit sensitivity list here. @(*) causes NetProc::nex_input() to be called when trying to compute
  	// the sensitivity list of the @(strobe) process, which isn't implemented.
  	always @(posedge clk, negedge clk) begin
  
  		stats1.clocks++;
  		if (!tb_match) begin
  			if (stats1.errors == 0) stats1.errortime = $time;
  			stats1.errors++;
  		end
  		if (q_ref !== ( q_ref ^ q_dut ^ q_ref ))
  		begin if (stats1.errors_q == 0) stats1.errortime_q = $time;
  			stats1.errors_q = stats1.errors_q+1'b1; end
  
  	end
  
     // add timeout after 100K cycles
     initial begin
       #1000000
       $display("TIMEOUT");
       $finish();
     end
  
  endmodule
