############################# How to testbench IP #############################
#### Add the following to tcl file ####
create_project -force -part  xc7s50csga324-1 ip_tb ip_tb
read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog  [ glob ./hdl/*.v ]
#read_mem [ glob ./data/*.mem ]
read_verilog -sv [ glob ./sim/*.sv ]

read_ip ./ip/<folder>/<ip>.xci
generate_target all [get_ips]
synth_ip [get_ips]

set_property top <testbench name> [get_fileset <simulation directory>]
synth_design -top <testbench name>

launch_simulation
restart
open_vcd
log_vcd *
run all
flush_vcd
close_vcd
