#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 19 14:56:53 2023
# Process ID: 14688
# Current directory: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1
# Command line: vivado.exe -log bram_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_wrapper.tcl
# Log file: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/bram_wrapper.vds
# Journal file: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1\vivado.jou
# Running On: DESKTOP-MHGG8FQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 136584 MB
#-----------------------------------------------------------
source bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/nguye/Documents/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top bram_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 912
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.457 ; gain = 338.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/hdl/bram_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bram' [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6157] synthesizing module 'bram_accel_top_0_1' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_accel_top_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_accel_top_0_1' (0#1) [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_accel_top_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_aes_accel_0_0' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_aes_accel_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_aes_accel_0_0' (0#1) [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_aes_accel_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_proc_sys_reset_0_0' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_proc_sys_reset_0_0' (0#1) [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:210]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:210]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:210]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:210]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'bram_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:210]
INFO: [Synth 8-6157] synthesizing module 'bram_zynq_ultra_ps_e_0_0' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/.Xil/Vivado-14688-DESKTOP-MHGG8FQ/realtime/bram_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (0#1) [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/hdl/bram_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.422 ; gain = 430.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.312 ; gain = 448.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.312 ; gain = 448.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1959.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bram_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bram_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_in_context.xdc] for cell 'bram_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_in_context.xdc] for cell 'bram_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_accel_top_0_1/bram_accel_top_0_1/bram_accel_top_0_1_in_context.xdc] for cell 'bram_i/accel_top_0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_accel_top_0_1/bram_accel_top_0_1/bram_accel_top_0_1_in_context.xdc] for cell 'bram_i/accel_top_0'
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_aes_accel_0_0/bram_aes_accel_0_0/bram_aes_accel_0_0_in_context.xdc] for cell 'bram_i/aes_accel_0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_aes_accel_0_0/bram_aes_accel_0_0/bram_aes_accel_0_0_in_context.xdc] for cell 'bram_i/aes_accel_0'
Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
Finished Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1990.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1990.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.770 ; gain = 479.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.770 ; gain = 479.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bram_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/accel_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/aes_accel_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.770 ; gain = 479.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1990.770 ; gain = 479.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.770 ; gain = 479.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2500.703 ; gain = 989.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2500.703 ; gain = 989.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2511.082 ; gain = 1000.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |bram_accel_top_0_1       |         1|
|2     |bram_aes_accel_0_0       |         1|
|3     |bram_proc_sys_reset_0_0  |         1|
|4     |bram_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bram_accel_top_0       |     1|
|2     |bram_aes_accel_0       |     1|
|3     |bram_proc_sys_reset_0  |     1|
|4     |bram_zynq_ultra_ps_e_0 |     1|
|5     |OBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2525.891 ; gain = 983.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2525.891 ; gain = 1015.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2537.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1d4b9193
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2571.586 ; gain = 2042.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/synth_1/bram_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_wrapper_utilization_synth.rpt -pb bram_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 14:57:43 2023...
