module Mux2_TB();

logic [15:0] in1, in2;
logic sel;
logic [15:0] out;

Mux2 uut(in1, in2, sel, out);

initial begin

#100 in1 = 16'd10; in2 = 16'd15; sel = 1'b0;

end

endmodule
