decoder
decode_pipe
ctl_FSM
mips_core
wb_we_reg_clr_cls
rd_sel_reg_clr_cls
pipelinedregs
r32_reg_clr_cls
wb_mux_ctl_reg_clr_cls
shifter_tak
reg_array
rf_stage
alu_func_reg_clr_cls
mips_dvc
dmem_ctl_reg_clr_cls
exec_stage
ext
ext_ctl_reg_clr_cls
b_d_save
alu_we_reg_clr_cls
wb_mux
mem_dout_ctl
jack
mem_module
infile_dmem_ctl_reg
muldiv_ff
rd_sel
r5_reg_clr_cls
mips_alu
alu
muxa_ctl_reg_clr_cls
fwd_mux
forward_node
forward
alu_muxb
alu_muxa
or32
mips_sys
shifter_tak/always_1/case_1/stmt_1
shifter_tak/reg_shift_out
shifter_tak/always_1/case_1
shifter_tak/always_1
exec_stage/inst_i_alu_muxa
exec_stage/inst_MIPS_alu
mips_core/wire_BUS9589
mips_core/wire_BUS7101
mips_core/wire_BUS24839
mips_core/inst_rs_reg
mips_core/wire_BUS117
mips_core/wire_BUS15471
mips_core/wire_BUS1724
mips_core/wire_BUS1726
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
rf_stage/input_id_cmd
decode_pipe/wire_fsm_dly
decode_pipe/wire_rd_sel_o
decode_pipe/inst_pipereg
pipelinedregs/wire_rd_sel_o
pipelinedregs/inst_U5
mips_core/wire_BUS371
mips_core/inst_decoder_pipe
rd_sel/input_ctl
rd_sel_reg_clr_cls/always_1
rd_sel_reg_clr_cls/reg_rd_sel_o
rf_stage/input_rd_sel_i
jack/wire_rt_o
jack/assign_2_rt_o
jack/input_ins_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/input_id_cmd
decode_pipe/inst_idecoder
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/stmt_1
mips_core/wire_BUS197
decoder/always_1/block_1/case_1/block_1/case_1/block_1
mips_sys/input_pause
mips_core/input_pause
rf_stage/input_pause
pipelinedregs/wire_muxa_ctl_o
pipelinedregs/inst_U17
exec_stage/input_muxa_ctl_i
ctl_FSM/input_pause
decode_pipe/input_pause
pipelinedregs/input_pause
mips_core/inst_iRF_stage
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/reg_NextState
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/input_rst
mips_core/input_rst
mips_sys/input_rst
ctl_FSM/always_6/block_1/case_1/block_8
reg_array/always_2
reg_array/always_2/if_1
mips_sys/input_zz_ins_i
rf_stage/input_ins_i
mips_core/input_zz_ins_i
pipelinedregs/input_rd_sel_i
decode_pipe/wire_BUS2110
decoder/always_1/block_1/case_1/block_13
decoder/always_1/block_1/case_1/block_6
decoder/always_1/block_1/case_1/block_6/stmt_5
decoder/always_1/block_1/case_1/block_13/stmt_1
rf_stage/input_rst_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
ext/always_1/case_1/stmt_1
ext/assign_1_instr25_0
ext/wire_instr25_0
ext/input_ins_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
pipelinedregs/input_ext_ctl_i
mips_sys/inst_i_mips_core
pipelinedregs/inst_U15
pipelinedregs/wire_dmem_ctl_ur_o
mips_core/inst_iexec_stage
mips_core/inst_iforward
mips_core/inst_ext_reg
mips_core/inst_MEM_CTL
mips_core/inst_cop_dout_reg
mips_core/inst_cop_data_or
mips_core/wire_BUS22401
mips_core/wire_BUS2140
mips_core/wire_BUS1158
mips_core/inst_rnd_pass0
mips_core/wire_BUS18211
mips_core/inst_rnd_pass2
mips_core/inst_rnd_pass1
mips_core/inst_alu_pass1
mips_core/inst_wb_mux
mips_core/inst_alu_pass0
mips_core/wire_cop_addr_o
mips_core/wire_NET457
decoder/reg_wb_mux
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
ctl_FSM/always_6/block_1/case_1/block_3
decoder/always_1/block_1/case_1/block_13/stmt_5
decoder/always_1/block_1/case_1/block_14/stmt_5
decoder/always_1/block_1/case_1/block_14
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/assign_2_inst_func
decoder/wire_inst_func
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_25/stmt_5
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_10/stmt_8
alu_func_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
reg_array/input_pause
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_22
ctl_FSM/always_5/block_1/case_1/block_2/if_1/stmt_1
mips_sys/input_zz_din
mem_dout_ctl/always_1/case_1/case_2
mem_dout_ctl/input_din
mem_dout_ctl/always_1/case_1/case_2/stmt_3
mips_core/input_zz_din
mem_module/input_zZ_din
decoder/always_1/block_1/case_1/block_16/stmt_2
decoder/reg_rd_sel
ctl_FSM/always_6/block_1/case_1/block_3/stmt_2
decoder/reg_fsm_dly
ctl_FSM/input_irq
decode_pipe/wire_BUS2072
decode_pipe/wire_BUS2118
decoder/always_1/block_1/case_1/block_22/stmt_10
decoder/reg_muxa_ctl
pipelinedregs/inst_U7
pipelinedregs/wire_BUS5008
muxa_ctl_reg_clr_cls/input_cls
alu_muxa/input_ctl
decode_pipe/wire_BUS2086
pipelinedregs/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/input_clr
pipelinedregs/wire_wb_mux_ctl_o
pipelinedregs/wire_wb_we_o
r32_reg_clr_cls/input_clr
pipelinedregs/wire_BUS5690
pipelinedregs/wire_BUS5790
pipelinedregs/wire_BUS5674
pipelinedregs/wire_alu_func_o
mips_alu/input_ctl
mips_core/wire_BUS6275
decode_pipe/wire_alu_func_o
decode_pipe/wire_BUS2040
decoder/reg_alu_func
exec_stage/wire_alu_ur_o
decoder/always_1/block_1/case_1/block_10/stmt_1
ext/assign_2_sign
ext/wire_sign
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext/input_ctl
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
rf_stage/input_ext_ctl_i
decoder/reg_ext_ctl
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
r32_reg_clr_cls/input_cls
mem_module/input_pause
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
rf_stage/inst_jack1
rf_stage/wire_rt_n_o
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
r5_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_8/stmt_2
r5_reg_clr_cls/input_clr
rd_sel/always_1/case_1/stmt_3
reg_array/input_wraddress
ctl_FSM/always_6/block_1/case_1/block_3/stmt_4
ctl_FSM/always_6/block_1/case_1/block_3/stmt_1
ctl_FSM/always_6/block_1/case_1/block_3/stmt_3
pipelinedregs/input_id2ra_ctl_clr
muldiv_ff/wire_res
muldiv_ff/assign_2_res
mips_sys/wire_zz_addr_o
mem_module/assign_4_Zz_addr
mem_module/wire_Zz_addr
mem_module/wire_dmem_ctl_s
mips_core/input_irq_i
mips_core/wire_BUS5985
decoder/always_1/block_1/case_1/block_22/stmt_8
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/reg_id2ra_ins_cls
rf_stage/wire_NET6658
decode_pipe/wire_BUS2064
wb_mux/input_dmem_i
wb_mux/always_1/if_1/stmt_1
wb_mux_ctl_reg_clr_cls/input_cls
wb_mux_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
wb_we_reg_clr_cls/input_cls
rf_stage/wire_BUS3237
rf_stage/inst_jack2
reg_array/input_rdaddress_a
reg_array/always_2/if_1/block_1/stmt_1
reg_array/always_2/if_1/block_1
rf_stage/input_fw_cmp_rs
ctl_FSM/reg_ra2exec_ctl_clr
ctl_FSM/always_6/block_1/case_1/block_8/stmt_5
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
wb_we_reg_clr_cls/input_clr
mips_core/wire_BUS748
forward/input_rns_i
jack/assign_1_rs_o
jack/wire_rs_o
rf_stage/wire_rs_n_o
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
rd_sel_reg_clr_cls/input_rd_sel_i
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_1
rd_sel_reg_clr_cls/input_cls
rf_stage/wire_id2ra_ctl_clr_o
mips_core/wire_NET1606
mips_core/wire_NET1375
mips_core/wire_BUS7772
mips_core/wire_BUS7780
mips_core/wire_NET767
mips_core/wire_zz_addr_o
mips_alu/inst_muldiv_ff
mips_alu/wire_mul_div_c
forward_node/always_1/if_1/if_1/stmt_2
pipelinedregs/input_dmem_ctl_i
decoder/always_1/block_1/case_1/block_22/stmt_1
mem_module/input_dmem_ctl
infile_dmem_ctl_reg/input_ctl_i
mem_module/assign_2_dmem_ctl_s
decode_pipe/wire_dmem_ctl_ur_o
pipelinedregs/input_wb_mux_ctl_i
reg_array/input_data
pipelinedregs/inst_U13
pipelinedregs/inst_U18
pipelinedregs/inst_U10
pipelinedregs/wire_BUS5651
pipelinedregs/inst_U21
rf_stage/input_wb_din_i
reg_array/always_1/if_1/block_1/stmt_1
reg_array/reg_r_data
pipelinedregs/wire_BUS5639
pipelinedregs/inst_U11
mips_core/wire_BUS422
infile_dmem_ctl_reg/input_dmem_addr_i
mem_module/assign_3_dmem_addr_s
mem_module/input_dmem_addr_i
mem_dout_ctl/reg_dout
mem_dout_ctl/always_1
mem_dout_ctl/always_1/case_1
mem_dout_ctl/input_ctl
infile_dmem_ctl_reg/reg_ctl_o
infile_dmem_ctl_reg/always_1
infile_dmem_ctl_reg/always_1/block_1/stmt_1
infile_dmem_ctl_reg/always_1/block_1
mem_module/inst_dmem_ctl_post
mem_module/wire_dmem_addr_s
mem_module/inst_i_mem_dout_ctl
mem_module/wire_dout_s
mem_module/wire_dout
mem_module/inst_uu3
mem_module/wire_BUS512
b_d_save/input_pause
b_d_save/input_din
b_d_save/always_1/if_1/stmt_1
b_d_save/always_1/if_1
b_d_save/always_1
b_d_save/reg_dout
or32/input_b
or32/reg_c
or32/always_1/stmt_1
or32/always_1
decode_pipe/wire_wb_mux_ctl_o
wb_mux/input_sel
wb_mux_ctl_reg_clr_cls/always_1
wb_mux_ctl_reg_clr_cls/reg_wb_mux_ctl_o
wb_mux_ctl_reg_clr_cls/input_wb_mux_ctl_i
wb_mux_ctl_reg_clr_cls/always_1/if_1
wb_mux_ctl_reg_clr_cls/always_1/if_1/if_1
decoder/always_1/block_1/case_1/block_13/stmt_8
alu/always_1/block_1/case_1/stmt_6
decoder/always_1/block_1/case_1/block_13/stmt_6
alu_we_reg_clr_cls/always_1/if_1/stmt_1
ext/always_1/case_1/stmt_2
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_1
exec_stage/input_rs_i
alu_muxa/input_rs
pipelinedregs/input_alu_func_i
pipelinedregs/inst_U26
pipelinedregs/inst_U19
pipelinedregs/wire_BUS5682
pipelinedregs/wire_BUS7822
pipelinedregs/inst_U20
pipelinedregs/inst_U12
reg_array/reg_r_wren
reg_array/input_wren
reg_array/always_1/if_1/block_1/stmt_3
rf_stage/input_wb_we_i
mips_core/wire_BUS5832
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_muxa_ctl_o
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/input_clr
decoder/reg_dmem_ctl
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
dmem_ctl_reg_clr_cls/input_cls
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
exec_stage/input_ext_i
exec_stage/input_alu_func
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/always_1/if_1
exec_stage/input_muxa_fw_ctl
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
pipelinedregs/inst_U16
forward/wire_alu_rs_fw
forward/inst_fw_alu_rs
mips_core/wire_BUS7219
mips_core/wire_BUS7231
mips_alu/input_b
mips_alu/inst_mips_shifter
mips_alu/wire_shift_c
alu/input_alu_func
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/input_fw_ctl
alu/input_b
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
alu_muxb/always_1
alu_muxb/always_1/case_1
alu_muxb/reg_b_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
alu_func_reg_clr_cls/input_clr
alu_func_reg_clr_cls/always_1/if_1/if_1
decode_pipe/wire_ext_ctl_o
ext_ctl_reg_clr_cls/input_cls
forward/inst_fw_cmp_rs
forward/wire_cmp_rs_fw
forward_node/input_mem_wr_rn
forward/input_fw_mem_rn
decode_pipe/wire_wb_we_o
forward_node/always_1/if_1/if_1
forward_node/input_rn
mips_core/wire_BUS775
rf_stage/wire_rd_index_o
rf_stage/inst_rd_sel
rd_sel_reg_clr_cls/always_1/if_1/if_1
decode_pipe/input_id2ra_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
wb_mux/input_alu_i
wb_mux/always_1/if_1/stmt_2
alu_we_reg_clr_cls/input_clr
decode_pipe/wire_alu_we_o
alu_we_reg_clr_cls/always_1/if_1
alu_we_reg_clr_cls/always_1
alu_we_reg_clr_cls/reg_alu_we_o
ctl_FSM/reg_id2ra_ins_clr
rf_stage/wire_NET6609
mips_core/wire_NET1640
forward/input_alu_we
forward_node/input_alu_we
mips_dvc/always_5
mips_dvc/always_5/if_1
mips_dvc/always_5/if_1/block_2
pipelinedregs/wire_BUS5666
pipelinedregs/inst_U3
decode_pipe/input_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_id2ra_ctl_cls_o
mips_core/wire_NET1572
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
mips_sys/inst_imips_dvc
mips_sys/wire_w_irq
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
muldiv_ff/input_op_type
pipelinedregs/assign_1_NET7643
pipelinedregs/wire_NET7643
rf_stage/input_irq_i
mips_dvc/reg_cmd
alu/always_1/block_1/case_1/stmt_3
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_6/stmt_1
mips_dvc/always_6
mips_dvc/reg_irq_req_o
alu_muxa/always_1/block_1/case_1/stmt_1
reg_array/input_rd_clk_cls
rf_stage/wire_ext_o
rf_stage/inst_i_ext
rd_sel/always_1/case_1/stmt_2
rf_stage/wire_ra2ex_ctl_clr_o
pipelinedregs/input_ra2ex_ctl_clr
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
rd_sel/input_rt_i
reg_array/reg_r_rdaddress_a
rd_sel_reg_clr_cls/always_1/if_1
alu_muxa/always_1
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/reg_a_o
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
wb_we_reg_clr_cls/always_1/if_1/if_1
wb_we_reg_clr_cls/input_wb_we_i
wb_we_reg_clr_cls/reg_wb_we_o
wb_we_reg_clr_cls/always_1
wb_we_reg_clr_cls/always_1/if_1
wb_mux/reg_wb_o
wb_mux/always_1/if_1
wb_mux/always_1
alu/input_a
alu/reg_alu_out
fwd_mux/always_1/case_1/stmt_3
fwd_mux/input_din
alu/always_1
alu/always_1/block_1
alu/always_1/block_1/case_1
fwd_mux/input_fw_ctl
forward_node/reg_mux_fw
forward_node/always_1
forward_node/always_1/if_1
ext/reg_res
ext/always_1
ext/always_1/case_1
mips_alu/input_a
reg_array/wire_qa
reg_array/always_1/if_1/block_1/stmt_2
reg_array/always_1/if_1/block_1
reg_array/always_1
reg_array/reg_r_wraddress
reg_array/always_1/if_1
rf_stage/input_wb_addr_i
rf_stage/wire_BUS6061
rf_stage/inst_reg_bank
pipelinedregs/wire_BUS7299
pipelinedregs/inst_U24
pipelinedregs/inst_U22
pipelinedregs/wire_alu_we_o
rf_stage/wire_rs_o
rf_stage/inst_rs_fwd_rs
r5_reg_clr_cls/always_1
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/input_r5_i
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/always_1/if_1/if_1
rd_sel/reg_rd_o
rd_sel/always_1/case_1
rd_sel/always_1
exec_stage/wire_BUS476
fwd_mux/always_1
fwd_mux/always_1/case_1
fwd_mux/reg_dout
mips_alu/inst_mips_alu
mips_alu/wire_alu_c
mips_alu/wire_c
mips_alu/assign_1_c
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
pipelinedregs/inst_U3/expr_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_4/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
alu/always_1/block_1/case_1/stmt_6/expr_1
reg_array/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
mem_dout_ctl/always_1/case_1/cond
infile_dmem_ctl_reg/always_1/block_1/stmt_1/expr_1
infile_dmem_ctl_reg/always_1/block_1/stmt_1/expr_1/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
alu_muxa/always_1/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/cond
b_d_save/always_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
forward_node/always_1/if_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/if_1/cond/expr_1
forward_node/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
muldiv_ff/assign_2_res/expr_1
pipelinedregs/inst_U10/expr_1
reg_array/always_2/if_1/cond/expr_2
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext/always_1/case_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
alu/always_1/block_1/case_1/cond
wb_mux_ctl_reg_clr_cls/always_1/if_1/if_1/cond
fwd_mux/always_1/case_1/cond
rd_sel/always_1/case_1/cond
pipelinedregs/inst_U5/expr_1
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/cond
forward_node/always_1/if_1/cond/expr_1
pipelinedregs/inst_U7/expr_1
wb_mux/always_1/if_1/cond
reg_array/always_2/if_1/cond/expr_1
reg_array/always_2/if_1/cond
or32/always_1/stmt_1/expr_1
pipelinedregs/assign_1_NET7643/expr_1
forward_node/always_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
