# RISC-V RV32I Project

## π“ Overview
λ³Έ ν”„λ΅μ νΈλ” **RISC-V RV32I λ…λ Ήμ–΄ μ§‘ν•© κµ¬μ΅°(ISA)** λ¥Ό κΈ°λ°μΌλ΅, 
**32λΉ„νΈ λ‹¤μ¤‘ μ‚¬μ΄ν΄(Multi-Cycle) CPU** λ° **AMBA_APB**κΈ°λ° μ‹μ¤ν…μ„ μ„¤κ³„ν•λ‹¤.

## π“ File Structure
```
β”β”€β”€ π“ RV32I-32bit CPU Design
|    β”β”€β”€  π“ Single Cycle
|    β”β”€β”€  π“ Multi Cycle FSM
|    β”β”€β”€  π“ Multi Cycle RAM
|    β””β”€β”€  π“ PPT
β”β”€β”€ π“ AMBA_APB
```

## Reference
 
For more details, please refer to the README in each folder.

μμ„Έν• μ‚¬ν•­μ€ κ° ν΄λ” λ‚΄μ READMEλ¥Ό ν™•μΈν•΄μ£Όμ„Έμ”. 