
---------- Begin Simulation Statistics ----------
final_tick                               13751612510112                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179972                       # Simulator instruction rate (inst/s)
host_mem_usage                               17514780                       # Number of bytes of host memory used
host_op_rate                                   290630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2078.94                       # Real time elapsed on the host
host_tick_rate                               15661807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   374151283                       # Number of instructions simulated
sim_ops                                     604202464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032560                       # Number of seconds simulated
sim_ticks                                 32559914826                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         3122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1078040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        14853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2127336                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        14901                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  21                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu0.num_int_insts                          27                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     81.48%     81.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2529396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5059498                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2178029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4356637                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          191                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       449616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       899918                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          575                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1994012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4021065                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops               15                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1670505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3422455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         38190545                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        21335345                       # number of cc regfile writes
system.switch_cpus0.committedInsts           34998980                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             64484860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.793724                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.793724                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           570169                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          276825                       # number of floating regfile writes
system.switch_cpus0.idleCycles                5552873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       214380                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8332831                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.722067                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            16669611                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           5615141                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       25850118                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     11495242                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1348                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        17645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      5899723                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     73559580                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     11054470                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       357299                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     70601941                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        133912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      4184556                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        192890                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      4403943                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4570                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       162606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        51774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         85580137                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             70353323                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.589637                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         50461208                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.719525                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              70535460                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       105867383                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       56488126                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.357945                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.357945                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       272407      0.38%      0.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     53527683     75.43%     75.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        47182      0.07%     75.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       193475      0.27%     76.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         7381      0.01%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           14      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            4      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            2      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        34169      0.05%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         8632      0.01%     76.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        61940      0.09%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10972311     15.46%     91.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5300865      7.47%     99.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       172118      0.24%     99.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       361057      0.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      70959240                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         739979                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1395945                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       639763                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1032247                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1925154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.027130                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1442957     74.95%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          2847      0.15%     75.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt            12      0.00%     75.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          142      0.01%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     75.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        222039     11.53%     86.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172760      8.97%     95.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        48341      2.51%     98.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        36056      1.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      71872008                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    234772049                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     69713560                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     81606265                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          73553804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         70959240                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         5776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      9074549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        99742                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4305                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     10880340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92224618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.769418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.882483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     75040118     81.37%     81.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2873229      3.12%     84.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2437104      2.64%     87.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2193952      2.38%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2101766      2.28%     91.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1963835      2.13%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2344540      2.54%     96.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1824124      1.98%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1445950      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92224618                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.725722                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       730245                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       546922                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     11495242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5899723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       34262925                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                97777491                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  26259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        165500773                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       117704713                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.391110                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.391110                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        362172561                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       162813878                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  93588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       118014                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29338788                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.396834                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52560456                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292110                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        4637659                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50437383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305494                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    431520846                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     50268346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       128821                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    429911348                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       180744                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        174352                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       206622                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       114813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        644021808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            429032276                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.589641                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379741850                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.387843                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             429795768                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       379263050                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225144726                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.556826                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.556826                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684653      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    215305108     50.07%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47520724     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39331457      9.15%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924598      0.22%     97.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10980911      2.55%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369291      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     430040176                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      174419274                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    348201140                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173715836                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    178381514                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1451201                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003375                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         387018     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3356      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            2      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          702      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91854      6.33%     33.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334322     23.04%     56.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       439062     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       194885     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256387450                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    611016573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    255316440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    261524624                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         431520295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        430040176                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          551                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8385217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         2264                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          468                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4868846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     97683903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.402365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.841551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18106252     18.54%     18.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3084353      3.16%     21.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6415028      6.57%     28.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7204320      7.38%     35.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10484262     10.73%     46.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12399229     12.69%     59.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10696506     10.95%     70.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9951046     10.19%     80.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19342907     19.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     97683903                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.398151                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14647                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        47833                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50437383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      111303446                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                97777491                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          2214730                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1048101                       # number of cc regfile writes
system.switch_cpus2.committedInsts           61647649                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             67772052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.586070                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.586070                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        113243675                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        51091644                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         1336                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          390947                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.841099                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            41057704                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           7582985                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       18136998                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     19051114                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts           90                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      7594524                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     67834109                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     33474719                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          708                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     82240556                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        214004                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     15947091                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          1588                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     16190755                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          522                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         93375849                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             67802671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.534424                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         49902296                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.693438                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              67803121                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        90772591                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8737639                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.630489                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.630489                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9852556     11.98%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           14      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     19280914     23.44%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       380505      0.46%     35.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     11668894     14.19%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     50.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11479876     13.96%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite           10      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     21995500     26.75%     90.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      7582995      9.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      82241264                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       74214726                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    140958651                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     58674431                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     58740407                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9716307                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.118144                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         123558      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      1478016     15.21%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1222477     12.58%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2245273     23.11%     52.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite            0      0.00%     52.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      4015113     41.32%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       631870      6.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      17742845                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    131009682                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9128240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes      9156229                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          67834109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         82241264                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        62005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          600                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       105366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     97768898                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.841180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.950861                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79061187     80.87%     80.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2002451      2.05%     82.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2026000      2.07%     84.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1642994      1.68%     86.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4742096      4.85%     91.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2724048      2.79%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2147503      2.20%     96.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1596763      1.63%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1825856      1.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     97768898                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.841106                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads       649345                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       182656                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     19051114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7594524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       43108214                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                97777491                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          7274642                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         7382583                       # number of cc regfile writes
system.switch_cpus3.committedInsts           27504595                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             48809946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.554951                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.554951                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         50335146                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        38248186                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 223100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        19226                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1288335                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.527512                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            14179178                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2401672                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        9055231                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     11735509                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        15609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2617941                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     51985069                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     11777506                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        66451                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     51578808                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         20071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7002026                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         44582                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7032813                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect          402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        18824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers         50259918                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             51202415                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.662800                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         33312252                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.523663                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              51422925                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        38251600                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        9245567                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.281298                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.281298                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       231334      0.45%      0.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     14002137     27.11%     27.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          843      0.00%     27.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     27.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     10302181     19.95%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     47.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13762      0.03%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          406      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     47.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      6164173     11.94%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       705183      1.37%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      6022845     11.66%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     72.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1303631      2.52%     75.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       260417      0.50%     75.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10496168     20.32%     95.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2142179      4.15%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      51645259                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       40923014                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     81531182                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     40367446                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     42652446                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt             423259                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008196                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11405      2.69%      2.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         2936      0.69%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          1122      0.27%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        41260      9.75%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv          251      0.06%     13.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        93699     22.14%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     35.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         42575     10.06%     45.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        42630     10.07%     55.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       160479     37.92%     93.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        26902      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      10914170                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    119751616                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10834969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     12508014                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          51966274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         51645259                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      3174982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        14630                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1757278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     97554391                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.529400                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.704785                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86602365     88.77%     88.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1604121      1.64%     90.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1237099      1.27%     91.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1040740      1.07%     92.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1158947      1.19%     93.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1286891      1.32%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1283803      1.32%     96.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1051741      1.08%     97.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2288684      2.35%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     97554391                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.528192                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1000578                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1129836                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     11735509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2617941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       16747901                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                97777491                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     12795091                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12795092                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     12839990                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12839991                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1149455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1149459                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1155249                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1155253                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  61014121136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61014121136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  61014121136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61014121136                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     13944546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13944551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     13995239                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13995244                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.082430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082431                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.082546                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082546                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 53080.913247                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53080.728531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 52814.692881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52814.510013                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2861                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   130.045455                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       667542                       # number of writebacks
system.cpu0.dcache.writebacks::total           667542                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       454813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       454813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       454813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       454813                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       694642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       694642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       698052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       698052                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  35804820338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35804820338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  36386763812                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  36386763812                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.049815                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.049815                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.049878                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049878                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 51544.277971                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51544.277971                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52126.150791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52126.150791                       # average overall mshr miss latency
system.cpu0.dcache.replacements                667542                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      7863304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7863305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1059004                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1059008                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  53594691993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53594691993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      8922308                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8922313                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.118692                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118692                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 50608.583153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50608.391998                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       440454                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       440454                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       618550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       618550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  29256698682                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29256698682                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069326                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069326                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 47298.841940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47298.841940                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      4931787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4931787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        90451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        90451                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   7419429143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7419429143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      5022238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5022238                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.018010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 82027.054903                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82027.054903                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        14359                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14359                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        76092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        76092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6548121656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6548121656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.015151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 86055.323240                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86055.323240                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        44899                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        44899                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         5794                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5794                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        50693                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        50693                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.114296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.114296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         3410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    581943474                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    581943474                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.067268                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.067268                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 170657.910264                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 170657.910264                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.577899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13540351                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           668054                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.268348                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.012381                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.565518                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000024                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999151                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        112630006                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       112630006                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      6115103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6115117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      6115103                       # number of overall hits
system.cpu0.icache.overall_hits::total        6115117                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       399157                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        399158                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       399157                       # number of overall misses
system.cpu0.icache.overall_misses::total       399158                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   5973576111                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5973576111                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   5973576111                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5973576111                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           15                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      6514260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6514275                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           15                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      6514260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6514275                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.066667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.061274                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061274                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.066667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.061274                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061274                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14965.480027                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14965.442534                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14965.480027                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14965.442534                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       380225                       # number of writebacks
system.cpu0.icache.writebacks::total           380225                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        18189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        18189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        18189                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        18189                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       380968                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       380968                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       380968                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       380968                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4955146227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4955146227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4955146227                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4955146227                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.058482                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058482                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.058482                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058482                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13006.725570                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13006.725570                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13006.725570                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13006.725570                       # average overall mshr miss latency
system.cpu0.icache.replacements                380225                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      6115103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6115117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       399157                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       399158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   5973576111                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5973576111                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      6514260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6514275                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.061274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14965.480027                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14965.442534                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        18189                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        18189                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       380968                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       380968                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4955146227                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4955146227                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.058482                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058482                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13006.725570                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13006.725570                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          500.888959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6496086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           380969                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.051482                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.071715                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.817244                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000140                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978159                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978299                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         52495169                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        52495169                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1002849                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       510640                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       917254                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        30539                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        30539                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         46174                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        46174                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1002850                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1141954                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2064717                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3206671                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     48703040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     85477696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           134180736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       380348                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               24341952                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1459690                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.012387                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.110902                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1441657     98.76%     98.76% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               17985      1.23%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1459690                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1406215804                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      380670696                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      677590613                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       364571                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       313981                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         678552                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       364571                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       313981                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        678552                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        16188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       354063                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       370256                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        16188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       354063                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       370256                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst   3292590780                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  34514921114                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  37807511894                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst   3292590780                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  34514921114                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  37807511894                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       380759                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       668044                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1048808                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       380759                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       668044                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1048808                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.042515                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.530000                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.353026                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.042515                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.530000                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.353026                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 203397.008895                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97482.428590                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 102111.814242                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 203397.008895                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97482.428590                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 102111.814242                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       380112                       # number of writebacks
system.cpu0.l2cache.writebacks::total          380112                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        16177                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       354060                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       370237                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        16177                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       354060                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       370237                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst   3286010034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  34396976843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  37682986877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst   3286010034                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  34396976843                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  37682986877                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.042486                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.529995                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.353007                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.042486                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.529995                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.353007                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 203128.517896                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97150.135127                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 101780.715804                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 203128.517896                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97150.135127                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 101780.715804                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               380112                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       326118                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       326118                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       326118                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       326118                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       720168                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       720168                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       720168                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       720168                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        30514                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        30514                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       406926                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       406926                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        30534                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        30534                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000655                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000655                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 20346.300000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 20346.300000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       478854                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       478854                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000655                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 23942.700000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 23942.700000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        14569                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        14569                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        31603                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        31603                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   6321144195                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   6321144195                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        46172                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        46172                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.684462                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.684462                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 200017.219726                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 200017.219726                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        31603                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        31603                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6310620396                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   6310620396                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.684462                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.684462                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 199684.219726                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 199684.219726                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       364571                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       299412                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       663983                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        16188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       322460                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       338653                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3292590780                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  28193776919                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  31486367699                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       380759                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       621872                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1002636                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.042515                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.518531                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.337763                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 203397.008895                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 87433.408544                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 92975.310123                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           11                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        16177                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       322457                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       338634                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3286010034                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  28086356447                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  31372366481                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.042486                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.518526                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.337744                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 203128.517896                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87101.090834                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92643.876519                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4072.539401                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2125610                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          384208                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.532446                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   153.719356                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.011401                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.084256                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   388.373747                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3530.350641                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.037529                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000021                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.094818                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.861902                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.994272                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1284                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2686                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        34394288                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       34394288                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  32559904503                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29992.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29992.numOps                      0                       # Number of Ops committed
system.cpu0.thread29992.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42679739                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42679741                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     42963328                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42963330                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7505250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7505251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7563107                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7563108                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  44909386263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44909386263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  44909386263                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44909386263                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     50184989                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50184992                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50526435                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50526438                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149552                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149552                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.149686                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.149686                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5983.729558                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5983.728760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5937.954635                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5937.953850                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108018                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            232                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   465.594828                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2529396                       # number of writebacks
system.cpu1.dcache.writebacks::total          2529396                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4989533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4989533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4989533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4989533                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2515717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2515717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2529909                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2529909                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19832415003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19832415003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  23842933470                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  23842933470                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7883.404613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7883.404613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  9424.423357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9424.423357                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2529396                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     42279986                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42279988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      7488514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7488515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  40603478211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40603478211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49768500                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49768503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.150467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150467                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5422.100862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5422.100137                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4989529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4989529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2498985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2498985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15532233552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15532233552                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6215.416880                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6215.416880                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4305908052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4305908052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 257284.180927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 257284.180927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4300181451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4300181451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 257003.433600                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 257003.433600                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       283589                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       283589                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        57857                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        57857                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341446                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341446                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.169447                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.169447                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4010518467                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4010518467                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 282590.083639                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 282590.083639                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.646403                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45493239                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2529908                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.982171                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052597617                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001538                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.644865                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999306                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        406741412                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       406741412                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20356544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20356565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20356544                       # number of overall hits
system.cpu1.icache.overall_hits::total       20356565                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::total          216                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     58032909                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58032909                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     58032909                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58032909                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20356758                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20356781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20356758                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20356781                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 271181.817757                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 268670.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 271181.817757                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 268670.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     53658288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     53658288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     53658288                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     53658288                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 282412.042105                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 282412.042105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 282412.042105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 282412.042105                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20356544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20356565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     58032909                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58032909                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20356758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20356781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 271181.817757                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 268670.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     53658288                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     53658288                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 282412.042105                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 282412.042105                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          130.526005                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20356757                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         106024.776042                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   128.526005                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.251027                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.254934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        162854440                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       162854440                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2513369                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        71028                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2501967                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2513370                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7589215                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7589598                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    323795456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           323807680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        43600                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2790400                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2573701                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2573483     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2573701                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3369389571                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2527377426                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2482425                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2482425                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2482425                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2482425                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        47483                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        47483                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     53527086                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12984804198                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  13038331284                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     53527086                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12984804198                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  13038331284                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2529908                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2530100                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2529908                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2530100                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 283212.095238                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 273462.169576                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 273483.613718                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 283212.095238                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 273462.169576                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 273483.613718                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        43599                       # number of writebacks
system.cpu1.l2cache.writebacks::total           43599                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        47483                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        47483                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     53464149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  12968992692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  13022456841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     53464149                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  12968992692                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  13022456841                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 282879.095238                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 273129.176590                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 273167.831033                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 282879.095238                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 273129.176590                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 273167.831033                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                43599                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        55350                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        55350                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        55350                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        55350                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2474045                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2474045                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2474045                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2474045                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15216                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4282846866                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4282846866                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.909450                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 281469.957019                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 281469.957019                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15216                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4277779938                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4277779938                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.909450                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 281136.957019                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 281136.957019                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2480910                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2480910                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        32459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     53527086                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8701957332                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   8755484418                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2513177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2513369                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.012839                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.012915                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 283212.095238                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 269685.974277                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 269739.807696                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        32267                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        32456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     53464149                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8691212754                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8744676903                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.012839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 282879.095238                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 269352.984597                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 269431.750770                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3931.738404                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5059494                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           47695                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs          106.080176                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.555531                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.262848                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.193378                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.288023                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3918.438623                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000624                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002512                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.956650                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.959897                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2673                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80999631                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80999631                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  32559904503                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-7492.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-7492.numOps                      0                       # Number of Ops committed
system.cpu1.thread-7492.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17358741                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17358742                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     18042520                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18042521                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1882502                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1882509                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6177934                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6177941                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 114485319121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 114485319121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 114485319121                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 114485319121                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     19241243                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19241251                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     24220454                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24220462                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097837                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097837                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.255071                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.255071                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60815.509955                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60815.283816                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 18531.327645                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18531.306647                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     38226550                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1127614                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    33.900386                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2178029                       # number of writebacks
system.cpu2.dcache.writebacks::total          2178029                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1804521                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1804521                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1804521                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1804521                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        77981                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77981                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2178550                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2178550                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7048755522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7048755522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392014154106                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392014154106                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004053                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004053                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.089947                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.089947                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90390.678781                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90390.678781                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 179942.693124                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 179942.693124                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2178029                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     10028013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10028014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1631392                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1631398                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 103732572258                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 103732572258                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     11659405                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11659412                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.139921                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.139921                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 63585.313804                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 63585.079949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1624842                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1624842                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         6550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   1175881608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1175881608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 179523.909618                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 179523.909618                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      7330728                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7330728                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       251110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       251111                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  10752746863                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10752746863                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      7581838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7581839                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.033120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033120                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 42820.862821                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42820.692295                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       179679                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       179679                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        71431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        71431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5872873914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5872873914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 82217.439403                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82217.439403                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       683779                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       683779                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      4295432                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      4295432                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      4979211                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      4979211                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.862673                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.862673                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      2100569                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      2100569                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 384965398584                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 384965398584                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421868                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421868                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 183267.199784                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 183267.199784                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.891749                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20221062                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2178541                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.281929                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.065018                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.826731                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000127                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999662                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        195942237                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       195942237                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5376799                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5376826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5376799                       # number of overall hits
system.cpu2.icache.overall_hits::total        5376826                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4960701                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4960701                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5376848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5376877                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5376848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5376877                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5376799                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5376826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5376848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5376877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97268.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           50.994937                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5376877                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         105428.960784                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    48.994937                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.095693                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         43015067                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        43015067                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2107160                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2835700                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       659410                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         71432                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        71432                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2107176                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      6535127                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            6535229                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    278820480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           278823744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1317081                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               84293184                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3495689                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000055                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.007392                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3495498     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 191      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3495689                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2901324438                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2176355466                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       857545                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         857545                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       857545                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        857545                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1321005                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1321063                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1321005                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1321063                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      4911750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 386303145165                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 386308056915                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      4911750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 386303145165                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 386308056915                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2178550                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2178608                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2178550                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2178608                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.606369                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.606379                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.606369                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.606379                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 292431.251331                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 292422.130447                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 292431.251331                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 292422.130447                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1317081                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1317081                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1321005                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1321054                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1321005                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1321054                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 385863255828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 385868151261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 385863255828                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 385868151261                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606369                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.606375                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606369                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.606375                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 292098.255365                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 292091.126677                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 292098.255365                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 292091.126677                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1317081                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1847977                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1847977                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1847977                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1847977                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       330052                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       330052                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       330052                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       330052                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32479                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32479                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        38952                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        38953                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5660769897                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5660769897                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        71431                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        71432                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.545309                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.545316                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 145326.809843                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 145323.079018                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        38952                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        38952                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5647798881                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5647798881                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.545309                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.545302                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 144993.809843                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 144993.809843                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       825066                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       825066                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1282053                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1282110                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4911750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 380642375268                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 380647287018                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2107119                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2107176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.608439                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.608449                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 296900.654862                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 296891.286253                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1282053                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1282102                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 380215456947                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 380220352380                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.608439                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608446                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 296567.659018                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 296560.142937                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4092.285271                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4356621                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1321177                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.297530                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.969915                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.003509                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.012441                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.083134                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4091.216272                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998832                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.999093                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3393                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        71027369                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       71027369                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  32559904503                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29992.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29992.numOps                      0                       # Number of Ops committed
system.cpu2.thread29992.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     12259618                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12259618                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     12370658                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12370658                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1387522                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1387526                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1434884                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1434888                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 226210515295                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 226210515295                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 226210515295                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 226210515295                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     13647140                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13647144                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     13805542                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13805546                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.101671                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.101672                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.103935                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.103936                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 163032.020606                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 163031.550612                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 157650.733645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 157650.294166                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       855153                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       276005                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12109                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            412                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.621273                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   669.915049                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       449293                       # number of writebacks
system.cpu3.dcache.writebacks::total           449293                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       970542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       970542                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       970542                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       970542                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       416980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       416980                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       450107                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       450107                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  60647499373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60647499373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  69625554331                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69625554331                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030554                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030554                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032603                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032603                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 145444.624138                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145444.624138                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 154686.673016                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 154686.673016                       # average overall mshr miss latency
system.cpu3.dcache.replacements                449293                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     10467370                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10467370                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1333856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1333860                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 221433249762                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221433249762                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     11801226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11801230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.113027                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113027                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 166009.861456                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 166009.363623                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       970539                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       970539                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       363317                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       363317                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  55888504218                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  55888504218                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.030786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030786                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 153828.486468                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 153828.486468                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      1792248                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1792248                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        53666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   4777265533                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4777265533                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      1845914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1845914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029073                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029073                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 89018.476000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89018.476000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        53663                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53663                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   4758995155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4758995155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 88682.987440                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88682.987440                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       111040                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       111040                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        47362                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47362                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       158402                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       158402                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.298999                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.298999                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33127                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33127                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   8978054958                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   8978054958                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.209132                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.209132                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 271019.257947                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 271019.257947                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.676257                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12820766                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           449805                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.502942                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005443                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.670815                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999357                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        110894173                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       110894173                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      3457391                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3457406                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      3457391                       # number of overall hits
system.cpu3.icache.overall_hits::total        3457406                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          640                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           642                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          640                       # number of overall misses
system.cpu3.icache.overall_misses::total          642                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    155571273                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    155571273                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    155571273                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    155571273                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           17                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      3458031                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3458048                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           17                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      3458031                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3458048                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.117647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.117647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 243080.114063                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 242322.855140                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 243080.114063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 242322.855140                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu3.icache.writebacks::total               19                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          150                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    124260282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    124260282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    124260282                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    124260282                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 253592.412245                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 253592.412245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 253592.412245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 253592.412245                       # average overall mshr miss latency
system.cpu3.icache.replacements                    19                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      3457391                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3457406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          640                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          642                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    155571273                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    155571273                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      3458031                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3458048                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 243080.114063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 242322.855140                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    124260282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    124260282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 253592.412245                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 253592.412245                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          269.732283                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3457898                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7028.247967                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   267.732284                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.522915                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.526821                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         27664876                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        27664876                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         396937                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       187310                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       513372                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          303                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          303                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         53360                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        53360                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       396940                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1003                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1349512                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1350515                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        32704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     57542272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            57574976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       251370                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               16087680                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        701975                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000821                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.028633                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              701399     99.92%     99.92% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 576      0.08%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          701975                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       598913481                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         489842                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      449452098                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       194931                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         194931                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       194931                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        194931                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       254873                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       255369                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       254873                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       255369                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    123927282                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  68501402690                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  68625329972                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    123927282                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  68501402690                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  68625329972                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       449804                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       450300                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       449804                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       450300                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.566631                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.567109                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.566631                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.567109                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 252912.820408                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 268766.808136                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 268730.072844                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 252912.820408                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 268766.808136                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 268730.072844                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       251370                       # number of writebacks
system.cpu3.l2cache.writebacks::total          251370                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       254873                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       255363                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       254873                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       255363                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    123764112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  68416530980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  68540295092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    123764112                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  68416530980                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  68540295092                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.566631                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.567095                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.566631                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.567095                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 252579.820408                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 268433.812055                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 268403.390828                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 252579.820408                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 268433.812055                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 268403.390828                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               251370                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       134002                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       134002                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       134002                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       134002                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       315309                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       315309                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       315309                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       315309                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          303                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          303                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          303                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          303                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        35966                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        35966                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   4587652755                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   4587652755                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        53360                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        53360                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.325975                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.325975                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 263749.152294                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 263749.152294                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4581860553                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   4581860553                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.325975                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.325975                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 263416.152294                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 263416.152294                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       158965                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       158965                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       237479                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       237975                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    123927282                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  63913749935                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  64037677217                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       396444                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       396940                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.599023                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.599524                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 252912.820408                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 269134.323182                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 269094.136851                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       237479                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       237969                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    123764112                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  63834670427                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  63958434539                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.599023                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.599509                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 252579.820408                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 268801.327389                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 268767.925818                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4077.006062                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            899911                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          255466                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.522625                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     2.814173                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.016924                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.026960                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     4.733270                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4068.414734                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000687                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000251                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.001156                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.993265                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.995363                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3290                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        14654090                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       14654090                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  32559904503                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1891162                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2312040                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        735777                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            598870                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                29                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               24                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             103163                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            103163                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1891183                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1106451                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       138736                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3959000                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       761530                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5965717                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     47114304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5827776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    168827968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32394304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                254164352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1669699                       # Total snoops (count)
system.l3bus.snoopTraffic                    68532736                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3696891                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000004                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.002014                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3696876    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                       15      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3696891                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2011470744                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           246584497                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            31798355                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           881059295                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           170332372                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         3671                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       235864                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         1064                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         1710                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              242309                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         3671                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       235864                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         1064                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         1710                       # number of overall hits
system.l3cache.overall_hits::total             242309                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst        12506                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       118193                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        46419                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1321005                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       253163                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1752037                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst        12506                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       118193                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        46419                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1321005                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       253163                       # number of overall misses
system.l3cache.overall_misses::total          1752037                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst   3167892357                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  29623623091                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     52666608                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  12760753671                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      4699296                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 380469221221                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    121768764                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  67343159397                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 493543784405                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst   3167892357                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  29623623091                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     52666608                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  12760753671                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      4699296                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 380469221221                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    121768764                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  67343159397                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 493543784405                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        16177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       354057                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        47483                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1321005                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       254873                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1994346                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        16177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       354057                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        47483                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1321005                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       254873                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1994346                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.773073                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.333825                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.977592                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.993291                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.878502                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.773073                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.333825                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.977592                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.993291                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.878502                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 253309.799856                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 250637.711971                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 278659.301587                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 274903.674594                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 288014.974373                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 248507.681633                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 266007.115562                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 281697.124207                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 253309.799856                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 250637.711971                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 278659.301587                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 274903.674594                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 288014.974373                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 248507.681633                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 266007.115562                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 281697.124207                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1070824                       # number of writebacks
system.l3cache.writebacks::total              1070824                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst        12506                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       118193                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        46419                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1321005                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       253163                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1752014                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst        12506                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       118193                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        46419                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1321005                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       253163                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1752014                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst   3084602397                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  28836464371                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     51407868                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  12451609791                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 371671434481                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    118505364                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  65657113797                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 481875511025                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst   3084602397                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  28836464371                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     51407868                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  12451609791                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 371671434481                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    118505364                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  65657113797                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 481875511025                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.773073                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.333825                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.977592                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993291                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.878490                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.773073                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.333825                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.977592                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993291                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.878490                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 246649.799856                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 243977.768320                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 271999.301587                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 268243.818070                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 281355.055038                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 241847.681633                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 259347.194483                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 275040.902085                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 246649.799856                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 243977.768320                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 271999.301587                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 268243.818070                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 281355.055038                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 241847.681633                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 259347.194483                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 275040.902085                       # average overall mshr miss latency
system.l3cache.replacements                   1669694                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1241216                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1241216                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1241216                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1241216                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       735777                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       735777                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       735777                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       735777                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data           13                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total            14                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           24                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.565217                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.583333                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data           13                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total           14                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       219114                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       235764                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.565217                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 16854.923077                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16840.285714                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         7848                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          727                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          152                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             8727                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        23752                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        14489                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        38952                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        17242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          94436                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6071439498                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4205836533                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5491497270                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   4508938371                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20277711672                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        31600                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15216                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        38952                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        17394                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       103163                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.751646                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.952221                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.991261                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.915406                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 255618.032082                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 290277.902754                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 140981.137554                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 261509.011194                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 214724.381295                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        23752                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        14489                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        38952                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        17242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        94435                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5913251178                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4109339793                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5232076950                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4394106651                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  19648774572                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.751646                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.952221                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.991261                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.915396                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 248958.032082                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 283617.902754                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 134321.137554                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 254849.011194                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 208066.655075                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         3671                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       228016                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          337                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1558                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       233582                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst        12506                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        31930                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1282053                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       235921                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1657601                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3167892357                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  23552183593                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     52666608                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8554917138                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4699296                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 374977723951                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    121768764                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  62834221026                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 473266072733                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        16177                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       322457                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        32267                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1282053                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       237479                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1891183                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.773073                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.292879                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989556                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.993439                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.876489                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 253309.799856                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 249385.156796                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 278659.301587                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 267927.251425                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst        95904                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 292482.232756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 248507.681633                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 266335.854061                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 285512.661209                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        12506                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        31930                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1282053                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       235921                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1657579                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3084602397                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  22923213193                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     51407868                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8342269998                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 366439357531                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    118505364                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  61263007146                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 462226736453                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.773073                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.292879                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989556                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.993439                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.876477                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 246649.799856                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 242725.227317                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 271999.301587                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 261267.460006                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 285822.315872                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 241847.681633                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 259675.938751                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 278856.535015                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64128.420499                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2219312                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1976942                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.122598                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719099811356                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64128.420499                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.978522                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.978522                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64957                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          636                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5591                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51114                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7616                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.991165                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             65518750                       # Number of tag accesses
system.l3cache.tags.data_accesses            65518750                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1070824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     12506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    118145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     46419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1321005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    253162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000223934366                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66914                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66915                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2064241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1029959                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1752014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1070824                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1752014                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1070824                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      82.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       705                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1752014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1070824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   68417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   77074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   86887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   98411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  114604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 135930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 134870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 127757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 115724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 103421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  90526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  59319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  40911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  27320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  16730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   9128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   5406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   3198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                    312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  30793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  41432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  43384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  26025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  23898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  21886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  19910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  18359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  16759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  15346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  14223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  13259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  11716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   9838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   9682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   9993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   9954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  10779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  11372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  11889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  13488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  14595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  15845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  17451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  19399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  21679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 23871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 25741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 27305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 28380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 14138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   894                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        66915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.181633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.010444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.210679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        66914    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.052281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            66864     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66914                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               112128896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68532736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3443.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2104.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32559350391                       # Total gap between requests
system.mem_ctrls.avgGap                      11534.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       800384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7561216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2970752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     84543296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        31360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     16202176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     68526272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 24581882.485788047314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 232224686.102746129036                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 371499.743308327277                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91239550.713682204485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 96314.748265121889                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 2596545367.265206336975                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 963147.482651218888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 497611129.715305984020                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2104620738.911757230759                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst        12506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       118193                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        46419                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1321005                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       253163                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1070824                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst   2614205138                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  24396477214                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     44298721                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  10708355114                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2536684                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 321991255104                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    100079559                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  56140108050                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2669817555486                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    209036.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    206412.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    234384.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    230689.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     51769.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    243747.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    204244.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    221754.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2493236.57                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       800384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7564288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2970752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     84543296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        31360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     16202240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     112129024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       800384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       847424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     68532736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     68532736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst        12506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       118192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        46418                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1320989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       253160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1752016                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1070824                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1070824                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst     24581882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    232319035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       371500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91239551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        96315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   2596545367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       963147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    497613095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3443775102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst     24581882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       371500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        96315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       963147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     26026604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2104819265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2104819265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2104819265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst     24581882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    232319035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       371500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91239551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        96315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   2596545367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       963147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    497613095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5548594367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1751944                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1070723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        52345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        56025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        55613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        51838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        54061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        54037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        55777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        51876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        53466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        57697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        56113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        54895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        55727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        54922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        58753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        53873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        54821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        56053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        53852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        56311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        53871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        54751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        57236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        56032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        53417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        55207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        54568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        53219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        55643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        32896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        34287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        34551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        31812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        32835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        31239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        34448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        32240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        32531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        35028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        31953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        34492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        34080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        31939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        33869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        33149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        34540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        34529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        34344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        32444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        34829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        34087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        32074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        34027                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            385352311136                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5837477408                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       415997315584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               219956.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          237448.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1130307                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             270632                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           25.28                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1421728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.064170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.216969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.905520                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       959631     67.50%     67.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       321907     22.64%     90.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        60997      4.29%     94.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        23605      1.66%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13391      0.94%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9205      0.65%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6602      0.46%     98.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5457      0.38%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20933      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1421728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             112124416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           68526272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3443.633578                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2104.620739                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4434017043.456021                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5894968812.902422                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7369231479.859190                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4024308112.607963                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11608079138.307507                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 27460708377.177746                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 155316216.652797                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  60946629180.964752                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1871.830117                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2932623788                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29627212783                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1657580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1070824                       # Transaction distribution
system.membus.trans_dist::CleanEvict           598870                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94436                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94436                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1657601                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      5173766                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      5173766                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5173766                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    180661760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    180661760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               180661760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1752056                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1752056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1752056                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2566136459                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3207041129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        9551420                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7035085                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       243195                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4155471                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3893585                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    93.697802                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         825000                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1414                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       243741                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       196204                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        47537                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        12073                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      8889950                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       181899                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     90962565                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.708916                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.050163                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     77917952     85.66%     85.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      2406969      2.65%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1315102      1.45%     89.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1910479      2.10%     91.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       717593      0.79%     92.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       505014      0.56%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       437040      0.48%     93.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       320760      0.35%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      5431656      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     90962565                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     34998980                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      64484860                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           15061087                       # Number of memory references committed
system.switch_cpus0.commit.loads             10039159                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                900                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           7864094                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            329715                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           64195360                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       696087                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       159277      0.25%      0.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     48918319     75.86%     76.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        45326      0.07%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       190609      0.30%     76.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd         7157      0.01%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        33684      0.05%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         8620      0.01%     76.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        60781      0.09%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10012229     15.53%     92.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      4836542      7.50%     99.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead        26930      0.04%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       185386      0.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     64484860                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      5431656                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         6127795                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     74921822                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          9062732                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      1919360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        192890                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3800579                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        68183                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      75763005                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       347257                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           11056144                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            5615502                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               159348                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18064                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5418663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              42708344                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            9551420                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4914789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86484557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         519924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 7                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         5782                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        55647                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines          6514260                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        69570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.tlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92224618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.857717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.280080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        78852596     85.50%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          929736      1.01%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          900299      0.98%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1117253      1.21%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1037780      1.13%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1125084      1.22%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          994518      1.08%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          861958      0.93%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6405394      6.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92224618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.097685                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.436791                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            6520455                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                62255                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2070594                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1456050                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1973                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4570                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        877785                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads          176                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            21                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  32559914826                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        192890                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6956964                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       47334821                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          608                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10040241                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27699075                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      74898832                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1181795                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4120888                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8241917                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      16479436                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     83360357                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          192952029                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       113883665                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           613904                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     72068290                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        11291883                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9501319                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               158812431                       # The number of ROB reads
system.switch_cpus0.rob.writes              148018348                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         34998980                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           64484860                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29876552                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29683529                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       117264                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10251590                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10251389                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998039                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14378                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7783                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7579                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          204                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7124438                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       117199                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     96686299                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.376375                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.492403                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19368453     20.03%     20.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     19350350     20.01%     40.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2       104094      0.11%     40.15% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9702767     10.04%     50.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       154622      0.16%     50.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       340948      0.35%     50.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6        21826      0.02%     50.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      9131423      9.44%     60.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     38511816     39.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     96686299                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus1.commit.loads             48404662                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29133346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     38511816                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6894101                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     36077794                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         40804020                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     13733635                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        174352                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10144542                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     434231905                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           50264312                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292110                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       158420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258431554                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29876552                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10273346                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97351066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         348834                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20356758                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     97683903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.505881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.617864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27360140     28.01%     28.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9187017      9.40%     37.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          791665      0.81%     38.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7985609      8.17%     46.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1709288      1.75%     48.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5          996894      1.02%     49.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          945852      0.97%     50.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1731383      1.77%     51.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46976055     48.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     97683903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.305557                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.643058                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20356758                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             153926                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2032709                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889005                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           232                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  32559914826                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        174352                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13370566                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        5100189                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1838                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48019681                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     31017276                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     432900484                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13739                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12310544                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         75221                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      13303585                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    508898438                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1025814251                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       381687528                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        365806574                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8656376                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69012908                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               487692081                       # The number of ROB reads
system.switch_cpus1.rob.writes              861517633                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         392101                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       392088                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         1337                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       137113                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         137111                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998541                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        62446                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         1336                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97760072                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.693249                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.032364                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     82859978     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      4261837      4.36%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1819223      1.86%     90.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1182410      1.21%     92.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       719239      0.74%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       351960      0.36%     93.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       320601      0.33%     93.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       194415      0.20%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6050409      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97760072                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     61647649                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      67772052                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           26594427                       # Number of memory references committed
system.switch_cpus2.commit.loads             19012579                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            390882                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          58668190                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           30609325                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu      9849318     14.53%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     19278959     28.45%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       380505      0.56%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     11668843     17.22%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5088964      7.51%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13923615     20.54%     88.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7581848     11.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     67772052                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6050409                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1161327                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     88011786                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          6073805                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2520356                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          1588                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       135972                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      67843428                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           19049841                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            7582985                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                20223                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  435                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles         5659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              61779526                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             392101                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       137118                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97761650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           3178                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5376848                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     97768898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.694644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.063071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86400814     88.37%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          656016      0.67%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          462579      0.47%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          693447      0.71%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1242822      1.27%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1530514      1.57%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          902556      0.92%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          827365      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5052785      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     97768898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.004010                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.631838                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5376848                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            2411199                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          38502                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          522                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         12665                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       1125785                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  32559914826                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          1588                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2251348                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34741130                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          7456479                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53318317                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      67837265                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       4633126                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      42569342                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       8670376                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     60899840                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          206140277                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61953040                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        113274783                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     60845130                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           54665                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13370274                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               159544161                       # The number of ROB reads
system.switch_cpus2.rob.writes              135677875                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         61647649                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           67772052                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1353786                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1323245                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19284                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1244381                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1243356                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.917630                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          26042                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         2075                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         1729                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          346                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      2644636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19164                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97202018                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.502150                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.842186                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     88859194     91.42%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1360485      1.40%     92.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2       544339      0.56%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3       522292      0.54%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       314145      0.32%     94.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       207804      0.21%     94.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       247720      0.25%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       156325      0.16%     94.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      4989714      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97202018                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     27504595                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      48809946                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           12798331                       # Number of memory references committed
system.switch_cpus3.commit.loads             10954041                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1211848                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          39144435                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           21260064                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls         1671                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        22320      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     13202908     27.05%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult          842      0.00%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     27.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     10023446     20.54%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        13706      0.03%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          406      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     47.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      6136137     12.57%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       704020      1.44%     61.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5907830     12.10%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1101348      2.26%     76.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        71553      0.15%     76.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9852693     20.19%     96.37% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      1772737      3.63%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     48809946                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      4989714                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles          611337                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     89494346                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          6254366                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      1149751                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         44582                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1229346                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          121                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      52601772                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          625                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           11978509                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2403299                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                16794                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  343                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        67911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              30205191                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1353786                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1271127                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97441778                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          89404                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          3458031                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     97554391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.555074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.915329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        88864039     91.09%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1          459189      0.47%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          574032      0.59%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3          759307      0.78%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          663112      0.68%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          304951      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          432745      0.44%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7          485093      0.50%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         5011923      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     97554391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.013846                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.308918                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            3458031                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751612510112                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads              18834                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         781435                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        773649                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         12535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  32559914826                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         44582                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         1084982                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       24136075                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          6882272                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     65406471                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      52200284                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3261439                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7255748                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      53395729                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11085070                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     55456922                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          114356062                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        38807063                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         51200447                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     52581829                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         2874952                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          6337538                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               143341158                       # The number of ROB reads
system.switch_cpus3.rob.writes              103261686                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         27504595                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           48809946                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
