Warning (10268): Verilog HDL information at FSM_PW.v(63): always construct contains both blocking and non-blocking assignments File: C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Password_FSM/FSM_PW.v Line: 63
