"""ttlib.py - the Tiny Tapeout GF180 template: pin budget, wrapper
generation and the merged LibreLane config (docs/design.md 1.5/"### M4.").

New at M4 - nothing to port. `engine/reference/tt/` vendors the pieces
(VENDORED.md has the commits + licences); this module is the only code that
reads them. Two rules the design states directly:

  "Tile size and pin constraints come from the template, never typed by
  hand" (M4 boundaries) - `pin_budget()` gets the ui_in/uo_out/uio_*
  bus widths by PARSING the vendored `tt_block_1x1_pgvdd.def`'s own PINS
  section, and `tile_die_area()` reads the vendored `tile_sizes.yaml`;
  neither is a literal `8` or a `DIE_AREA` string typed anywhere in this
  file. `gf180_tech()` imports the vendored `tech.py` module directly and
  returns its `tech_map["gf180mcuD"]` object, so the PDK-specific LibreLane
  keys (LIB_SYNTH, STA_CORNERS, ...) come from that file too.

  "a script generates tt_um_<name>.v from tt_pins" (M4 boundaries) -
  `generate_tt_wrapper()`.

tt_pins schema (spec.yaml, docs/design.md 1.4's `tt_pins: {name: pin}`):
    tt_pins:
      <port-name>: "<expr>"
where <port-name> is a key of spec.yaml's `ports` map (or the two synthetic
ports every digital block has for free: the clock net and, when the design
declares a `rst` port, nothing special - the reset polarity is spelled out
in the expr itself) and <expr> is one of:
    clk | ena | rst_n | ~rst_n
    ui_in[<n>] | ui_in[<hi>:<lo>] | uio_in[<n>] | uio_in[<hi>:<lo>]
    uo_out[<n>] | uo_out[<hi>:<lo>] | uio_out[<n>] | uio_out[<hi>:<lo>]
An input-direction port may use a leading `~` (the only transform this
generator supports - a reset polarity flip, the one real case in the
corpus); an output-direction port may not (you cannot inject a NOT gate
into an output net through a bare port connection the way you can invert a
bare input wire, and no corpus design has needed it). `uio_out`/`uio_oe`
are wired but never driven high by anything this module builds today - the
corpus uses `uio_in` only as extra input bits (9-bit UART data+start),
never as a true bidirectional pin; `uio_oe` is tied to all-zero.

macros (M10, docs/design.md "### M10.": "the digital side hardens with the
analog GDS as a LibreLane macro") - an optional spec.yaml list, written by
check_top_harden.py for an msde block's assembled top, never by hand:
    macros:
      - cell: <macro cell name>        instance: <instance name>
        location: [x_um, y_um]         orientation: N
        power: {vdd: <macro pin>, vss: <macro pin>}
        pins: {<macro pin>: <port>}    # port = a key of spec.yaml `ports`
        files: {gds: .., lef: .., vh: .., spice: ..}   # absolute paths
A port a macro pin binds is wired to that macro inside the wrapper, so it
takes NO tt_pins entry (and may not have one). Power pins go to VPWR/VGND
through PDN_MACRO_CONNECTIONS, never through the wrapper.

Analog tile (tt-analog-tile): a macro entry may also carry
        ua: {<macro pin>: <k>}          # the pin goes out on analog pad ua[k]
and the spec may carry `tiles:`. A spec with any `ua` pin is an ANALOG tile:
its pin template is the vendored `def/analog/tt_analog_<tiles>.def` (the
digital pins plus ua[7:0] on Metal4), `tiles` defaults to the vendored
ttgf-analog-template's own `tiles` value, the wrapper gains the template's
`inout wire [7:0] ua` port with each pin wired straight to ua[k], the
resizer never touches a ua[k] net (RSZ_DONT_TOUCH_RX), and
info.yaml carries `analog_pins` and the ua pinout that precheck.py's
analog pin check reads. The ua indices must be 0..n-1 with n no more than
the template allows: precheck fails any ua[k] below analog_pins that has
no metal on it.
"""
from __future__ import annotations

import importlib.util
import json
import re
import subprocess
import sys
from pathlib import Path

TT_DIR = Path(__file__).resolve().parents[1] / "reference" / "tt"
TEMPLATE_DIR = TT_DIR / "ttgf-verilog-template"
ANALOG_TEMPLATE_INFO_YAML = TT_DIR / "ttgf-analog-template" / "info.yaml"
SUPPORT_DIR = TT_DIR / "tt-support-tools"
PRECHECK_DIR = SUPPORT_DIR / "precheck"
TEMPLATE_CONFIG = TEMPLATE_DIR / "src" / "config.json"
TEMPLATE_INFO_YAML = TEMPLATE_DIR / "info.yaml"
TECH_PY = SUPPORT_DIR / "tech.py"
TILE_SIZES_YAML = SUPPORT_DIR / "tech" / "gf180mcuD" / "tile_sizes.yaml"
DEF_DIR = SUPPORT_DIR / "tech" / "gf180mcuD" / "def"
ANALOG_DEF_DIR = DEF_DIR / "analog"

PDK_NAME = "gf180mcuD"
DEFAULT_TILES = "1x1"

# name -> (is_input, needs a matching uio_oe bit forced high)
_BUS_KIND = {
    "ui_in": ("in", None),
    "uio_in": ("in", None),
    "uo_out": ("out", None),
    "uio_out": ("out", "uio_oe"),
}
# every bus the DEF template places pins for - one more than _BUS_KIND
# (uio_oe is never a tt_pins target, this module always drives it itself,
# but pin_budget() still needs its width to size that all-zero assign).
_ALL_BUSES = (*_BUS_KIND, "uio_oe")
_SCALAR_IN = {"clk", "ena", "rst_n"}

PIN_EXPR_RE = re.compile(
    r"\A(?P<inv>~)?(?P<base>clk|ena|rst_n|ui_in|uo_out|uio_in|uio_out)"
    r"(?:\[(?P<hi>\d+)(?::(?P<lo>\d+))?\])?\Z")


class TTError(RuntimeError):
    """A tt_pins mapping, or the vendored template itself, is unusable."""


def def_template_path(tiles: str = DEFAULT_TILES,
                      analog: bool = False) -> Path:
    if analog:
        return ANALOG_DEF_DIR / f"tt_analog_{tiles}.def"
    return DEF_DIR / f"tt_block_{tiles}_pgvdd.def"


def pin_budget(tiles: str = DEFAULT_TILES,
               analog: bool = False) -> dict[str, int]:
    """{'ui_in': 8, 'uo_out': 8, 'uio_in': 8, 'uio_out': 8} - the bus widths
    the vendored DEF template's own PINS section declares (its highest
    `<bus>[N]` index + 1 each), never a hardcoded 8; an analog template
    adds 'ua'. Raises TTError if the template is missing or declares no
    bits for a bus this module wires."""
    path = def_template_path(tiles, analog)
    if not path.is_file():
        raise TTError(f"no vendored DEF template at {path} (tiles={tiles!r})")
    text = path.read_text(encoding="utf-8")
    widths: dict[str, int] = {}
    for bus in (*_ALL_BUSES, "ua") if analog else _ALL_BUSES:
        idxs = [int(m.group(1)) for m in
                re.finditer(rf"-\s+{bus}\[(\d+)\]\s+\+\s+NET", text)]
        if not idxs:
            raise TTError(f"{path}: no {bus}[N] pins found")
        widths[bus] = max(idxs) + 1
    return widths


def tile_die_area(tiles: str = DEFAULT_TILES) -> str:
    if not TILE_SIZES_YAML.is_file():
        raise TTError(f"no vendored tile_sizes.yaml at {TILE_SIZES_YAML}")
    import yaml
    data = yaml.safe_load(TILE_SIZES_YAML.read_text(encoding="utf-8"))
    if tiles not in data:
        raise TTError(f"{TILE_SIZES_YAML}: no entry for tiles={tiles!r} "
                      f"(known: {sorted(data)})")
    return data[tiles]


def _analog_template_field(pattern: str, what: str) -> str:
    if not ANALOG_TEMPLATE_INFO_YAML.is_file():
        raise TTError(f"no vendored analog template at "
                      f"{ANALOG_TEMPLATE_INFO_YAML}")
    m = re.search(pattern, ANALOG_TEMPLATE_INFO_YAML.read_text(
        encoding="utf-8"), re.MULTILINE)
    if not m:
        raise TTError(f"{ANALOG_TEMPLATE_INFO_YAML}: no {what}")
    return m.group(1)


def analog_default_tiles() -> str:
    """The analog template's own `tiles` value (its smallest tile)."""
    return _analog_template_field(r'^\s*tiles:\s*"([^"]+)"', "tiles")


def analog_pin_limit() -> int:
    """How many ua pins a project may use, from the analog template's
    `analog_pins: ... # Valid values: 0 to <n>` line."""
    return int(_analog_template_field(
        r"^\s*analog_pins:.*#\s*Valid values:\s*0 to (\d+)",
        "analog_pins limit"))


def ua_pins(spec: dict) -> dict[str, int]:
    """{macro pin: k} for every macro pin the spec sends to ua[k]."""
    out: dict[str, int] = {}
    for m in spec.get("macros") or []:
        out.update(m.get("ua") or {})
    return out


def is_analog(spec: dict) -> bool:
    return bool(ua_pins(spec))


def spec_tiles(spec: dict) -> str:
    """The spec's `tiles`, else the digital (1x1) or analog template's
    default."""
    return spec.get("tiles") or (analog_default_tiles() if is_analog(spec)
                                 else DEFAULT_TILES)


def validate_ua_pins(spec: dict, tiles: str) -> list[str]:
    """Problems with the macros' `ua` maps: each k an integer, used once,
    the set exactly 0..n-1 (precheck.py fails an unwired ua[k] below
    analog_pins) and n within the template's limit."""
    problems: list[str] = []
    seen: dict[int, str] = {}
    for m in spec.get("macros") or []:
        for pin, k in (m.get("ua") or {}).items():
            if pin in (m.get("pins") or {}):
                problems.append(f"macro pin {pin!r} is bound to a port and "
                                "may not also go to a ua pad")
            if not isinstance(k, int) or isinstance(k, bool) or k < 0:
                problems.append(f"macro pin {pin!r}: ua index {k!r} is not "
                                "a non-negative integer")
                continue
            if k in seen:
                problems.append(f"ua[{k}] is claimed by both {seen[k]!r} "
                                f"and {pin!r}")
            seen[k] = pin
    if not seen:
        return problems
    limit = min(analog_pin_limit(), pin_budget(tiles, True)["ua"])
    n = len(seen)
    if n > limit:
        problems.append(f"{n} ua pins used, the analog tile allows {limit}")
    gaps = sorted(set(range(n)) - set(seen))
    if gaps:
        problems.append(f"ua pins must be ua[0] to ua[{n - 1}] with no gap "
                        f"(precheck fails an unwired pad below analog_pins); "
                        f"missing {['ua[%d]' % g for g in gaps]}")
    return problems


def load_template_config() -> dict:
    """The vendored `src/config.json`, comments stripped the same way
    tt-support-tools' own config_utils.read_json_config does (a literal
    `"//"` key, last-one-wins under json.loads - never a value this code
    tries to interpret)."""
    if not TEMPLATE_CONFIG.is_file():
        raise TTError(f"no vendored template config at {TEMPLATE_CONFIG}")
    data = json.loads(TEMPLATE_CONFIG.read_text(encoding="utf-8"))
    data.pop("//", None)
    return data


_TECH_MODULE = None


def gf180_tech():
    """`tech_map["gf180mcuD"]` from the vendored `tech.py`, imported by
    file path (never installed as a package - it is vendored, not a
    dependency) and cached for the process."""
    global _TECH_MODULE
    if _TECH_MODULE is None:
        if not TECH_PY.is_file():
            raise TTError(f"no vendored tech.py at {TECH_PY}")
        spec = importlib.util.spec_from_file_location("chip_flow_vendored_tt_tech",
                                                       TECH_PY)
        mod = importlib.util.module_from_spec(spec)
        spec.loader.exec_module(mod)
        _TECH_MODULE = mod
    return _TECH_MODULE.tech_map[PDK_NAME]


def parse_pin_expr(expr: str) -> dict:
    """{'invert': bool, 'base': 'ui_in'|'clk'|..., 'hi': int|None,
    'lo': int|None}. Raises TTError on anything not matching the grammar
    this docstring's module-level comment spells out."""
    if not isinstance(expr, str):
        raise TTError(f"tt_pins expression must be a string, got {expr!r}")
    m = PIN_EXPR_RE.match(expr.strip())
    if not m:
        raise TTError(f"tt_pins expression {expr!r} does not match the "
                      "grammar (clk|ena|rst_n|ui_in[..]|uo_out[..]|"
                      "uio_in[..]|uio_out[..], optionally ~-prefixed)")
    base = m.group("base")
    invert = bool(m.group("inv"))
    if base in _SCALAR_IN and m.group("hi") is not None:
        raise TTError(f"tt_pins expression {expr!r}: {base!r} takes no bit index")
    if base not in _SCALAR_IN and m.group("hi") is None:
        raise TTError(f"tt_pins expression {expr!r}: {base!r} needs a bit "
                      "index or range")
    hi = int(m.group("hi")) if m.group("hi") is not None else None
    lo = int(m.group("lo")) if m.group("lo") is not None else hi
    if hi is not None and lo is not None and lo > hi:
        raise TTError(f"tt_pins expression {expr!r}: lo > hi")
    return {"invert": invert, "base": base, "hi": hi, "lo": lo}


def macro_bound_ports(spec: dict) -> dict[str, tuple[str, str]]:
    """{port: (instance, macro pin)} for every spec port a `macros` entry
    binds (module docstring); empty for a spec with no macros."""
    bound: dict[str, tuple[str, str]] = {}
    for m in spec.get("macros") or []:
        for pin, port in (m.get("pins") or {}).items():
            bound[port] = (m["instance"], pin)
    return bound


def validate_tt_pins(spec: dict, tiles: str | None = None) -> list[str]:
    """Plain-English problem strings (empty = clean) - "tt_pins fit the
    tile" (gates.yaml's spec_lint description): every spec.yaml port is
    mapped, every mapping matches the port's own direction and width, an
    input mapping may invert and an output mapping may not, and no two
    ports claim the same physical bit."""
    problems: list[str] = []
    ports = spec.get("ports") or {}
    tt_pins = spec.get("tt_pins") or {}
    if not tt_pins:
        return ["spec.yaml has no non-empty 'tt_pins' mapping"]
    tiles = tiles or spec_tiles(spec)
    try:
        budget = pin_budget(tiles, is_analog(spec))
    except TTError as exc:
        return [str(exc)]
    problems += validate_ua_pins(spec, tiles)
    claimed: dict[str, set[int]] = {bus: set() for bus in _BUS_KIND}
    bound = macro_bound_ports(spec)
    for port in sorted(set(bound) - set(ports)):
        problems.append(f"a macro pin binds {port!r}, which is not in "
                        "spec.yaml 'ports'")
    for name, port in ports.items():
        if name in bound:
            if name in tt_pins:
                problems.append(f"port {name!r} is wired to macro pin "
                                f"{'.'.join(bound[name])} and may not also "
                                "have a tt_pins mapping")
            continue
        if name not in tt_pins:
            problems.append(f"port {name!r} has no tt_pins mapping")
            continue
        try:
            parsed = parse_pin_expr(tt_pins[name])
        except TTError as exc:
            problems.append(str(exc))
            continue
        width = int(port.get("width", 1))
        pin_width = (1 if parsed["hi"] is None
                    else parsed["hi"] - parsed["lo"] + 1)
        if pin_width != width:
            problems.append(f"port {name!r} is {width} bit(s) wide but "
                            f"tt_pins maps it to {pin_width} bit(s) "
                            f"({tt_pins[name]!r})")
        base = parsed["base"]
        direction = port.get("dir")
        if base in _SCALAR_IN:
            if direction != "input":
                problems.append(f"port {name!r} is {direction!r} but maps "
                                f"to {base!r}, an input-only TT pin")
            continue
        kind, _ = _BUS_KIND[base]
        if kind == "in" and direction != "input":
            problems.append(f"port {name!r} is {direction!r} but maps to "
                            f"{base}, an input bus")
        if kind == "out":
            if direction != "output":
                problems.append(f"port {name!r} is {direction!r} but maps "
                                f"to {base}, an output bus")
            if parsed["invert"]:
                problems.append(f"port {name!r}: an output mapping "
                                "('{}') cannot be inverted".format(
                                    tt_pins[name]))
        n_bits = budget.get(base, 0)
        hi = parsed["hi"] if parsed["hi"] is not None else 0
        lo = parsed["lo"] if parsed["lo"] is not None else 0
        if hi >= n_bits or lo < 0:
            problems.append(f"port {name!r} maps to {base}[{hi}:{lo}] but "
                            f"the tile only has {base}[{n_bits - 1}:0]")
            continue
        overlap = claimed[base] & set(range(lo, hi + 1))
        if overlap:
            problems.append(f"port {name!r} claims {base}{sorted(overlap)} "
                            "already used by another port")
        claimed[base].update(range(lo, hi + 1))
    extra = set(tt_pins) - set(ports)
    if extra:
        problems.append(f"tt_pins names ports not in spec.yaml 'ports': "
                        f"{sorted(extra)}")
    return problems


def wrapper_name(spec: dict) -> str:
    top = spec.get("top") or ""
    return top if top.startswith("tt_um_") else f"tt_um_{top}"


def generate_tt_wrapper(spec: dict, tiles: str | None = None) -> str:
    """The Verilog source of `tt_um_<top>.v`: the fixed TT interface,
    instantiating spec['top'] with every port wired per tt_pins. Raises
    TTError (never emits invalid Verilog) when validate_tt_pins() would
    report a problem."""
    problems = validate_tt_pins(spec, tiles)
    if problems:
        raise TTError("tt_pins does not fit the tile: " + "; ".join(problems))
    top = spec["top"]
    wname = wrapper_name(spec)
    ports = spec.get("ports") or {}
    tt_pins = spec["tt_pins"]

    conns: list[str] = []
    in_assigns: list[str] = []
    out_bits: dict[str, dict[int, str]] = {"uo_out": {}, "uio_out": {}}
    used_ui_bits: set[int] = set()
    used_uio_in_bits: set[int] = set()
    bound = macro_bound_ports(spec)

    for name, port in sorted(ports.items()):
        width = int(port.get("width", 1))
        wire = f"w_{name}"
        conns.append(f"      .{name}({wire})")
        if name in bound:
            # driven by (or driving) a macro pin, not a TT pin
            in_assigns.append(f"  wire [{width - 1}:0] {wire};" if width > 1
                              else f"  wire {wire};")
            continue
        parsed = parse_pin_expr(tt_pins[name])
        if port.get("dir") == "input":
            src = parsed["base"]
            if src in _SCALAR_IN:
                expr = src
            else:
                idx = (f"[{parsed['hi']}:{parsed['lo']}]"
                      if parsed["hi"] != parsed["lo"] else f"[{parsed['hi']}]")
                expr = f"{src}{idx}"
                bits = range(parsed["lo"], parsed["hi"] + 1)
                (used_ui_bits if src == "ui_in" else used_uio_in_bits).update(bits)
            if parsed["invert"]:
                expr = f"~{expr}"
            in_assigns.append(f"  wire [{width - 1}:0] {wire};\n"
                              f"  assign {wire} = {expr};" if width > 1 else
                              f"  wire {wire};\n  assign {wire} = {expr};")
        else:
            in_assigns.append(f"  wire [{width - 1}:0] {wire};" if width > 1
                              else f"  wire {wire};")
            bus = parsed["base"]
            lo = parsed["lo"]
            for bit in range(width):
                bit_expr = wire if width == 1 else f"{wire}[{bit}]"
                out_bits[bus][lo + bit] = bit_expr

    def bus_expr(bus: str, n_bits: int) -> str:
        pieces = [out_bits[bus].get(b, "1'b0") for b in reversed(range(n_bits))]
        return "{" + ", ".join(pieces) + "}"

    tiles = tiles or spec_tiles(spec)
    budget = pin_budget(tiles, is_analog(spec))
    unused_ui = [f"ui_in[{b}]" for b in range(budget["ui_in"])
                if b not in used_ui_bits]
    unused_uio_in = [f"uio_in[{b}]" for b in range(budget["uio_in"])
                    if b not in used_uio_in_bits]
    unused = ["ena", *unused_ui, *unused_uio_in]
    # uio_oe: high for every uio_out bit a port actually drives (TT: 0 =
    # input, 1 = output on that pin) - low, otherwise every uio_out[n] this
    # module writes would be silently ignored downstream (the pin stays
    # configured as an input no matter what this module drives it to).
    uio_oe_bits = "".join("1" if b in out_bits["uio_out"] else "0"
                          for b in reversed(range(budget["uio_oe"])))

    lines = [
        "/* generated by engine/lib/ttlib.py::generate_tt_wrapper - do not "
        "hand-edit; regenerate from spec.yaml's tt_pins instead. */",
        "`default_nettype none",
        "",
        f"module {wname} (",
        "    input  wire [7:0] ui_in,",
        "    output wire [7:0] uo_out,",
        "    input  wire [7:0] uio_in,",
        "    output wire [7:0] uio_out,",
        "    output wire [7:0] uio_oe,",
        *([f"    inout  wire [{budget['ua'] - 1}:0] ua,"]
          if is_analog(spec) else []),
        "    input  wire       ena,",
        "    input  wire       clk,",
        "    input  wire       rst_n",
        ");",
        *in_assigns,
        "",
        f"  {top} u_{top} (",
        *([",\n".join(conns)] if conns else []),
        "  );",
        "",
        *[line for m in spec.get("macros") or [] for line in (
            f"  {m['cell']} {m['instance']} (",
            ",\n".join([*(f"      .{pin}(w_{port})"
                         for pin, port in sorted(m["pins"].items())),
                       *(f"      .{pin}(ua[{k}])"
                         for pin, k in sorted((m.get("ua") or {}).items()))]),
            "  );",
            "")],
        f"  assign uo_out = {bus_expr('uo_out', budget['uo_out'])};",
        f"  assign uio_out = {bus_expr('uio_out', budget['uio_out'])};",
        f"  assign uio_oe = {budget['uio_oe']}'b{uio_oe_bits};",
        f"  wire _unused = &{{{', '.join(unused)}, 1'b0}};",
        "endmodule",
        # see generate_glsim_harness's matching comment: `default_nettype
        # none is a standing directive across every file one Icarus run
        # compiles, not scoped to this one - reset it before this file is
        # ever compiled alongside PDK verilog that relies on implicit nets.
        "`default_nettype wire",
        "",
    ]
    return "\n".join(lines)


def generate_glsim_harness(spec: dict, dut_instance: str = "dut",
                           sdf_path: Path | str | None = None,
                           tiles: str | None = None) -> str:
    """The `glsim` gate's own harness (docs/design.md 1.5's `glsim` row): the
    INVERSE of generate_tt_wrapper - a module named exactly `spec['top']`,
    with `spec['ports']`'s own port list (so tb/*.py, written against the
    original RTL, drives and observes it unmodified), instantiating the
    gate-level netlist's top module (`wrapper_name(spec)`) through the same
    tt_pins map read the other way: an original INPUT port drives its TT
    pin(s) (inverted where tt_pins says `~`), an original OUTPUT port is
    read from its TT pin(s) directly. `ena` is tied high (the design is
    always "powered"). `sdf_path`, when given, adds the `$sdf_annotate`
    initial block the SDF-backannotated pass of `glsim` needs, referencing
    `dut_instance` by its LOCAL name - the netlist's own internal instance
    paths inside the SDF are unaffected by whatever this harness is called."""
    problems = validate_tt_pins(spec, tiles)
    if problems:
        raise TTError("tt_pins does not fit the tile: " + "; ".join(problems))
    top = spec["top"]
    dut_module = wrapper_name(spec)
    ports = spec.get("ports") or {}
    tt_pins = spec["tt_pins"]
    tiles = tiles or spec_tiles(spec)
    budget = pin_budget(tiles, is_analog(spec))

    port_decls: list[str] = []
    body: list[str] = []
    in_bits: dict[str, dict[int, str]] = {"ui_in": {}, "uio_in": {}}
    scalar_assigns: dict[str, str] = {}
    out_reads: list[str] = []

    for name, port in sorted(ports.items()):
        parsed = parse_pin_expr(tt_pins[name])
        width = int(port.get("width", 1))
        direction = port.get("dir")
        vtype = "wire" if width == 1 else f"wire [{width - 1}:0]"
        if direction == "input":
            port_decls.append(f"    input  {vtype} {name}")
            base = parsed["base"]
            if base in _SCALAR_IN:
                expr = f"~{name}" if parsed["invert"] else name
                scalar_assigns[base] = expr
            else:
                for bit in range(width):
                    src = name if width == 1 else f"{name}[{bit}]"
                    if parsed["invert"]:
                        src = f"~{src}"
                    in_bits[base][parsed["lo"] + bit] = src
        else:
            port_decls.append(f"    output {vtype} {name}")
            base = parsed["base"]
            idx = (f"[{parsed['hi']}:{parsed['lo']}]"
                  if parsed["hi"] != parsed["lo"] else f"[{parsed['hi']}]")
            out_reads.append(f"  assign {name} = tt_{base}{idx};")

    def bus_expr(bus: str) -> str:
        n_bits = budget[bus]
        bits = in_bits[bus]
        return "{" + ", ".join(bits.get(b, "1'b0") for b in reversed(range(n_bits))) + "}"

    # every DUT-side net is `tt_`-prefixed: spec.yaml's own port names are
    # arbitrary (a design can - and counter8 does - call a port `clk`), so
    # an unprefixed local alias for the TT pin of the same name would be a
    # self-referential `wire clk = clk;` the moment tt_pins maps a port
    # straight through.
    body.append(f"  wire [{budget['ui_in'] - 1}:0] tt_ui_in = {bus_expr('ui_in')};")
    body.append(f"  wire [{budget['uio_in'] - 1}:0] tt_uio_in = {bus_expr('uio_in')};")
    body.append(f"  wire [{budget['uo_out'] - 1}:0] tt_uo_out;")
    body.append(f"  wire [{budget['uio_out'] - 1}:0] tt_uio_out;")
    body.append(f"  wire [{budget['uio_oe'] - 1}:0] tt_uio_oe;")
    body.append("  wire tt_ena = 1'b1;")
    clk_expr = scalar_assigns.get("clk", "1'b0")
    rst_n_expr = scalar_assigns.get("rst_n", "1'b1")
    body.append(f"  wire tt_clk = {clk_expr};")
    body.append(f"  wire tt_rst_n = {rst_n_expr};")
    body.extend(out_reads)
    body.append("")
    body.append(f"  {dut_module} {dut_instance} (")
    body.append("      .ui_in(tt_ui_in), .uo_out(tt_uo_out), .uio_in(tt_uio_in),")
    body.append("      .uio_out(tt_uio_out), .uio_oe(tt_uio_oe), .ena(tt_ena),")
    body.append("      .clk(tt_clk), .rst_n(tt_rst_n)")
    body.append("  );")
    if sdf_path is not None:
        body.append(f'  initial $sdf_annotate("{sdf_path}", {dut_instance});')

    lines = [
        "/* generated by engine/lib/ttlib.py::generate_glsim_harness - do "
        "not hand-edit. */",
        "`default_nettype none",
        "",
        f"module {top} (",
        ",\n".join(port_decls),
        ");",
        *body,
        "endmodule",
        # restore the DEFAULT default_nettype before whatever else this
        # source file is compiled alongside: `default_nettype none is a
        # standing compiler-directive state in Icarus's one-pass elaboration
        # of every file in a run, not scoped to this file - left at `none`,
        # the GF180 cell library's own gate-level models (which rely on
        # Verilog's implicit net declaration for internal nets, e.g.
        # `not g(MGM_D0, D);` with no prior `wire MGM_D0;`) fail to elaborate
        # ("Net MGM_D0 is not defined in this context") the moment they are
        # compiled after this file, exactly the case check_glsim.py needs
        # (this harness plus the PDK's own verilog in one iverilog run).
        "`default_nettype wire",
        "",
    ]
    return "\n".join(lines)


# The per-design override layer: a JSON object of LibreLane keys a fixer
# writes at harden/<HARDEN_OVERRIDE_NAME>, merged LAST into the generated
# config.json (which check_harden.py rewrites on every run, so a hand edit
# of config.json itself never reaches LibreLane).
HARDEN_OVERRIDE_NAME = "config.override.json"
_TEMPLATE_LOCK_MARKER = "DO NOT CHANGE ANYTHING BELOW THIS POINT"
# Keys the engine sets itself in harden_config(). CLOCK_PERIOD is the
# spec's (clock.period_ns) - relaxing it here would pass timing by moving
# the goalposts; CLOCK_PORT is the spec's too (clock_port(): clock.domains
# through tt_pins), so an override cannot point STA at the wrong pin; and
# PNR_SDC_FILE/SIGNOFF_SDC_FILE are prepare_harden_sdc()'s, so an override
# cannot swap in an SDC that redefines that clock or that timing never sees.
_ENGINE_OWNED_KEYS = frozenset({
    "DESIGN_NAME", "VERILOG_FILES", "DIE_AREA", "FP_DEF_TEMPLATE", "VDD_PIN",
    "GND_PIN", "RT_MAX_LAYER", "PDK_ROOT", "TIMING_VIOLATION_CORNERS",
    "CLOCK_PERIOD", "CLOCK_PORT", "PDK", "STD_CELL_LIBRARY",
    "PNR_SDC_FILE", "SIGNOFF_SDC_FILE",
    # macro_config()'s keys: spec.yaml `macros` owns the hard macros.
    "MACROS", "PDN_MACRO_CONNECTIONS", "PDN_CFG", "MAGIC_EXT_USE_GDS",
    "EXTRA_SPICE_MODELS",
})


def template_locked_keys() -> frozenset[str]:
    """Every key the vendored template lists after its own "DO NOT CHANGE
    ANYTHING BELOW THIS POINT" comment - read in file order (json.loads
    alone collapses the repeated "//" keys that carry the marker)."""
    pairs = json.loads(TEMPLATE_CONFIG.read_text(encoding="utf-8"),
                       object_pairs_hook=list)
    locked, below = set(), False
    for key, value in pairs:
        if key == "//":
            below = below or (isinstance(value, str)
                              and _TEMPLATE_LOCK_MARKER in value)
        elif below:
            locked.add(key)
    if not below:
        raise TTError(f"{TEMPLATE_CONFIG}: no {_TEMPLATE_LOCK_MARKER!r} "
                      "marker - cannot tell which keys the template locks")
    return frozenset(locked)


def forbidden_override_keys() -> frozenset[str]:
    """Keys a harden override may not set: the template's locked keys, the
    engine's own, and the vendored tech.py's PDK keys."""
    return (template_locked_keys() | _ENGINE_OWNED_KEYS
            | frozenset(gf180_tech().librelane_config))


def load_harden_override(path: Path) -> dict:
    """The override object at `path` ({} when the file is absent), refused
    with a TTError whose message is the remediation when it is not a JSON
    object or names a forbidden key. `"//"` comment keys are dropped, the
    template's own convention."""
    path = Path(path)
    if not path.is_file():
        return {}
    try:
        data = json.loads(path.read_text(encoding="utf-8"))
    except ValueError as exc:
        raise TTError(f"{path} is not valid JSON ({exc}) - fix it or delete "
                      "it, then re-run harden") from exc
    if not isinstance(data, dict):
        raise TTError(f"{path} must be a JSON object of LibreLane keys "
                      f"(got {type(data).__name__}) - e.g. "
                      '{"RUN_POST_GRT_RESIZER_TIMING": 1}')
    data.pop("//", None)
    bad = sorted(set(data) & forbidden_override_keys())
    if bad:
        raise TTError(
            f"{path} sets {bad}, which the engine or the TT template owns "
            "(tile/PDK keys, the design's own file list, the template's "
            "DO-NOT-CHANGE block, and CLOCK_PERIOD - the clock target is "
            "spec.yaml's clock.period_ns and is not relaxed through the "
            "harden config - CLOCK_PORT, which is spec.yaml's "
            "clock.domains mapped through tt_pins, and PNR_SDC_FILE/"
            "SIGNOFF_SDC_FILE, which the engine builds from harden/"
            f"{HARDEN_SDC_NAME}). Remove those keys; a "
            "timing fix goes through resizer/placement keys or the RTL, a "
            "period or clock-pin change through spec_edit, other clocks "
            f"and false paths through harden/{HARDEN_SDC_NAME}.")
    return data


# Repair settings that let the physical flow meet the limits the `timing`
# gate signs off (MAX_CAPACITANCE_CONSTRAINT 0.2 pF, MAX_TRANSITION_CONSTRAINT
# 3 ns, at every STA corner). Both gaps showed up on a 37-flop block whose
# setup/hold slack was large:
# - TritonCTS builds every H-tree buffer from CTS_ROOT_BUFFER, and the PDK
#   default clkbuf_16 has a 0.022 pF input, so 8 trunk buffers plus wire put
#   0.205 pF on the root's output. repair_design never touches clock nets,
#   and under a 0.2 pF limit a clkbuf_16 can drive no more than a clkbuf_8
#   can, so it only doubles the load it puts on its own driver.
# - RUN_POST_GRT_DESIGN_REPAIR is off by default, so slew was only repaired on
#   placement-estimated parasitics; after routing, a fanout buffer on a
#   10-load net went over 3 ns at the ss corner. The post-GRT pass repairs
#   the same limits against routed parasitics.
SIGNOFF_REPAIR_CONFIG = {
    "CTS_ROOT_BUFFER": "gf180mcu_fd_sc_mcu7t5v0__clkbuf_8",
    "RUN_POST_GRT_DESIGN_REPAIR": True,
}


_CLOCK_IN_BASES = {"clk", "ui_in", "uio_in"}


def primary_domain(spec: dict) -> str | None:
    """The clock domain harden's CLOCK_PORT carries: spec.yaml's
    `clock.primary` when set, else the one entry of `clock.domains`. None
    when the spec names no domain. TTError, never a guess, when several
    domains are named and `clock.primary` is not (list order is not a
    choice anyone made), or when `clock.primary` is not one of them."""
    clock = spec.get("clock") or {}
    domains = clock.get("domains") or []
    if not isinstance(domains, list) or not domains:
        return None
    primary = clock.get("primary")
    if primary is None:
        if len(domains) > 1:
            raise TTError(
                f"clock.domains {domains} names more than one clock and "
                "clock.primary is not set - harden will not guess which one "
                "CLOCK_PORT carries. Set clock.primary to the domain the "
                "spec's clock.period_ns constrains, and put the other clocks "
                f"in harden/{HARDEN_SDC_NAME}")
        primary = domains[0]
    if primary not in domains:
        raise TTError(f"clock.primary {primary!r} is not one of "
                      f"clock.domains {domains}")
    return primary


def clock_port(spec: dict) -> str | None:
    """The wrapper's top-level port that carries the spec's primary clock
    (primary_domain()), for LibreLane's CLOCK_PORT: that domain mapped
    through `tt_pins` - `clk` for a block clocked by the tile's clk pin,
    `ui_in[0]` for one clocked by a spare input bit (an msde divider fed by
    a ring oscillator). An inverting `~` map still enters on that pin.
    None when the spec names no domain, or its domain has no tt_pins entry
    (a clock a hard macro drives): the template's `clk` then stands, and a
    design it leaves unclocked shows up as the timing gate's
    clock_unconstrained finding. TTError when primary_domain() refuses or
    on a mapping that is not one input bit. The other domains are not
    constrained here: they go in the design SDC (design_sdc_problems())."""
    primary = primary_domain(spec)
    if primary is None:
        return None
    return _domain_port(spec, primary)


def _domain_port(spec: dict, domain: str) -> str | None:
    expr = (spec.get("tt_pins") or {}).get(domain)
    if expr is None:
        return None
    pin = parse_pin_expr(expr)
    if pin["base"] not in _CLOCK_IN_BASES or pin["hi"] != pin["lo"]:
        raise TTError(f"clock domain {domain!r} maps to tt_pins {expr!r}; "
                      "a clock must map to clk or one ui_in/uio_in bit")
    if pin["hi"] is None:
        return pin["base"]
    return f"{pin['base']}[{pin['hi']}]"


# The design SDC (docs/design.md 1.5's harden row): a hand-written file at
# harden/<HARDEN_SDC_NAME>, against the wrapper's ports, that adds what the
# spec's one clock cannot say - the other clock.domains, generated clocks,
# false paths. check_harden.py never hands it to LibreLane alone: it writes
# harden/<FLOW_SDC_NAME> (flow_sdc_text()) on every run, which sources
# LibreLane's own base SDC first - the primary clock on CLOCK_PORT at the
# spec's CLOCK_PERIOD, I/O delays, drive and load, exactly what a
# single-clock harden gets - then this file, and points PNR_SDC_FILE and
# SIGNOFF_SDC_FILE at it. The timing gate reads final/sdc, which LibreLane's
# signoff STA writes back out of that same file, so the two cannot disagree.
HARDEN_SDC_NAME = "constraints.sdc"
FLOW_SDC_NAME = "flow.sdc"
_SDC_CLOCK_CMDS = ("create_clock", "create_generated_clock")


def _sdc_commands(text: str) -> list[str]:
    """`text`'s commands, one string each: comments dropped and
    backslash-continued lines joined."""
    joined = re.sub(r"\\\n", " ", text.replace("\r\n", "\n"))
    return [line.strip() for line in joined.split("\n")
            if line.strip() and not line.strip().startswith("#")]


def _sdc_names(cmd: str) -> tuple[str | None, set[str]]:
    """A create_clock/create_generated_clock command's -name and the ports
    it puts the clock on (a generated clock's -source ports are not)."""
    name = re.search(r"-name\s+(\{[^}]*\}|\S+)", cmd)
    name = name.group(1).strip("{}\"") if name else None
    body = re.sub(r"-source\s+\[[^\]]*\]", " ", cmd)
    ports = set()
    for arg in re.findall(r"\[\s*get_ports\s+(.*?)\]\s*(?:$|\s|-)", body):
        for tok in arg.replace("{", " ").replace("}", " ").split():
            ports.add(tok.replace("\\", "").strip("\""))
    return name, ports


def design_sdc_problems(spec: dict, text: str) -> list[str]:
    """What is wrong with a design SDC's text for this spec; [] when it may
    be used. The file may not define a clock on the primary's port or under
    its name - base.sdc already does, at the spec's period, and a second
    definition would move that goalpost - and every other clock.domains
    entry must get a clock in it (by -name, or on the port tt_pins maps it
    to), so no domain is hardened unconstrained."""
    primary = primary_domain(spec)
    port = clock_port(spec)
    # base.sdc names the primary clock after CLOCK_PORT; the template's
    # `clk` stands when the spec maps no port.
    primary_name = port or "clk"
    names, clocked_ports, problems = set(), set(), []
    for cmd in _sdc_commands(text):
        verb = cmd.split()[0]
        if verb not in _SDC_CLOCK_CMDS:
            continue
        name, ports = _sdc_names(cmd)
        if name is not None:
            names.add(name)
        if verb == "create_clock":
            clocked_ports |= ports
        if name == primary_name or primary_name in ports:
            problems.append(
                f"{verb} on the primary clock ({primary_name!r}, domain "
                f"{primary!r}): that clock is spec.yaml's clock.period_ns, "
                "which LibreLane's base SDC already defines - remove it "
                "here, and change the period through spec_edit")
    for domain in (spec.get("clock") or {}).get("domains") or []:
        if domain == primary:
            continue
        dport = _domain_port(spec, domain)
        if domain not in names and (dport is None
                                    or dport not in clocked_ports):
            where = f" or on its port {dport}" if dport else ""
            problems.append(
                f"clock domain {domain!r} has no clock in harden/"
                f"{HARDEN_SDC_NAME} - add a create_clock (or "
                f"create_generated_clock) named {domain!r}{where}, or it "
                "is hardened unconstrained")
    return problems


def flow_sdc_text(design_sdc: Path) -> str:
    """harden/<FLOW_SDC_NAME>: LibreLane's base SDC, then the design's,
    then the clock uncertainty, transition and propagation base.sdc gave
    the primary clock, over every clock so the design's get the same."""
    return f"""\
# Generated by check_harden.py on every run - edit {HARDEN_SDC_NAME}, not this.
# LibreLane's base SDC: the primary clock (CLOCK_PORT at CLOCK_PERIOD, both
# spec.yaml's), I/O delays, drive and load - what a one-clock harden gets.
source $::env(SCRIPTS_DIR)/base.sdc
# The design's other clocks, generated clocks and exceptions.
source {{{Path(design_sdc).resolve()}}}
set_clock_uncertainty $::env(CLOCK_UNCERTAINTY_CONSTRAINT) [all_clocks]
set_clock_transition $::env(CLOCK_TRANSITION_CONSTRAINT) [all_clocks]
if {{ [info exists ::env(OPENLANE_SDC_IDEAL_CLOCKS)] && $::env(OPENLANE_SDC_IDEAL_CLOCKS) }} {{
    unset_propagated_clock [all_clocks]
}} else {{
    set_propagated_clock [all_clocks]
}}
"""


def prepare_harden_sdc(spec: dict, harden_dir: Path) -> Path | None:
    """The SDC harden runs on: harden/<FLOW_SDC_NAME>, (re)written from
    harden/<HARDEN_SDC_NAME> when the design has one, else None (and a
    stale flow.sdc removed) so LibreLane's base SDC stands alone, as it
    always has for one clock. TTError when the design SDC has
    design_sdc_problems(), or when the spec names more than one clock
    domain and there is no design SDC: that design is refused, never
    hardened against its primary clock alone."""
    harden_dir = Path(harden_dir)
    design_sdc = harden_dir / HARDEN_SDC_NAME
    flow_sdc = harden_dir / FLOW_SDC_NAME
    domains = (spec.get("clock") or {}).get("domains") or []
    primary_domain(spec)
    if not design_sdc.is_file():
        if isinstance(domains, list) and len(domains) > 1:
            raise TTError(
                f"clock.domains {domains} names more than one clock but "
                f"harden/{HARDEN_SDC_NAME} does not exist - harden "
                "constrains only the primary clock itself, so write that "
                "file with the other clocks, generated clocks and false "
                "paths (against the TT wrapper's ports) rather than harden "
                "them unconstrained")
        flow_sdc.unlink(missing_ok=True)
        return None
    problems = design_sdc_problems(
        spec, design_sdc.read_text(encoding="utf-8", errors="replace"))
    if problems:
        raise TTError(f"harden/{HARDEN_SDC_NAME}: " + "; ".join(problems))
    flow_sdc.write_text(flow_sdc_text(design_sdc), encoding="utf-8")
    return flow_sdc


def harden_config(spec: dict, rtl_files: list[Path], wrapper_path: Path,
                  pdk_root: Path, tiles: str | None = None,
                  override: dict | None = None,
                  flow_sdc: Path | None = None) -> dict:
    """The merged LibreLane config.json: the vendored template's own
    defaults, overlaid with this design's DESIGN_NAME/VERILOG_FILES/
    DIE_AREA/FP_DEF_TEMPLATE/clock (period and clock_port()'s CLOCK_PORT,
    docs/design.md 1.5's harden row) and the
    vendored tech.py's gf180mcuD-specific keys (LIB_SYNTH, STA_CORNERS,
    ...) - the same three layers project.py's own create_user_config()/
    golden_harden() apply, read from the files this module vendors rather
    than retyped - then `override` (load_harden_override()'s result, the
    per-design harden/config.override.json) last. `flow_sdc`
    (prepare_harden_sdc()'s result) becomes PNR_SDC_FILE and
    SIGNOFF_SDC_FILE; without one LibreLane's base SDC stands, and a spec
    naming more than one clock domain raises TTError. A forbidden key in
    `override` raises TTError even when it did not come through
    load_harden_override()."""
    override = dict(override or {})
    override.pop("//", None)
    bad = sorted(set(override) & forbidden_override_keys())
    if bad:
        raise TTError(f"harden override sets engine/template-owned keys "
                      f"{bad} - remove them from harden/"
                      f"{HARDEN_OVERRIDE_NAME}")
    config = load_template_config()
    tech = gf180_tech()
    tiles = tiles or spec_tiles(spec)
    clock = spec.get("clock") or {}
    period = clock.get("period_ns")
    config.update({
        "DESIGN_NAME": wrapper_name(spec),
        "VERILOG_FILES": [str(p) for p in [*rtl_files, wrapper_path]],
        "DIE_AREA": tile_die_area(tiles),
        "FP_DEF_TEMPLATE": str(def_template_path(tiles, is_analog(spec))),
        "VDD_PIN": "VPWR",
        "GND_PIN": "VGND",
        "RT_MAX_LAYER": tech.project_top_metal_layer,
        "PDK_ROOT": str(pdk_root),
        # GF180's own PDK default (TIMING_VIOLATION_CORNERS: ["*tt*"])
        # makes LibreLane's OWN Checker.SetupViolations/MaxCap/MaxSlew
        # steps raise a deferred FlowError (harden exits 2) the moment the
        # NOMINAL corner alone misses timing - found running a shrunk-
        # clock-period fault (M4, docs/design.md "### M4."): a design that
        # cannot meet a bad period is not a placement/routing failure, and
        # docs/design.md's own M4 done-criteria list `harden` and `timing`
        # as six SEPARATE gates - `timing` (check_timing.py) is the real,
        # complete signoff, checking EVERY corner in STA_CORNERS, not just
        # the wildcarded nominal one. `[""]` is TimingViolations' own
        # documented "match no corners" convention - it turns LibreLane's
        # internal checker informational (still visible as a WARN in
        # flow.log) instead of flow-ending, so `harden` passing means "a
        # valid GDS came out", exactly what it is meant to mean.
        "TIMING_VIOLATION_CORNERS": [""],
    })
    if isinstance(period, (int, float)):
        config["CLOCK_PERIOD"] = float(period)
    port = clock_port(spec)
    if port is not None:
        config["CLOCK_PORT"] = port
    if flow_sdc is not None:
        config["PNR_SDC_FILE"] = str(flow_sdc)
        config["SIGNOFF_SDC_FILE"] = str(flow_sdc)
    elif isinstance(clock.get("domains"), list) and len(clock["domains"]) > 1:
        raise TTError(f"clock.domains {clock['domains']} names more than "
                      "one clock and no design SDC was given - harden "
                      "refuses rather than constrain the primary alone")
    config.update(tech.librelane_config)
    config.update(SIGNOFF_REPAIR_CONFIG)
    macros = spec.get("macros") or []
    if macros:
        config.update(macro_config(macros))
    config.update(override)
    return config


# The TT GF180 tile has no Metal5 stripes and an analog macro's power pins
# are Metal3 straps (docs/spikes/macro_harden.md), so LibreLane's default
# macro grid (Metal4-Metal5 only) needs one more connection.
MACRO_PDN_CFG = Path(__file__).resolve().parent / "macro_pdn.tcl"


# The nets that run from an analog macro's pin straight to its ua pad, which
# LibreLane's resizer must leave alone: a buffer on one would put a digital
# cell in the analog path, and the post-GRT repair_design that
# SIGNOFF_REPAIR_CONFIG turns on stops on such a net instead - "[RSZ-0074]
# failed to build tree from global routes: found route to 1 pins, expected 0"
# (the net joins a top-level inout pad to a LEF-only macro pin).
ANALOG_NET_RX = r"^ua\[\d+\]$"


def macro_config(macros: list[dict]) -> dict:
    """LibreLane's keys for hard macros (the spike's recipe,
    docs/spikes/macro_harden.md): MACROS, their power hookup, and a GDS-based
    final extraction so the macro's transistors - not a LEF blackbox - reach
    LVS, which gets each macro's .subckt to compare them against. On an
    analog tile the ua pad nets are also don't-touch for the resizer
    (ANALOG_NET_RX)."""
    return {
        "MACROS": {m["cell"]: {
            "gds": [m["files"]["gds"]], "lef": [m["files"]["lef"]],
            "vh": [m["files"]["vh"]], "spice": [m["files"]["spice"]],
            "instances": {m["instance"]: {
                "location": list(m["location"]),
                "orientation": m.get("orientation", "N")}},
        } for m in macros},
        # <instance regex> <vdd net> <gnd net> <macro vdd pin> <macro gnd pin>
        "PDN_MACRO_CONNECTIONS": [
            f"{m['instance']} VPWR VGND {m['power']['vdd']} {m['power']['vss']}"
            for m in macros],
        "PDN_CFG": str(MACRO_PDN_CFG),
        "MAGIC_EXT_USE_GDS": True,
        "EXTRA_SPICE_MODELS": [m["files"]["spice"] for m in macros],
        **({"RSZ_DONT_TOUCH_RX": ANALOG_NET_RX}
           if any(m.get("ua") for m in macros) else {}),
    }


def stdcell_liberty_path(corner: str, pdk_root: Path) -> Path:
    """The PDK's own standard-cell liberty for one of LibreLane's corner
    names (e.g. 'max_ss_125C_3v00'), resolved from the vendored tech.py's
    own `librelane_config["LIB"]` map - never a second, hand-typed copy of
    those filenames. LibreLane's corner names are `<bucket>_<pvt>` (bucket
    in nom/min/max, a SPEF grouping only - the same three .lib files serve
    every bucket); `LIB` keys on `*_<pvt>` for exactly that reason.

    This is deliberately NOT `final/lib/<corner>/tt_um_<top>__<corner>.lib`
    - that file is the HARDENED MACRO's own abstracted timing model (what a
    parent design would read to use this block as an IP macro), not the
    standard-cell library the gate-level netlist inside it needs linked."""
    tech = gf180_tech()
    _, _, pvt = corner.partition("_")
    entries = tech.librelane_config.get("LIB", {}).get(f"*_{pvt}")
    if not entries:
        raise TTError(f"no LIB entry for corner {corner!r} (pvt {pvt!r}) "
                      "in the vendored tech.py's librelane_config")
    value = entries[0]
    prefix = "pdk_dir::"
    if not value.startswith(prefix):
        raise TTError(f"unexpected LIB path shape (no {prefix!r} prefix): {value!r}")
    return Path(pdk_root) / PDK_NAME / value[len(prefix):]


def write_info_yaml(spec: dict, dest: Path, tiles: str | None = None) -> None:
    """A minimal info.yaml at the workspace's harden/ root - precheck.py
    walks up from the GDS looking for exactly this file (main(): `while not
    os.path.exists(f"{yaml_dir}/info.yaml")`), and reads `top_module`/
    `tiles` from it - and, for an analog tile, `analog_pins` and each used
    ua[k]'s pinout line, which its analog pin check reads."""
    import yaml
    ua = ua_pins(spec)
    project = {"title": spec.get("top", ""), "top_module":
               wrapper_name(spec), "tiles": tiles or spec_tiles(spec)}
    if ua:
        project["analog_pins"] = len(ua)
    data = {"project": project,
            "pinout": {f"ua[{k}]": pin for pin, k in sorted(
                ua.items(), key=lambda item: item[1])}}
    dest.write_text(yaml.safe_dump(data, sort_keys=False), encoding="utf-8")


# ---------------------------------------------------------------------------
# precheck's own missing python dependency (VENDORED.md: "the one
# integration point, not a source edit")
# ---------------------------------------------------------------------------
def _pydeps_cache_root() -> Path:
    import os
    if os.environ.get("CC_WORKER_SANDBOX") == "1" or \
            os.environ.get("CC_MEMBER_SANDBOX") == "1":
        base = Path(os.environ.get("XDG_CACHE_HOME", Path.home() / ".cache"))
    else:
        base = Path(os.environ.get("XDG_STATE_HOME", Path.home() / ".local" / "state"))
    return base / "chip-flow" / "tt-precheck-pydeps"


def ensure_precheck_deps(eda_bin: Path) -> Path:
    """Return a directory holding `gdstk` (and anything else precheck.py
    imports that the image does not carry), installing it on first use with
    `eda python3 -m pip install --target` - never under
    ~/.cc/toolchains (CLAUDE.md: it is a read-only image; every write here
    goes to the same sandbox-aware cache root bin/eda's own shim cache
    uses, checked with realpath before anything is written to it)."""
    cache = _pydeps_cache_root()
    marker = cache / ".ok"
    real = Path(cache).resolve() if cache.exists() else cache
    if str(TT_DIR.resolve()) in str(real):
        raise TTError(f"refusing to write pydeps cache under vendored tt/: {real}")
    if marker.is_file():
        return cache
    cache.mkdir(parents=True, exist_ok=True)
    proc = subprocess.run(
        [str(eda_bin), "python3", "-m", "pip", "install", "--no-input",
         "--target", str(cache), "gdstk"],
        capture_output=True, text=True, encoding="utf-8", errors="replace")
    if proc.returncode != 0:
        raise TTError(f"could not install precheck's python deps into "
                      f"{cache}: {proc.stderr[-2000:]}")
    marker.write_text("ok\n", encoding="utf-8")
    return cache


def yowasp_yosys_shim_dir(eda_bin: Path, cache: Path) -> Path:
    """A directory holding a `yowasp-yosys` shim (VENDORED.md) that re-execs
    `eda_bin yosys` - written into the same cache ensure_precheck_deps()
    returns, so both live under one sandbox-aware, non-toolchain root."""
    shim_dir = cache / "bin"
    shim_dir.mkdir(parents=True, exist_ok=True)
    shim = shim_dir / "yowasp-yosys"
    import shlex
    body = f"#!/bin/sh\nexec {shlex.quote(str(eda_bin))} yosys \"$@\"\n"
    shim.write_text(body, encoding="utf-8")
    shim.chmod(0o755)
    return shim_dir
