From b238e1ebe4ac81abfcc1b09337f9cada7d4e9827 Mon Sep 17 00:00:00 2001
From: Eli Nidam <elini@marvell.com>
Date: Tue, 4 Jun 2013 14:38:49 +0300
Subject: [PATCH 0706/1825] AMP: Added support AMP

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 11e3077866f0f0e7ce5f7269278f37edfae557b2

Change-Id: Iebff2794f32d27a0de4f96c823902ce9c8e7bec5
Signed-off-by: Eli Nidam <elini@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/2142
Reviewed-by: Omri Itach <omrii@marvell.com>
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/boardEnv/mvBoardEnvSpec.h     |    2 +-
 .../avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h     |    3 ++-
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
index f29fef4..e9dfddb 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.h
@@ -119,7 +119,7 @@
 #define DB_88F6660_MPP32_39             0x04422222  /* GE_SMI ,GE1, PON */
 #define DB_88F6660_MPP40_47             0x22100220  /* PON , GE0 */
 #define DB_88F6660_MPP48_55             0x22222222  /* GE0*/
-#define DB_88F6660_MPP56_63             0x44444422  /* GE0 , LED */
+#define DB_88F6660_MPP56_63             0x44224422  /* UART1, GE0 , LED */
 #define DB_88F6660_MPP64_67             0x004
 
 #define DB_88F6660_GPP_OUT_ENA_LOW      0xFFFFFFFF
diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
index 40e40e2..4a71a2d 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
@@ -82,7 +82,8 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 #define CPU_CTRL_STAT_REG(cpu)			(MV_CPUIF_REGS_BASE(cpu) + 0x8)
 
 #define PCIE_BOOT_ADDR_REG			(MV_MISC_REGS_BASE + 0xD4)
-#define CPU_RESUME_ADDR_REG			(PCIE_BOOT_ADDR_REG)
+#define CPU_RESUME_ADDR_REG(x)			(PCIE_BOOT_ADDR_REG)
+#define CPU_RESET_REG(cpu)			(MV_CPUIF_SHARED_REGS_BASE + (0x800+(cpu)*8))
 
 #define CPU_SOFT_RESET_REG(cpu)			(MV_MBUS_REGS_OFFSET + 0x800 + (cpu) * 0x8)
 
-- 
1.7.5.4

