// Seed: 3734424502
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input tri id_5,
    input supply0 id_6,
    output uwire id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11
);
  logic id_13, id_14;
  assign id_14 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_17,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output wor id_10,
    output wand id_11,
    output logic id_12,
    input wand id_13,
    input supply0 id_14,
    output tri1 id_15
);
  wire id_18;
  always if (-1) id_12 <= id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_9,
      id_2,
      id_13,
      id_4,
      id_10,
      id_11,
      id_10,
      id_5,
      id_4
  );
  wor id_19 = -1'h0;
endmodule
