This is a simple register based architecture with a limited register count.

The interpreter requires plan9port to function
