<stg><name>invstripe</name>


<trans_list>

<trans id="830" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %f_read = read i32 @_ssdm_op_Read.ap_vld.float, i32 %f

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry:25 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="44">
<![CDATA[
entry:26 %p_data = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_data"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="44">
<![CDATA[
entry:27 %p_keep = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_keep"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="44">
<![CDATA[
entry:28 %p_strb = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_strb"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="44">
<![CDATA[
entry:29 %p_user = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_user"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="44">
<![CDATA[
entry:30 %p_last = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_last"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="44">
<![CDATA[
entry:31 %p_id = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_id"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="44">
<![CDATA[
entry:32 %p_dest = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_dest"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
entry:33 %r_in = trunc i32 %p_data

]]></Node>
<StgValue><ssdm name="r_in"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %b_in = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_data, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b_in"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %g_in = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_data, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="g_in"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
entry:38 %y_load = load i16 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:42 %select_ln58_1 = select i1 %p_user, i16 0, i16 %y_load

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %icmp_ln65 = icmp_ult  i16 %select_ln58_1, i16 719

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:50 %br_ln65 = br i1 %icmp_ln65, void %if.end85, void %if.then12_ifconv

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
if.then12_ifconv:0 %zext_ln68 = zext i8 %r_in

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then12_ifconv:1 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
if.then12_ifconv:4 %zext_ln69 = zext i8 %g_in

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then12_ifconv:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
if.then12_ifconv:6 %zext_ln70 = zext i8 %b_in

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then12_ifconv:7 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:10 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:17 %zext_ln74 = zext i8 %r_in

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end85:1 %icmp_ln86 = icmp_eq  i16 %select_ln58_1, i16 719

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end85:2 %br_ln86 = br i1 %icmp_ln86, void %if.end260, void %if.then88

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end260:1 %add_ln163 = add i16 %select_ln58_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end260:3 %or_ln160 = or i1 %p_last, i1 %p_user

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end260:4 %select_ln160 = select i1 %p_last, i16 %add_ln163, i16 0

]]></Node>
<StgValue><ssdm name="select_ln160"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end260:7 %br_ln160 = br i1 %or_ln160, void %if.end266.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln59 = store i16 %select_ln160, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %if.end266.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:10 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:51 %zext_ln75 = zext i8 %g_in

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_user" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
entry:39 %x_load = load i16 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:40 %select_ln58 = select i1 %p_user, i16 0, i16 %x_load

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16">
<![CDATA[
entry:41 %trunc_ln58 = trunc i16 %select_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:3 %add_ln68 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:9 %add_ln69 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:11 %add_ln70 = add i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then12_ifconv:12 %store_ln68 = store i32 %add_ln68, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then12_ifconv:13 %store_ln69 = store i32 %add_ln69, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then12_ifconv:14 %store_ln70 = store i32 %add_ln70, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:85 %zext_ln76 = zext i8 %b_in

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then88:0 %add_ln87 = add i16 %select_ln58, i16 64770

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end260:2 %add_ln166 = add i16 %select_ln58, i16 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end260:5 %select_ln160_1 = select i1 %p_last, i16 0, i16 %add_ln166

]]></Node>
<StgValue><ssdm name="select_ln160_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.end260:6 %store_ln59 = store i16 %select_ln160_1, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
entry:48 %first_b_load = load i8 %first_b

]]></Node>
<StgValue><ssdm name="first_b_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:89 %zext_ln76_1 = zext i8 %first_b_load

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then88:1 %icmp_ln87 = icmp_ult  i16 %add_ln87, i16 257

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="16">
<![CDATA[
if.then93:1 %zext_ln89 = zext i16 %add_ln87

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then93:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then93:3 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end103:1 %icmp_ln92 = icmp_eq  i16 %add_ln87, i16 255

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
entry:46 %first_g_load = load i8 %first_g

]]></Node>
<StgValue><ssdm name="first_g_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:55 %zext_ln75_1 = zext i8 %first_g_load

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
if.then93:0 %max_load = load i32 %max

]]></Node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then93:3 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then93:4 %icmp_ln89 = icmp_ult  i32 %max_load, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then93:5 %br_ln89 = br i1 %icmp_ln89, void %if.end103, void %if.then100

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then100:0 %store_ln90 = store i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1, i32 %max

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
if.then100:1 %br_ln91 = br void %if.end103

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end103:0 %empty_19 = phi i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_1, void %if.then100, i32 %max_load, void %if.then93

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %first_r_load = load i8 %first_r

]]></Node>
<StgValue><ssdm name="first_r_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:18 %conv = sitofp i32 %zext_ln74

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
if.then12_ifconv:21 %zext_ln74_1 = zext i8 %first_r_load

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:52 %conv2 = sitofp i32 %zext_ln75

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:86 %conv4 = sitofp i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:90 %conv5 = sitofp i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:56 %conv3 = sitofp i32 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
if.then106:0 %conv6 = uitofp i32 %empty_19

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="163" st_id="13" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:22 %conv1 = sitofp i32 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then106:1 %dc = fmul i32 %conv6, i32 %f_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="165" st_id="14" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then106:1 %dc = fmul i32 %conv6, i32 %f_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then106:1 %dc = fmul i32 %conv6, i32 %f_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then106:1 %dc = fmul i32 %conv6, i32 %f_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="168" st_id="17" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then106:1 %dc = fmul i32 %conv6, i32 %f_read

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
if.then106:2 %data = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then106:3 %xs_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_4"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="23" op_0_bw="32">
<![CDATA[
if.then106:4 %trunc_ln371_3 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln371_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
if.then88:2 %threshold_load = load i32 %threshold

]]></Node>
<StgValue><ssdm name="threshold_load"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
if.then88:3 %stop_load = load i8 %stop

]]></Node>
<StgValue><ssdm name="stop_load"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then88:4 %br_ln87 = br i1 %icmp_ln87, void %if.end111, void %if.then93

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end103:2 %br_ln92 = br i1 %icmp_ln92, void %if.end111, void %if.then106

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then106:5 %mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_3, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="79" op_0_bw="25">
<![CDATA[
if.then106:6 %zext_ln68_4 = zext i25 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="8">
<![CDATA[
if.then106:7 %zext_ln346_3 = zext i8 %xs_exp_4

]]></Node>
<StgValue><ssdm name="zext_ln346_3"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then106:8 %add_ln346 = add i9 %zext_ln346_3, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then106:9 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then106:10 %sub_ln71 = sub i8 127, i8 %xs_exp_4

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="8">
<![CDATA[
if.then106:11 %sext_ln71_6 = sext i8 %sub_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71_6"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then106:12 %select_ln71 = select i1 %tmp_10, i9 %sext_ln71_6, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
if.then106:13 %sext_ln71_7 = sext i9 %select_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71_7"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="79" op_0_bw="32">
<![CDATA[
if.then106:14 %zext_ln71_3 = zext i32 %sext_ln71_7

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then106:15 %lshr_ln71 = lshr i79 %zext_ln68_4, i79 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="lshr_ln71"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
if.then106:16 %shl_ln71 = shl i79 %zext_ln68_4, i79 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="shl_ln71"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
if.then106:17 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln71, i32 24

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then106:19 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln71, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="16">
<![CDATA[
if.end111:4 %trunc_ln100_1 = trunc i16 %select_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end111:5 %add_ln100 = add i16 %select_ln58, i16 64513

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end111:6 %tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %add_ln100, i32 7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end111:7 %icmp_ln100 = icmp_eq  i9 %tmp_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end233:0 %icmp_ln142 = icmp_ugt  i16 %select_ln58, i16 1150

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end233:1 %br_ln142 = br i1 %icmp_ln142, void %if.end259, void %if.then236

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1">
<![CDATA[
if.then106:18 %zext_ln74_5 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln74_5"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then106:20 %val_3 = select i1 %tmp_10, i32 %zext_ln74_5, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then106:21 %store_ln93 = store i32 %val_3, i32 %threshold

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln87" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
if.then106:22 %br_ln95 = br void %if.end111

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end111:2 %stop_loc_1 = phi i8 %stop_load, void %if.then88, i8 0, void %if.then106, i8 %stop_load, void %if.end103

]]></Node>
<StgValue><ssdm name="stop_loc_1"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="8">
<![CDATA[
if.end111:3 %trunc_ln100 = trunc i8 %stop_loc_1

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end111:8 %icmp_ln100_1 = icmp_ne  i8 %stop_loc_1, i8 231

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end111:9 %and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="16">
<![CDATA[
if.then120:0 %zext_ln103 = zext i16 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then120:1 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then120:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end137:4 %add_ln108 = add i7 %trunc_ln100_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="7">
<![CDATA[
if.end137:5 %zext_ln108 = zext i7 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end137:6 %xor_ln130 = xor i8 %zext_ln108, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln130"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
if.end137:7 %zext_ln108_1 = zext i8 %xor_ln130

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end137:8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end137:9 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end154:4 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end154:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end167:4 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end167:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end184:4 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end184:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end197:4 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end197:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then236:0 %add_ln143 = add i8 %trunc_ln58, i8 129

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then236:3 %sub_ln145 = sub i8 126, i8 %trunc_ln58

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end111:0 %threshold_loc_1 = phi i32 %threshold_load, void %if.then88, i32 %val_3, void %if.then106, i32 %threshold_load, void %if.end103

]]></Node>
<StgValue><ssdm name="threshold_loc_1"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then120:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then120:3 %icmp_ln103 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then120:4 %xor_ln103 = xor i1 %icmp_ln103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then120:5 %or_ln103 = or i1 %xor_ln103, i1 %trunc_ln100

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then132:0 %add_ln104 = add i8 %trunc_ln58, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then132:1 %store_ln104 = store i8 %add_ln104, i8 %first_b

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then132:2 %or_ln105 = or i8 %stop_loc_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
if.then132:3 %br_ln106 = br void %if.end137

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end137:9 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_3

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end137:10 %icmp_ln108 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end154:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end167:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end184:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_1

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end197:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2 = load i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_2

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
if.then236:1 %zext_ln144 = zext i8 %add_ln143

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:2 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="8">
<![CDATA[
if.then236:4 %zext_ln145 = zext i8 %sub_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:5 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:6 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:7 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then236:9 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4 = getelementptr i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then236:10 %store_ln144 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then236:11 %store_ln145 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then236:12 %store_ln146 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then236:13 %store_ln147 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then236:14 %store_ln148 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_3

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then236:15 %store_ln149 = store i32 0, i8 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_4

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
if.then236:16 %br_ln150 = br void %if.end259

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
entry:49 %last_b_load = load i8 %last_b

]]></Node>
<StgValue><ssdm name="last_b_load"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:83 %icmp_ln76 = icmp_ult  i8 %b_in, i8 %first_b_load

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:84 %icmp_ln76_1 = icmp_ugt  i8 %b_in, i8 %last_b_load

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end111:1 %stop_flag_1 = phi i1 0, void %if.then88, i1 1, void %if.then106, i1 0, void %if.end103

]]></Node>
<StgValue><ssdm name="stop_flag_1"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then120:6 %br_ln103 = br i1 %or_ln103, void %if.then132, void %if.end137

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end137:1 %stop_flag_2 = phi i1 %stop_flag_1, void %if.then120, i1 1, void %if.then132

]]></Node>
<StgValue><ssdm name="stop_flag_2"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end137:2 %stop_new_2 = phi i8 0, void %if.then120, i8 %or_ln105, void %if.then132

]]></Node>
<StgValue><ssdm name="stop_new_2"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end137:3 %empty_20 = phi i8 %stop_loc_1, void %if.then120, i8 %or_ln105, void %if.then132

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end137:11 %xor_ln108 = xor i1 %icmp_ln108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end137:12 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end137:13 %or_ln108 = or i1 %xor_ln108, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end137:14 %br_ln108 = br i1 %or_ln108, void %if.then147, void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then147:0 %store_ln109 = store i8 %xor_ln130, i8 %last_b

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then147:1 %or_ln110 = or i8 %empty_20, i8 128

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
if.then147:2 %br_ln111 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end154:1 %stop_flag_3 = phi i1 %stop_flag_2, void %if.end137, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="stop_flag_3"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end154:2 %stop_new_3 = phi i8 %stop_new_2, void %if.end137, i8 %or_ln110, void %if.then147

]]></Node>
<StgValue><ssdm name="stop_new_3"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end154:3 %empty_21 = phi i8 %empty_20, void %if.end137, i8 %or_ln110, void %if.then147

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end154:6 %icmp_ln113 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end154:7 %xor_ln113 = xor i1 %icmp_ln113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln113"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end154:8 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_21, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end154:9 %or_ln113 = or i1 %xor_ln113, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="or_ln113"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end154:10 %br_ln113 = br i1 %or_ln113, void %if.then162, void %if.end167

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then162:0 %add_ln114 = add i8 %trunc_ln58, i8 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then162:1 %store_ln114 = store i8 %add_ln114, i8 %first_g

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then162:2 %or_ln115 = or i8 %empty_21, i8 2

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
if.then162:3 %br_ln116 = br void %if.end167

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end167:6 %icmp_ln119 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end184:6 %icmp_ln124 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end197:6 %icmp_ln129 = icmp_ult  i32 %threshold_loc_1, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln19 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln19"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:22 %specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln8"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:23 %specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln8"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:24 %specreset_ln8 = specreset void @_ssdm_op_SpecReset, i32 %invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln8"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:36 %specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln58"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:37 %specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln58"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
entry:45 %last_r_load = load i8 %last_r

]]></Node>
<StgValue><ssdm name="last_r_load"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
entry:47 %last_g_load = load i8 %last_g

]]></Node>
<StgValue><ssdm name="last_g_load"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:15 %icmp_ln74 = icmp_ult  i8 %r_in, i8 %first_r_load

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:16 %icmp_ln74_1 = icmp_ugt  i8 %r_in, i8 %last_r_load

]]></Node>
<StgValue><ssdm name="icmp_ln74_1"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:49 %icmp_ln75 = icmp_ult  i8 %g_in, i8 %first_g_load

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:50 %icmp_ln75_1 = icmp_ugt  i8 %g_in, i8 %last_g_load

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end111:10 %br_ln100 = br i1 %and_ln100, void %if.end215, void %if.then120

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end167:1 %stop_flag_4 = phi i1 %stop_flag_3, void %if.end154, i1 1, void %if.then162

]]></Node>
<StgValue><ssdm name="stop_flag_4"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end167:2 %stop_new_4 = phi i8 %stop_new_3, void %if.end154, i8 %or_ln115, void %if.then162

]]></Node>
<StgValue><ssdm name="stop_new_4"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end167:3 %empty_22 = phi i8 %empty_21, void %if.end154, i8 %or_ln115, void %if.then162

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end167:7 %xor_ln119 = xor i1 %icmp_ln119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end167:8 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_22, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end167:9 %or_ln119 = or i1 %xor_ln119, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end167:10 %br_ln119 = br i1 %or_ln119, void %if.then177, void %if.end184

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then177:0 %store_ln120 = store i8 %xor_ln130, i8 %last_g

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then177:1 %or_ln121 = or i8 %empty_22, i8 64

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
if.then177:2 %br_ln122 = br void %if.end184

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end184:1 %stop_flag_5 = phi i1 %stop_flag_4, void %if.end167, i1 1, void %if.then177

]]></Node>
<StgValue><ssdm name="stop_flag_5"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end184:2 %stop_new_5 = phi i8 %stop_new_4, void %if.end167, i8 %or_ln121, void %if.then177

]]></Node>
<StgValue><ssdm name="stop_new_5"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end184:3 %empty_23 = phi i8 %empty_22, void %if.end167, i8 %or_ln121, void %if.then177

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end184:7 %xor_ln124 = xor i1 %icmp_ln124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end184:8 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_23, i32 2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end184:9 %or_ln124 = or i1 %xor_ln124, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end184:10 %br_ln124 = br i1 %or_ln124, void %if.then192, void %if.end197

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then192:0 %add_ln125 = add i8 %trunc_ln58, i8 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then192:1 %store_ln125 = store i8 %add_ln125, i8 %first_r

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then192:2 %or_ln126 = or i8 %empty_23, i8 4

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
if.then192:3 %br_ln127 = br void %if.end197

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end197:3 %empty_24 = phi i8 %empty_23, void %if.end184, i8 %or_ln126, void %if.then192

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end197:7 %xor_ln129 = xor i1 %icmp_ln129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln129"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.end197:8 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_24, i32 5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end197:9 %or_ln129 = or i1 %xor_ln129, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:19 %scale_r_load = load i32 %scale_r

]]></Node>
<StgValue><ssdm name="scale_r_load"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:20 %mul = fmul i32 %conv, i32 %scale_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end137:0 %first_b_loc_0 = phi i8 %first_b_load, void %if.then120, i8 %add_ln104, void %if.then132

]]></Node>
<StgValue><ssdm name="first_b_loc_0"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end154:0 %last_b_loc_0 = phi i8 %last_b_load, void %if.end137, i8 %xor_ln130, void %if.then147

]]></Node>
<StgValue><ssdm name="last_b_loc_0"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end167:0 %first_g_loc_0 = phi i8 %first_g_load, void %if.end154, i8 %add_ln114, void %if.then162

]]></Node>
<StgValue><ssdm name="first_g_loc_0"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end184:0 %last_g_loc_0 = phi i8 %last_g_load, void %if.end167, i8 %xor_ln130, void %if.then177

]]></Node>
<StgValue><ssdm name="last_g_loc_0"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end197:0 %first_r_loc_0 = phi i8 %first_r_load, void %if.end184, i8 %add_ln125, void %if.then192

]]></Node>
<StgValue><ssdm name="first_r_loc_0"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end197:1 %stop_flag_6 = phi i1 %stop_flag_5, void %if.end184, i1 1, void %if.then192

]]></Node>
<StgValue><ssdm name="stop_flag_6"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end197:2 %stop_new_6 = phi i8 %stop_new_5, void %if.end184, i8 %or_ln126, void %if.then192

]]></Node>
<StgValue><ssdm name="stop_new_6"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end197:10 %br_ln129 = br i1 %or_ln129, void %if.then207, void %if.end215

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then207:0 %store_ln130 = store i8 %xor_ln130, i8 %last_r

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then207:1 %or_ln131 = or i8 %empty_24, i8 32

]]></Node>
<StgValue><ssdm name="or_ln131"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="and_ln100" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
if.then207:2 %br_ln132 = br void %if.end215

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:0 %first_r_loc_1 = phi i8 %first_r_loc_0, void %if.end197, i8 %first_r_loc_0, void %if.then207, i8 %first_r_load, void %if.end111

]]></Node>
<StgValue><ssdm name="first_r_loc_1"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:1 %last_r_loc_0 = phi i8 %last_r_load, void %if.end197, i8 %xor_ln130, void %if.then207, i8 %last_r_load, void %if.end111

]]></Node>
<StgValue><ssdm name="last_r_loc_0"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:4 %first_b_loc_1 = phi i8 %first_b_loc_0, void %if.end197, i8 %first_b_loc_0, void %if.then207, i8 %first_b_load, void %if.end111

]]></Node>
<StgValue><ssdm name="first_b_loc_1"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:5 %last_b_loc_1 = phi i8 %last_b_loc_0, void %if.end197, i8 %last_b_loc_0, void %if.then207, i8 %last_b_load, void %if.end111

]]></Node>
<StgValue><ssdm name="last_b_loc_1"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:8 %empty_25 = phi i8 %empty_24, void %if.end197, i8 %or_ln131, void %if.then207, i8 %stop_loc_1, void %if.end111

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end215:9 %icmp_ln135 = icmp_eq  i8 %empty_25, i8 231

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end215.new:0 %br_ln135 = br i1 %icmp_ln135, void %if.end233, void %if.then218

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8">
<![CDATA[
if.then218:0 %zext_ln136 = zext i8 %last_r_loc_0

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="8">
<![CDATA[
if.then218:1 %zext_ln136_1 = zext i8 %first_r_loc_1

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:2 %sub_ln136 = sub i9 %zext_ln136, i9 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="sub_ln136"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="8">
<![CDATA[
if.then218:7 %zext_ln137 = zext i8 %last_b_loc_1

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="8">
<![CDATA[
if.then218:8 %zext_ln137_1 = zext i8 %first_b_loc_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:9 %sub_ln137 = sub i9 %zext_ln137, i9 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="368" st_id="24" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:20 %mul = fmul i32 %conv, i32 %scale_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:87 %scale_b_load = load i32 %scale_b

]]></Node>
<StgValue><ssdm name="scale_b_load"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:88 %mul2 = fmul i32 %conv4, i32 %scale_b_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:2 %first_g_loc_1 = phi i8 %first_g_loc_0, void %if.end197, i8 %first_g_loc_0, void %if.then207, i8 %first_g_load, void %if.end111

]]></Node>
<StgValue><ssdm name="first_g_loc_1"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:3 %last_g_loc_1 = phi i8 %last_g_loc_0, void %if.end197, i8 %last_g_loc_0, void %if.then207, i8 %last_g_load, void %if.end111

]]></Node>
<StgValue><ssdm name="last_g_loc_1"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end215:6 %stop_flag_7 = phi i1 %stop_flag_6, void %if.end197, i1 1, void %if.then207, i1 %stop_flag_1, void %if.end111

]]></Node>
<StgValue><ssdm name="stop_flag_7"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end215:7 %stop_new_7 = phi i8 %stop_new_6, void %if.end197, i8 %or_ln131, void %if.then207, i8 0, void %if.end111

]]></Node>
<StgValue><ssdm name="stop_new_7"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end215:10 %br_ln0 = br i1 %stop_flag_7, void %if.end215.new, void %mergeST5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="stop_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST5:0 %store_ln94 = store i8 %stop_new_7, i8 %stop

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="stop_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
mergeST5:1 %br_ln0 = br void %if.end215.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="8">
<![CDATA[
if.then218:14 %zext_ln138 = zext i8 %last_g_loc_1

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8">
<![CDATA[
if.then218:15 %zext_ln138_1 = zext i8 %first_g_loc_1

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:16 %sub_ln138 = sub i9 %zext_ln138, i9 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="383" st_id="25" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:20 %mul = fmul i32 %conv, i32 %scale_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:53 %scale_g_load = load i32 %scale_g

]]></Node>
<StgValue><ssdm name="scale_g_load"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:54 %mul1 = fmul i32 %conv2, i32 %scale_g_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:88 %mul2 = fmul i32 %conv4, i32 %scale_b_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="390" st_id="26" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:20 %mul = fmul i32 %conv, i32 %scale_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:54 %mul1 = fmul i32 %conv2, i32 %scale_g_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:88 %mul2 = fmul i32 %conv4, i32 %scale_b_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="396" st_id="27" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:20 %mul = fmul i32 %conv, i32 %scale_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:54 %mul1 = fmul i32 %conv2, i32 %scale_g_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:88 %mul2 = fmul i32 %conv4, i32 %scale_b_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="402" st_id="28" stage="9" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:54 %mul1 = fmul i32 %conv2, i32 %scale_g_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:88 %mul2 = fmul i32 %conv4, i32 %scale_b_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="408" st_id="29" stage="8" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:54 %mul1 = fmul i32 %conv2, i32 %scale_g_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="9" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="414" st_id="30" stage="7" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="9" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="8" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="420" st_id="31" stage="6" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="8" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="7" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="426" st_id="32" stage="5" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="7" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="6" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="432" st_id="33" stage="4" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="6" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="5" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="438" st_id="34" stage="3" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="5" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="4" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="444" st_id="35" stage="2" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="4" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="3" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:3 %sdiv_ln136 = sdiv i9 255, i9 %sub_ln136

]]></Node>
<StgValue><ssdm name="sdiv_ln136"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="450" st_id="36" stage="1" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:23 %sub = fsub i32 %mul, i32 %conv1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:24 %xor_ln74 = xor i1 %icmp_ln74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="452" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:25 %and_ln74 = and i1 %icmp_ln74_1, i1 %xor_ln74

]]></Node>
<StgValue><ssdm name="and_ln74"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:26 %bitcast_ln317 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln317"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="32">
<![CDATA[
if.then12_ifconv:27 %trunc_ln317 = trunc i32 %bitcast_ln317

]]></Node>
<StgValue><ssdm name="trunc_ln317"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:28 %select_ln317 = select i1 %and_ln74, i31 1132396544, i31 0

]]></Node>
<StgValue><ssdm name="select_ln317"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:29 %or_ln317 = or i1 %and_ln74, i1 %icmp_ln74

]]></Node>
<StgValue><ssdm name="or_ln317"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:30 %data_1 = select i1 %or_ln317, i31 %select_ln317, i31 %trunc_ln317

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:31 %xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="31">
<![CDATA[
if.then12_ifconv:32 %trunc_ln371 = trunc i31 %data_1

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:35 %zext_ln346 = zext i8 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then12_ifconv:36 %add_ln346_1 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_1"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then12_ifconv:37 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:38 %sub_ln71_1 = sub i8 127, i8 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln71_1"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="3" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="2" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="9">
<![CDATA[
if.then218:4 %sext_ln136 = sext i9 %sdiv_ln136

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:10 %sdiv_ln137 = sdiv i9 255, i9 %sub_ln137

]]></Node>
<StgValue><ssdm name="sdiv_ln137"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then12_ifconv:33 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="55" op_0_bw="25">
<![CDATA[
if.then12_ifconv:34 %zext_ln68_1 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:39 %sext_ln71 = sext i8 %sub_ln71_1

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then12_ifconv:40 %select_ln71_1 = select i1 %tmp, i9 %sext_ln71, i9 %add_ln346_1

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
if.then12_ifconv:41 %sext_ln71_1 = sext i9 %select_ln71_1

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="55" op_0_bw="32">
<![CDATA[
if.then12_ifconv:42 %zext_ln71 = zext i32 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:43 %lshr_ln71_1 = lshr i55 %zext_ln68_1, i55 %zext_ln71

]]></Node>
<StgValue><ssdm name="lshr_ln71_1"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:44 %shl_ln71_1 = shl i55 %zext_ln68_1, i55 %zext_ln71

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
if.then12_ifconv:45 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:47 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="480" st_id="37" stage="2" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="481" st_id="37" stage="1" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:91 %sub2 = fsub i32 %mul2, i32 %conv5

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="482" st_id="37" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
if.then218:11 %sext_ln137 = sext i9 %sdiv_ln137

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="484" st_id="37" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="485" st_id="37" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then218:17 %sdiv_ln138 = sdiv i9 255, i9 %sub_ln138

]]></Node>
<StgValue><ssdm name="sdiv_ln138"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="486" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1">
<![CDATA[
if.then12_ifconv:46 %zext_ln74_2 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then12_ifconv:48 %val = select i1 %tmp, i8 %zext_ln74_2, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="9">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then12_ifconv:57 %sub1 = fsub i32 %mul1, i32 %conv3

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:58 %xor_ln75 = xor i1 %icmp_ln75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:59 %and_ln75 = and i1 %icmp_ln75_1, i1 %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:60 %bitcast_ln317_1 = bitcast i32 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln317_1"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="32">
<![CDATA[
if.then12_ifconv:61 %trunc_ln317_1 = trunc i32 %bitcast_ln317_1

]]></Node>
<StgValue><ssdm name="trunc_ln317_1"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:62 %select_ln317_2 = select i1 %and_ln75, i31 1132396544, i31 0

]]></Node>
<StgValue><ssdm name="select_ln317_2"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:63 %or_ln317_1 = or i1 %and_ln75, i1 %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln317_1"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:64 %data_2 = select i1 %or_ln317_1, i31 %select_ln317_2, i31 %trunc_ln317_1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:65 %xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="31">
<![CDATA[
if.then12_ifconv:66 %trunc_ln371_1 = trunc i31 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln371_1"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:69 %zext_ln346_1 = zext i8 %xs_exp_1

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then12_ifconv:70 %add_ln346_2 = add i9 %zext_ln346_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_2"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then12_ifconv:71 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:72 %sub_ln71_2 = sub i8 127, i8 %xs_exp_1

]]></Node>
<StgValue><ssdm name="sub_ln71_2"/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:92 %xor_ln76 = xor i1 %icmp_ln76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:93 %and_ln76 = and i1 %icmp_ln76_1, i1 %xor_ln76

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="504" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.then12_ifconv:94 %bitcast_ln317_2 = bitcast i32 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln317_2"/></StgValue>
</operation>

<operation id="505" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="32">
<![CDATA[
if.then12_ifconv:95 %trunc_ln317_2 = trunc i32 %bitcast_ln317_2

]]></Node>
<StgValue><ssdm name="trunc_ln317_2"/></StgValue>
</operation>

<operation id="506" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:96 %select_ln317_4 = select i1 %and_ln76, i31 1132396544, i31 0

]]></Node>
<StgValue><ssdm name="select_ln317_4"/></StgValue>
</operation>

<operation id="507" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then12_ifconv:97 %or_ln317_2 = or i1 %and_ln76, i1 %icmp_ln76

]]></Node>
<StgValue><ssdm name="or_ln317_2"/></StgValue>
</operation>

<operation id="508" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
if.then12_ifconv:98 %data_3 = select i1 %or_ln317_2, i31 %select_ln317_4, i31 %trunc_ln317_2

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="509" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:99 %xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_2"/></StgValue>
</operation>

<operation id="510" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="23" op_0_bw="31">
<![CDATA[
if.then12_ifconv:100 %trunc_ln371_2 = trunc i31 %data_3

]]></Node>
<StgValue><ssdm name="trunc_ln371_2"/></StgValue>
</operation>

<operation id="511" st_id="38" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="512" st_id="38" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="513" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
if.then218:18 %sext_ln138 = sext i9 %sdiv_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="514" st_id="38" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="515" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then12_ifconv:67 %mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="55" op_0_bw="25">
<![CDATA[
if.then12_ifconv:68 %zext_ln68_2 = zext i25 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:73 %sext_ln71_2 = sext i8 %sub_ln71_2

]]></Node>
<StgValue><ssdm name="sext_ln71_2"/></StgValue>
</operation>

<operation id="518" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then12_ifconv:74 %select_ln71_3 = select i1 %tmp_3, i9 %sext_ln71_2, i9 %add_ln346_2

]]></Node>
<StgValue><ssdm name="select_ln71_3"/></StgValue>
</operation>

<operation id="519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="9">
<![CDATA[
if.then12_ifconv:75 %sext_ln71_3 = sext i9 %select_ln71_3

]]></Node>
<StgValue><ssdm name="sext_ln71_3"/></StgValue>
</operation>

<operation id="520" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="55" op_0_bw="32">
<![CDATA[
if.then12_ifconv:76 %zext_ln71_1 = zext i32 %sext_ln71_3

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:77 %lshr_ln71_2 = lshr i55 %zext_ln68_2, i55 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="lshr_ln71_2"/></StgValue>
</operation>

<operation id="522" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:78 %shl_ln71_2 = shl i55 %zext_ln68_2, i55 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="shl_ln71_2"/></StgValue>
</operation>

<operation id="523" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
if.then12_ifconv:79 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="524" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:81 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="525" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:103 %zext_ln346_2 = zext i8 %xs_exp_2

]]></Node>
<StgValue><ssdm name="zext_ln346_2"/></StgValue>
</operation>

<operation id="526" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then12_ifconv:104 %add_ln346_3 = add i9 %zext_ln346_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_3"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.then12_ifconv:105 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then12_ifconv:106 %sub_ln71_3 = sub i8 127, i8 %xs_exp_2

]]></Node>
<StgValue><ssdm name="sub_ln71_3"/></StgValue>
</operation>

<operation id="529" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8">
<![CDATA[
if.then12_ifconv:107 %sext_ln71_4 = sext i8 %sub_ln71_3

]]></Node>
<StgValue><ssdm name="sext_ln71_4"/></StgValue>
</operation>

<operation id="530" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.then12_ifconv:108 %select_ln71_5 = select i1 %tmp_7, i9 %sext_ln71_4, i9 %add_ln346_3

]]></Node>
<StgValue><ssdm name="select_ln71_5"/></StgValue>
</operation>

<operation id="531" st_id="39" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="532" st_id="39" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="533" st_id="39" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1">
<![CDATA[
if.then12_ifconv:80 %zext_ln74_3 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then12_ifconv:82 %val_1 = select i1 %tmp_3, i8 %zext_ln74_3, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
if.then12_ifconv:101 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_2, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="55" op_0_bw="25">
<![CDATA[
if.then12_ifconv:102 %zext_ln68_3 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
if.then12_ifconv:109 %sext_ln71_5 = sext i9 %select_ln71_5

]]></Node>
<StgValue><ssdm name="sext_ln71_5"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="55" op_0_bw="32">
<![CDATA[
if.then12_ifconv:110 %zext_ln71_2 = zext i32 %sext_ln71_5

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:111 %lshr_ln71_3 = lshr i55 %zext_ln68_3, i55 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="lshr_ln71_3"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
if.then12_ifconv:112 %shl_ln71_3 = shl i55 %zext_ln68_3, i55 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="shl_ln71_3"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
if.then12_ifconv:113 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %lshr_ln71_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="543" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12_ifconv:115 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %shl_ln71_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="544" st_id="40" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="546" st_id="40" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="547" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1">
<![CDATA[
if.then12_ifconv:114 %zext_ln74_4 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln74_4"/></StgValue>
</operation>

<operation id="548" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then12_ifconv:116 %val_2 = select i1 %tmp_7, i8 %zext_ln74_4, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="549" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then12_ifconv:117 %d = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %val_2, i8 %val_1, i8 %val

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="24">
<![CDATA[
if.then12_ifconv:118 %zext_ln80 = zext i24 %d

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
if.then12_ifconv:119 %br_ln82 = br void %if.end85

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="554" st_id="41" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="555" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end85:0 %p_data_2 = phi i32 %zext_ln80, void %if.then12_ifconv, i32 %p_data, void %entry

]]></Node>
<StgValue><ssdm name="p_data_2"/></StgValue>
</operation>

<operation id="556" st_id="42" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
if.then218:5 %conv7 = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then218:6 %store_ln136 = store i32 %conv7, i32 %scale_r

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end260:0 %write_ln157 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %p_data_2, i4 %p_keep, i4 %p_strb, i1 %p_user, i1 %p_last, i1 %p_id, i1 %p_dest

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="561" st_id="43" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
if.then218:12 %conv8 = sitofp i32 %sext_ln137

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="562" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then218:13 %store_ln137 = store i32 %conv8, i32 %scale_b

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end260:0 %write_ln157 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %p_data_2, i4 %p_keep, i4 %p_strb, i1 %p_user, i1 %p_last, i1 %p_id, i1 %p_dest

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="565" st_id="44" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
if.then218:19 %conv9 = sitofp i32 %sext_ln138

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="566" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then218:20 %store_ln138 = store i32 %conv9, i32 %scale_g

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="567" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
if.then218:21 %br_ln139 = br void %if.end233

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="568" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
if.end259:0 %br_ln151 = br void %if.end260

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="569" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0">
<![CDATA[
if.end266.new:0 %ret_ln168 = ret

]]></Node>
<StgValue><ssdm name="ret_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
