// Seed: 2306761057
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = -1;
  assign id_2 = id_1 & -1 & 1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_2 = 32'd87,
    parameter id_6 = 32'd83
) (
    input  uwire _id_0,
    output tri1  id_1,
    input  tri   _id_2
);
  genvar id_4;
  wire [1 : 1] id_5;
  wire _id_6;
  ;
  always_comb force id_6 = 1;
  parameter id_7 = 1;
  logic [7:0][-1 'b0 : id_6  ?  id_0 : ""] id_8;
  assign id_5 = id_8[1 : id_2==""];
  wire id_9;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_9
  );
  wire id_10;
endmodule
