// Seed: 1386357377
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  id_4(
      .id_0(id_2), .id_1(1'b0 > id_2), .id_2(id_3), .id_3(1)
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*)
    if (1) assign id_3 = 1;
    else module_1 = 1'b0;
  module_0(
      id_1, id_2, id_2
  );
endmodule
