Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 15:40:47 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.367       -7.628                     46                 1096        0.099        0.000                      0                 1096        4.500        0.000                       0                   439  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.367       -7.628                     46                 1096        0.099        0.000                      0                 1096        4.500        0.000                       0                   439  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           46  Failing Endpoints,  Worst Slack       -0.367ns,  Total Violation       -7.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 2.590ns (26.498%)  route 7.184ns (73.502%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         1.197     6.794    sm/D_states_q[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.918 r  sm/D_registers_d_reg[7]_i_67/O
                         net (fo=1, routed)           0.819     7.738    sm/D_registers_d_reg[7]_i_67_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  sm/D_registers_d_reg[7]_i_43/O
                         net (fo=2, routed)           0.466     8.328    sm/D_registers_d_reg[7]_i_43_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.452 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=49, routed)          0.885     9.337    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.461 r  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.948    10.409    sm/ram_reg_i_87_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.533 r  sm/ram_reg_i_36/O
                         net (fo=20, routed)          0.809    11.343    sm/ram_reg_i_34_0[0]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.467    alum/S[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.980 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_carry_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.303 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.716    13.019    alum/data0[5]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.306    13.325 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.291    13.616    sm/ram_reg_7
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.740 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.311    14.051    sm/D_ddr_q_reg_3
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.124    14.175 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.740    14.915    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 2.592ns (25.413%)  route 7.608ns (74.587%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    13.186    sm/ram_reg_i_20_2[4]
    SLICE_X50Y67         LUT4 (Prop_lut4_I1_O)        0.303    13.489 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.300    13.788    sm/ram_reg_i_61_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.912 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.617    14.530    sm/D_registers_q_reg[3][9]
    SLICE_X46Y64         LUT5 (Prop_lut5_I4_O)        0.124    14.654 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.687    15.341    L_reg/D[9]
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)       -0.040    15.020    L_reg/D_registers_q_reg[3][9]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 2.592ns (26.677%)  route 7.124ns (73.323%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    13.186    sm/ram_reg_i_20_2[4]
    SLICE_X50Y67         LUT4 (Prop_lut4_I1_O)        0.303    13.489 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.300    13.788    sm/ram_reg_i_61_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.912 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.374    14.286    sm/D_registers_q_reg[3][9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124    14.410 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.447    14.857    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 2.592ns (26.729%)  route 7.105ns (73.271%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    13.186    sm/ram_reg_i_20_2[4]
    SLICE_X50Y67         LUT4 (Prop_lut4_I1_O)        0.303    13.489 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.300    13.788    sm/ram_reg_i_61_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.912 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.180    14.092    display/ram_reg_2
    SLICE_X49Y67         LUT5 (Prop_lut5_I2_O)        0.124    14.216 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.622    14.838    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 2.700ns (27.843%)  route 6.997ns (72.157%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         1.197     6.794    sm/D_states_q[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.918 r  sm/D_registers_d_reg[7]_i_67/O
                         net (fo=1, routed)           0.819     7.738    sm/D_registers_d_reg[7]_i_67_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  sm/D_registers_d_reg[7]_i_43/O
                         net (fo=2, routed)           0.466     8.328    sm/D_registers_d_reg[7]_i_43_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.452 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=49, routed)          0.885     9.337    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.461 r  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.948    10.409    sm/ram_reg_i_87_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.533 r  sm/ram_reg_i_36/O
                         net (fo=20, routed)          0.809    11.343    sm/ram_reg_i_34_0[0]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.467    alum/S[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.980 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_carry_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.097 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.097    alum/out_sig0_carry__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.412 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.728    13.140    sm/ram_reg_i_20_1[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.307    13.447 f  sm/ram_reg_i_58/O
                         net (fo=1, routed)           0.162    13.609    sm/ram_reg_i_58_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.733 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.341    14.073    display/ram_reg
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    14.197 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.641    14.838    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 2.590ns (26.712%)  route 7.106ns (73.288%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.255    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.477 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.594    13.071    sm/ram_reg_i_17_0[0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I1_O)        0.299    13.370 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.330    13.699    sm/ram_reg_i_48_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.124    13.823 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    14.137    sm/ram_reg_i_17_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.261 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.576    14.837    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 2.590ns (26.717%)  route 7.104ns (73.283%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         1.197     6.794    sm/D_states_q[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.918 r  sm/D_registers_d_reg[7]_i_67/O
                         net (fo=1, routed)           0.819     7.738    sm/D_registers_d_reg[7]_i_67_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  sm/D_registers_d_reg[7]_i_43/O
                         net (fo=2, routed)           0.466     8.328    sm/D_registers_d_reg[7]_i_43_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.452 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=49, routed)          0.885     9.337    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.461 r  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.948    10.409    sm/ram_reg_i_87_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.533 r  sm/ram_reg_i_36/O
                         net (fo=20, routed)          0.809    11.343    sm/ram_reg_i_34_0[0]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.467    alum/S[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.980 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_carry_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.303 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.716    13.019    alum/data0[5]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.306    13.325 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.291    13.616    sm/ram_reg_7
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.740 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.328    14.068    display/ram_reg_5
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.124    14.192 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.643    14.835    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.693ns  (logic 2.700ns (27.856%)  route 6.993ns (72.144%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         1.197     6.794    sm/D_states_q[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.918 r  sm/D_registers_d_reg[7]_i_67/O
                         net (fo=1, routed)           0.819     7.738    sm/D_registers_d_reg[7]_i_67_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  sm/D_registers_d_reg[7]_i_43/O
                         net (fo=2, routed)           0.466     8.328    sm/D_registers_d_reg[7]_i_43_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.452 r  sm/out_sig0_carry__1_i_29/O
                         net (fo=49, routed)          0.885     9.337    sm/out_sig0_carry__1_i_29_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I4_O)        0.124     9.461 r  sm/ram_reg_i_87/O
                         net (fo=1, routed)           0.948    10.409    sm/ram_reg_i_87_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.533 r  sm/ram_reg_i_36/O
                         net (fo=20, routed)          0.809    11.343    sm/ram_reg_i_34_0[0]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    11.467    alum/S[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.980 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.980    alum/out_sig0_carry_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.097 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.097    alum/out_sig0_carry__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.412 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.728    13.140    sm/ram_reg_i_20_1[6]
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.307    13.447 f  sm/ram_reg_i_58/O
                         net (fo=1, routed)           0.162    13.609    sm/ram_reg_i_58_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.733 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.336    14.069    sm/D_registers_q_reg[3][11]
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.193 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.641    14.834    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 2.592ns (25.453%)  route 7.591ns (74.547%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.475 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.711    13.186    sm/ram_reg_i_20_2[4]
    SLICE_X50Y67         LUT4 (Prop_lut4_I1_O)        0.303    13.489 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.300    13.788    sm/ram_reg_i_61_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.912 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.617    14.530    sm/D_registers_q_reg[3][9]
    SLICE_X46Y64         LUT5 (Prop_lut5_I4_O)        0.124    14.654 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.671    15.324    L_reg/D[9]
    SLICE_X46Y64         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)       -0.016    15.044    L_reg/D_registers_q_reg[5][9]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -15.324    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.590ns (26.740%)  route 7.096ns (73.260%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X48Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  sm/D_states_q_reg[0]/Q
                         net (fo=188, routed)         0.752     6.349    sm/D_states_q[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.473 f  sm/D_waddr_q[1]_i_3/O
                         net (fo=38, routed)          0.922     7.395    sm/D_waddr_q[1]_i_3_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.519 r  sm/out_sig0_carry__1_i_36/O
                         net (fo=1, routed)           0.654     8.173    sm/out_sig0_carry__1_i_36_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.297 r  sm/out_sig0_carry__1_i_28/O
                         net (fo=49, routed)          0.795     9.091    sm/out_sig0_carry__1_i_28_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.215 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.594     9.810    L_reg/M_sm_ra1[0]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.934 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=5, routed)           0.818    10.752    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.124    10.876 r  L_reg/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.758    11.634    alum/ram_reg_i_75_2[0]
    SLICE_X51Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.141 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.141    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.255    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.477 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.594    13.071    sm/ram_reg_i_17_0[0]
    SLICE_X50Y65         LUT4 (Prop_lut4_I1_O)        0.299    13.370 r  sm/ram_reg_i_48/O
                         net (fo=1, routed)           0.330    13.699    sm/ram_reg_i_48_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.124    13.823 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.303    14.127    sm/ram_reg_i_17_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.124    14.251 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.576    14.827    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.548    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                 -0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.013    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.595     1.539    forLoop_idx_0_446652085[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.052    forLoop_idx_0_446652085[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.024    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.595     1.539    forLoop_idx_0_446652085[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.052    forLoop_idx_0_446652085[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_446652085[0].cond_butt_sel_desel/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.590     1.534    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.731    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.860     2.049    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075     1.609    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.592     1.536    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.733    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.862     2.052    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.071     1.607    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.595     1.539    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.737    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.866     2.056    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.071     1.610    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.595     1.539    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.745    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.866     2.056    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.075     1.614    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.049    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.798    cond_butt_next_play/D_ctr_q_reg[7]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    cond_butt_next_play/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.049    cond_butt_next_play/D_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    cond_butt_next_play/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y40   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y42   D_gamecounter_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y42   D_gamecounter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y40   D_gamecounter_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.722ns  (logic 11.056ns (30.950%)  route 24.666ns (69.050%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.817    33.059    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I1_O)        0.154    33.213 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.895    37.108    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    40.855 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.855    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.334ns  (logic 10.630ns (30.084%)  route 24.704ns (69.916%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.813    30.891    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.015 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.656    31.671    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.124    31.795 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.981    32.776    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I2_O)        0.124    32.900 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.021    36.920    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.467 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.467    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.189ns  (logic 10.805ns (30.705%)  route 24.384ns (69.295%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.592    32.834    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I2_O)        0.124    32.958 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.838    36.796    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.322 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.322    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.116ns  (logic 10.853ns (30.906%)  route 24.263ns (69.094%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.817    33.059    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.124    33.183 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.491    36.675    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.249 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.249    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.005ns  (logic 11.032ns (31.515%)  route 23.973ns (68.485%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.817    33.059    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.152    33.211 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.202    36.414    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    40.138 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.138    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.958ns  (logic 11.092ns (31.730%)  route 23.866ns (68.270%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.592    32.834    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I1_O)        0.150    32.984 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.320    36.304    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    40.091 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.091    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.920ns  (logic 10.796ns (30.916%)  route 24.124ns (69.084%))
  Logic Levels:           31  (CARRY4=9 LUT2=5 LUT3=1 LUT4=6 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.651 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=15, routed)          2.602     8.253    L_reg/D_registers_q_reg[4][12]_0[4]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.377 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.555     8.931    L_reg/L_2d1a4326_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.055 r  L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.003    10.058    L_reg/L_2d1a4326_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.149    10.207 f  L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1/O
                         net (fo=5, routed)           0.870    11.077    L_reg/L_2d1a4326_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.360    11.437 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.789    12.227    L_reg/L_2d1a4326_remainder0__0_carry_i_8__1_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.326    12.553 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.553    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[3]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.954 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.955    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.069 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.308 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.312    14.620    L_reg/L_2d1a4326_remainder0_3[10]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.302    14.922 r  L_reg/i__carry__0_i_22__2/O
                         net (fo=9, routed)           0.662    15.584    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.116    15.700 f  L_reg/i__carry__0_i_20__3/O
                         net (fo=3, routed)           1.143    16.843    L_reg/i__carry__0_i_20__3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.171 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=7, routed)           0.939    18.110    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.148    18.258 f  L_reg/i__carry_i_13__3/O
                         net (fo=8, routed)           0.993    19.251    L_reg/i__carry_i_13__3_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.354    19.605 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.593    20.198    L_reg/i__carry_i_12__1_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.326    20.524 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.612    21.136    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X32Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.643 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.643    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.865 f  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.739    22.604    L_reg/L_2d1a4326_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.299    22.903 f  L_reg/i__carry__0_i_10__5/O
                         net (fo=11, routed)          1.516    24.419    L_reg/i__carry__0_i_10__5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.543 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.736    25.280    L_reg/i__carry_i_19__2_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.124    25.404 f  L_reg/i__carry_i_17__3/O
                         net (fo=1, routed)           0.812    26.216    L_reg/i__carry_i_17__3_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.124    26.340 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.697    27.037    L_reg/i__carry_i_9__4_n_0
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    27.161 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.519    27.680    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.065 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.065    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.179 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.179    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.293 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.293    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.515 r  timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.343    timerseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.299    29.642 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.311    29.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.077 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.616    30.693    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.118    30.811 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.106    31.917    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I4_O)        0.326    32.243 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.817    33.059    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I2_O)        0.124    33.183 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.353    36.536    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.053 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.053    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.900ns  (logic 11.054ns (31.673%)  route 23.846ns (68.327%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=19, routed)          2.379     7.932    L_reg/D_registers_q_reg[0][12]_0[7]
    SLICE_X44Y44         LUT5 (Prop_lut5_I0_O)        0.327     8.259 r  L_reg/L_2d1a4326_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.828     9.087    L_reg/L_2d1a4326_remainder0__0_carry_i_18_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.326     9.413 f  L_reg/L_2d1a4326_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.102    10.515    L_reg/L_2d1a4326_remainder0__0_carry_i_12_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.639 f  L_reg/L_2d1a4326_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.444    11.083    L_reg/L_2d1a4326_remainder0__0_carry_i_14_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.150    11.233 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    12.056    L_reg/L_2d1a4326_remainder0__0_carry_i_8_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.326    12.382 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.382    aseg_driver/decimal_renderer/i__carry__1_i_10[3]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.758 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.758    aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.073 f  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.859    13.932    L_reg/L_2d1a4326_remainder0[7]
    SLICE_X44Y43         LUT5 (Prop_lut5_I1_O)        0.307    14.239 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.135    15.374    L_reg/i__carry__1_i_13_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.146    15.520 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.195    16.715    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328    17.043 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.140    18.184    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.124    18.308 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.981    L_reg/i__carry_i_20__4_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    19.105 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.071    20.177    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.124    20.301 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    20.708    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.215 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.215    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.437 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           1.000    22.437    L_reg/O[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.323    22.760 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=4, routed)           1.118    23.877    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.328    24.205 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.302    25.508    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    25.632 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           1.059    26.691    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.124    26.815 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.658    27.473    L_reg/i__carry_i_13_n_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.152    27.625 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.336    27.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.719 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.719    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.938 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.797    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    30.092 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.302    30.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.124    30.518 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.440    30.958    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    31.082 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.861    31.943    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.152    32.095 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.171    33.266    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.360    33.626 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682    36.308    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.034 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.034    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.524ns  (logic 11.061ns (32.038%)  route 23.463ns (67.962%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=19, routed)          2.379     7.932    L_reg/D_registers_q_reg[0][12]_0[7]
    SLICE_X44Y44         LUT5 (Prop_lut5_I0_O)        0.327     8.259 r  L_reg/L_2d1a4326_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.828     9.087    L_reg/L_2d1a4326_remainder0__0_carry_i_18_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.326     9.413 f  L_reg/L_2d1a4326_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.102    10.515    L_reg/L_2d1a4326_remainder0__0_carry_i_12_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.639 f  L_reg/L_2d1a4326_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.444    11.083    L_reg/L_2d1a4326_remainder0__0_carry_i_14_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.150    11.233 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    12.056    L_reg/L_2d1a4326_remainder0__0_carry_i_8_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.326    12.382 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.382    aseg_driver/decimal_renderer/i__carry__1_i_10[3]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.758 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.758    aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.073 f  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.859    13.932    L_reg/L_2d1a4326_remainder0[7]
    SLICE_X44Y43         LUT5 (Prop_lut5_I1_O)        0.307    14.239 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.135    15.374    L_reg/i__carry__1_i_13_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.146    15.520 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.195    16.715    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328    17.043 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.140    18.184    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.124    18.308 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.981    L_reg/i__carry_i_20__4_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    19.105 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.071    20.177    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.124    20.301 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    20.708    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.215 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.215    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.437 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           1.000    22.437    L_reg/O[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.323    22.760 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=4, routed)           1.118    23.877    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.328    24.205 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.302    25.508    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    25.632 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           1.059    26.691    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.124    26.815 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.658    27.473    L_reg/i__carry_i_13_n_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.152    27.625 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.336    27.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.719 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.719    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.938 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.797    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    30.092 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.302    30.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.124    30.518 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.440    30.958    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    31.082 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.861    31.943    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.152    32.095 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.763    32.858    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.361    33.219 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.707    35.926    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    39.658 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.658    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.511ns  (logic 10.822ns (31.358%)  route 23.689ns (68.642%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=19, routed)          2.379     7.932    L_reg/D_registers_q_reg[0][12]_0[7]
    SLICE_X44Y44         LUT5 (Prop_lut5_I0_O)        0.327     8.259 r  L_reg/L_2d1a4326_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.828     9.087    L_reg/L_2d1a4326_remainder0__0_carry_i_18_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I3_O)        0.326     9.413 f  L_reg/L_2d1a4326_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.102    10.515    L_reg/L_2d1a4326_remainder0__0_carry_i_12_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.639 f  L_reg/L_2d1a4326_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.444    11.083    L_reg/L_2d1a4326_remainder0__0_carry_i_14_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.150    11.233 r  L_reg/L_2d1a4326_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    12.056    L_reg/L_2d1a4326_remainder0__0_carry_i_8_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.326    12.382 r  L_reg/L_2d1a4326_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    12.382    aseg_driver/decimal_renderer/i__carry__1_i_10[3]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.758 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.758    aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.073 f  aseg_driver/decimal_renderer/L_2d1a4326_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.859    13.932    L_reg/L_2d1a4326_remainder0[7]
    SLICE_X44Y43         LUT5 (Prop_lut5_I1_O)        0.307    14.239 f  L_reg/i__carry__1_i_13/O
                         net (fo=9, routed)           1.135    15.374    L_reg/i__carry__1_i_13_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.146    15.520 f  L_reg/i__carry_i_16__4/O
                         net (fo=7, routed)           1.195    16.715    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328    17.043 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.140    18.184    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.124    18.308 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.674    18.981    L_reg/i__carry_i_20__4_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    19.105 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.071    20.177    L_reg/i__carry_i_11__3_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.124    20.301 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.407    20.708    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.215 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.215    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.437 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=5, routed)           1.000    22.437    L_reg/O[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.323    22.760 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=4, routed)           1.118    23.877    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.328    24.205 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=11, routed)          1.302    25.508    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    25.632 r  L_reg/i__carry__0_i_12__0/O
                         net (fo=6, routed)           1.059    26.691    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.124    26.815 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.658    27.473    L_reg/i__carry_i_13_n_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.152    27.625 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.336    27.961    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    28.719 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.719    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.938 r  aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.797    aseg_driver/decimal_renderer/L_2d1a4326_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.295    30.092 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.302    30.394    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I4_O)        0.124    30.518 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.440    30.958    L_reg/aseg_OBUF[10]_inst_i_3_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I2_O)        0.124    31.082 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.861    31.943    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X40Y39         LUT5 (Prop_lut5_I4_O)        0.152    32.095 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.171    33.266    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.332    33.598 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.525    36.123    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.645 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.645    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.396ns (77.909%)  route 0.396ns (22.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.097    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.329 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.329    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.367ns (75.417%)  route 0.445ns (24.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.445     2.122    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.348 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.373ns (74.100%)  route 0.480ns (25.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.480     2.125    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.357 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.357    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.392ns (74.536%)  route 0.475ns (25.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.475     2.147    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.375 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.375    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.409ns (74.012%)  route 0.495ns (25.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.495     2.166    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.411 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.411    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.406ns (72.418%)  route 0.536ns (27.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.536     2.207    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.449 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.449    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.416ns (66.509%)  route 0.713ns (33.491%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  cond_butt_next_play/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.263     1.944    cond_butt_next_play/D_ctr_q_reg[1]
    SLICE_X64Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.989 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.450     2.439    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.669 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.669    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.617ns (35.982%)  route 2.878ns (64.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.878     4.371    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.495 r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.495    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.519     4.924    forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.628ns (37.615%)  route 2.700ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.783     4.327    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.628ns (37.615%)  route 2.700ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.783     4.327    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.628ns (37.615%)  route 2.700ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.783     4.327    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.628ns (37.615%)  route 2.700ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.783     4.327    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.628ns (37.615%)  route 2.700ns (62.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.783     4.327    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.619ns (38.883%)  route 2.544ns (61.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.544     4.039    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.163 r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.163    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.508     4.912    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 1.615ns (40.408%)  route 2.382ns (59.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.382     3.873    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.997 r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.997    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.519     4.924    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.846ns  (logic 1.625ns (42.241%)  route 2.222ns (57.759%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.222     3.722    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.846 r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.846    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.506     4.910    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 1.622ns (46.271%)  route 1.884ns (53.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.884     3.382    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.506 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.506    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.307ns (39.354%)  route 0.473ns (60.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.735    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.780    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.862     2.052    forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_446652085[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.300ns (29.522%)  route 0.715ns (70.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.715     0.970    forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.015    forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.861     2.051    forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_446652085[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.311ns (29.103%)  route 0.758ns (70.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.024    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.069    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.313ns (26.626%)  route 0.864ns (73.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.864     1.132    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.177 r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.177    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.860     2.049    forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_1454956618[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.304ns (24.784%)  route 0.922ns (75.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.922     1.180    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.225 r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.225    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.866     2.056    forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  forLoop_idx_0_1454956618[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.307ns (22.961%)  route 1.031ns (77.039%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.031     1.294    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.339    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.861     2.051    forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1454956618[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.316ns (23.009%)  route 1.059ns (76.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     1.375    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.316ns (23.009%)  route 1.059ns (76.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     1.375    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.316ns (23.009%)  route 1.059ns (76.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     1.375    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.316ns (23.009%)  route 1.059ns (76.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.036    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.081 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     1.375    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





