

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:02:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20320|  20320|  20320|  20320|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  20318|  20318|        44|          5|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    498|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     776|   1685|    -|
|Memory           |        0|      -|     320|     30|    -|
|Multiplexer      |        -|      -|       -|    392|    -|
|Register         |        0|      -|    1779|    384|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|    2875|   2989|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32nkbM_U2  |cnn_fadd_32ns_32nkbM  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32nmb6_U5  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U3  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U4  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  776| 1685|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nncg_U6  |cnn_mac_muladd_6nncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_1_U  |conv_1_conv_1_weicud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_0_2_U  |conv_1_conv_1_weidEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weieOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_1_U  |conv_1_conv_1_weifYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_1_2_U  |conv_1_conv_1_weig8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weihbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_1_U  |conv_1_conv_1_weiibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_2_2_U  |conv_1_conv_1_weijbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0| 320|  30|    0|    60|  320|    10|         1920|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_723_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln23_10_fu_771_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_11_fu_618_p2    |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_713_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_13_fu_776_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_14_fu_785_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_1_fu_442_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln23_3_fu_546_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_578_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_5_fu_700_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_6_fu_757_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_7_fu_589_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_607_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_762_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_645_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_846_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln30_fu_694_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_454_p2        |     +    |      0|  0|  12|          12|           1|
    |c_fu_436_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_802_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_430_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_681_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_751_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_506_p2       |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_837_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_fu_893_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_540_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_460_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_534_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_881_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_875_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_448_p2       |   icmp   |      0|  0|  13|          12|           7|
    |or_ln29_fu_887_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_552_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_807_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln30_1_fu_474_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_651_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_687_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln30_4_fu_512_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln30_5_fu_520_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln30_6_fu_558_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln30_7_fu_566_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_8_fu_595_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_624_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_466_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_528_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 498|         271|         293|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter8                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_369_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_380_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten30_phi_fu_334_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_357_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_345_p4               |   9|          2|    5|         10|
    |c_0_reg_365                                |   9|          2|    5|         10|
    |f_0_reg_376                                |   9|          2|    3|          6|
    |grp_fu_387_p0                              |  33|          6|   32|        192|
    |grp_fu_387_p1                              |  33|          6|   32|        192|
    |grp_fu_392_p0                              |  33|          6|   32|        192|
    |grp_fu_392_p1                              |  33|          6|   32|        192|
    |grp_fu_396_p0                              |  33|          6|   32|        192|
    |grp_fu_402_p0                              |  27|          5|   32|        160|
    |indvar_flatten30_reg_330                   |   9|          2|   12|         24|
    |indvar_flatten_reg_353                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   10|         60|
    |input_r_address1                           |  27|          5|   10|         50|
    |r_0_reg_341                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 392|         76|  280|       1372|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln11_reg_1112              |   8|   0|    8|          0|
    |add_ln23_10_reg_1127           |  11|   0|   11|          0|
    |add_ln23_14_reg_1137           |  11|   0|   11|          0|
    |add_ln23_6_reg_1117            |  11|   0|   11|          0|
    |add_ln30_reg_1045              |   5|   0|    5|          0|
    |add_ln8_reg_927                |  12|   0|   12|          0|
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |c_0_reg_365                    |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1257      |  32|   0|   32|          0|
    |conv_1_weights_0_2_l_reg_1077  |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_1082  |  32|   0|   32|          0|
    |conv_1_weights_1_1_l_reg_1087  |  32|   0|   32|          0|
    |conv_1_weights_1_2_l_reg_1092  |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_1097  |  32|   0|   32|          0|
    |conv_1_weights_2_1_l_reg_1102  |  32|   0|   32|          0|
    |conv_1_weights_2_2_l_reg_1107  |  32|   0|   32|          0|
    |f_0_reg_376                    |   3|   0|    3|          0|
    |f_reg_1187                     |   3|   0|    3|          0|
    |icmp_ln11_reg_932              |   1|   0|    1|          0|
    |icmp_ln8_reg_923               |   1|   0|    1|          0|
    |indvar_flatten30_reg_330       |  12|   0|   12|          0|
    |indvar_flatten_reg_353         |   8|   0|    8|          0|
    |r_0_reg_341                    |   5|   0|    5|          0|
    |r_reg_918                      |   5|   0|    5|          0|
    |reg_424                        |  32|   0|   32|          0|
    |select_ln11_reg_1192           |   8|   0|    8|          0|
    |select_ln30_1_reg_939          |   5|   0|    5|          0|
    |select_ln30_6_reg_950          |   3|   0|    3|          0|
    |select_ln30_7_reg_956          |   5|   0|    5|          0|
    |select_ln30_9_reg_984          |   5|   0|    5|          0|
    |sub_ln23_1_reg_1039            |   9|   0|   11|          2|
    |sub_ln23_reg_945               |   9|   0|   11|          2|
    |tmp_0_1_reg_1147               |  32|   0|   32|          0|
    |tmp_0_2_reg_1162               |  32|   0|   32|          0|
    |tmp_1_1_reg_1177               |  32|   0|   32|          0|
    |tmp_1_2_reg_1182               |  32|   0|   32|          0|
    |tmp_1_reg_1167                 |  32|   0|   32|          0|
    |tmp_2_1_reg_1202               |  32|   0|   32|          0|
    |tmp_2_2_reg_1212               |  32|   0|   32|          0|
    |tmp_2_reg_1197                 |  32|   0|   32|          0|
    |tmp_8_reg_1142                 |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_1217           |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_1222           |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1232           |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_1237           |  32|   0|   32|          0|
    |w_sum_4_1_reg_1227             |  32|   0|   32|          0|
    |w_sum_4_2_1_reg_1247           |  32|   0|   32|          0|
    |w_sum_4_2_reg_1242             |  32|   0|   32|          0|
    |w_sum_4_reg_1207               |  32|   0|   32|          0|
    |zext_ln23_reg_989              |   3|   0|   64|         61|
    |zext_ln30_2_reg_962            |   5|   0|   11|          6|
    |zext_ln30_4_reg_973            |   5|   0|   11|          6|
    |zext_ln30_5_reg_1056           |   5|   0|   11|          6|
    |icmp_ln8_reg_923               |  64|  32|    1|          0|
    |select_ln30_1_reg_939          |  64|  32|    5|          0|
    |select_ln30_6_reg_950          |  64|  32|    3|          0|
    |select_ln30_7_reg_956          |  64|  32|    5|          0|
    |tmp_0_2_reg_1162               |  64|  32|   32|          0|
    |tmp_1_1_reg_1177               |  64|  32|   32|          0|
    |tmp_1_2_reg_1182               |  64|  32|   32|          0|
    |tmp_1_reg_1167                 |  64|  32|   32|          0|
    |tmp_2_1_reg_1202               |  64|  32|   32|          0|
    |tmp_2_2_reg_1212               |  64|  32|   32|          0|
    |tmp_2_reg_1197                 |  64|  32|   32|          0|
    |zext_ln23_reg_989              |  64|  32|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1779| 384| 1396|        144|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

