Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 09:28:54 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_ram'

1. Summary
----------

SUCCESS in the upgrade of axi_ram (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 4) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 09:14:15 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_pll'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of clk_pll (xilinx.com:ip:clk_wiz:6.0) from (Rev. 4) to (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'clk_pll'.


-Upgrade has removed interface 'CLOCK_CLK_IN1'

-Upgrade has removed interface 'CLOCK_CLK_OUT1'

-Upgrade has removed interface 'CLOCK_CLK_OUT2'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'clk_pll'. These changes may impact your design.


-Upgrade has removed port 'reset'

-Upgrade has added port 'clk_in1'

-Upgrade has added port 'cpu_clk'

-Upgrade has added port 'timer_clk'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 09:12:31 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_crossbar_1x2'

1. Summary
----------

SUCCESS in the upgrade of axi_crossbar_1x2 (xilinx.com:ip:axi_crossbar:2.1) from (Rev. 21) to (Rev. 30)

