#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14ff5e670 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x14ff7f920_0 .var "CLK", 0 0;
v0x14ff7f9b0_0 .net "MemtoRegOut", 63 0, v0x14ff7b330_0;  1 drivers
v0x14ff7fa80_0 .var "Reset_L", 0 0;
v0x14ff7fb10_0 .net "currentPC", 63 0, v0x14ff7e8e0_0;  1 drivers
v0x14ff7fba0_0 .var "passed", 7 0;
v0x14ff7fc70_0 .var "startPC", 63 0;
v0x14ff7fd10_0 .var "watchdog", 15 0;
E_0x14ff4cef0 .event edge, v0x14ff7fd10_0;
S_0x14ff5e370 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x14ff5e670;
 .timescale -9 -12;
v0x14ff6c2f0_0 .var "numTests", 7 0;
v0x14ff79aa0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x14ff79aa0_0;
    %load/vec4 v0x14ff6c2f0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x14ff79aa0_0, v0x14ff6c2f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x14ff79b40 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x14ff5e670;
 .timescale -9 -12;
v0x14ff79d00_0 .var "actualOut", 63 0;
v0x14ff79db0_0 .var "expectedOut", 63 0;
v0x14ff79e60_0 .var "passed", 7 0;
v0x14ff79f20_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x14ff79d00_0;
    %load/vec4 v0x14ff79db0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x14ff79f20_0 {0 0 0};
    %load/vec4 v0x14ff79e60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x14ff79e60_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x14ff79f20_0, v0x14ff79d00_0, v0x14ff79db0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x14ff79fd0 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x14ff5e670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x14ff7e300_0 .net "CLK", 0 0, v0x14ff7f920_0;  1 drivers
v0x14ff7e390_0 .net "MemtoRegOut", 63 0, v0x14ff7b330_0;  alias, 1 drivers
v0x14ff7e430_0 .net *"_ivl_5", 4 0, L_0x14ff7ffb0;  1 drivers
v0x14ff7e4e0_0 .net *"_ivl_7", 4 0, L_0x14ff800d0;  1 drivers
v0x14ff7e590_0 .net "aluctrl", 3 0, v0x14ff7d570_0;  1 drivers
v0x14ff7e6b0_0 .net "aluout", 63 0, v0x14ff7a8f0_0;  1 drivers
v0x14ff7e780_0 .net "alusrc", 0 0, v0x14ff7d620_0;  1 drivers
v0x14ff7e810_0 .net "branch", 0 0, v0x14ff7d6b0_0;  1 drivers
v0x14ff7e8e0_0 .var "currentpc", 63 0;
v0x14ff7e9f0_0 .net "extimm", 63 0, v0x14ff7cf90_0;  1 drivers
v0x14ff7eac0_0 .net "instruction", 31 0, v0x14ff7e270_0;  1 drivers
v0x14ff7eb50_0 .net "mem2reg", 0 0, v0x14ff7d780_0;  1 drivers
v0x14ff7ebe0_0 .net "memread", 0 0, v0x14ff7d810_0;  1 drivers
v0x14ff7ecb0_0 .net "memwrite", 0 0, v0x14ff7d8e0_0;  1 drivers
v0x14ff7ed80_0 .net "muxALU", 63 0, L_0x14ff80450;  1 drivers
v0x14ff7ee10_0 .net "muxW", 63 0, L_0x14ff80650;  1 drivers
v0x14ff7eea0_0 .net "nextpc", 63 0, v0x14ff7bac0_0;  1 drivers
v0x14ff7f030_0 .net "opcode", 10 0, L_0x14ff802d0;  1 drivers
v0x14ff7f0c0_0 .net "rd", 4 0, L_0x14ff7fdb0;  1 drivers
v0x14ff7f150_0 .net "reg2loc", 0 0, v0x14ff7da20_0;  1 drivers
v0x14ff7f1e0_0 .net "regoutA", 63 0, L_0x14ff80980;  1 drivers
v0x14ff7f2b0_0 .net "regoutB", 63 0, L_0x14ff80c90;  1 drivers
v0x14ff7f380_0 .net "regwrite", 0 0, v0x14ff7dab0_0;  1 drivers
v0x14ff7f450_0 .net "resetl", 0 0, v0x14ff7fa80_0;  1 drivers
v0x14ff7f4e0_0 .net "rm", 4 0, L_0x14ff7fed0;  1 drivers
v0x14ff7f570_0 .net "rn", 4 0, L_0x14ff80170;  1 drivers
v0x14ff7f600_0 .net "signop", 2 0, v0x14ff7dbe0_0;  1 drivers
v0x14ff7f6d0_0 .net "startpc", 63 0, v0x14ff7fc70_0;  1 drivers
v0x14ff7f760_0 .net "uncond_branch", 0 0, v0x14ff7dc70_0;  1 drivers
v0x14ff7f830_0 .net "zero", 0 0, L_0x14ff805e0;  1 drivers
L_0x14ff7fdb0 .part v0x14ff7e270_0, 0, 5;
L_0x14ff7fed0 .part v0x14ff7e270_0, 5, 5;
L_0x14ff7ffb0 .part v0x14ff7e270_0, 0, 5;
L_0x14ff800d0 .part v0x14ff7e270_0, 16, 5;
L_0x14ff80170 .functor MUXZ 5, L_0x14ff800d0, L_0x14ff7ffb0, v0x14ff7da20_0, C4<>;
L_0x14ff802d0 .part v0x14ff7e270_0, 21, 11;
L_0x14ff803b0 .part v0x14ff7e270_0, 0, 26;
L_0x14ff80450 .functor MUXZ 64, L_0x14ff80c90, v0x14ff7cf90_0, v0x14ff7d620_0, C4<>;
L_0x14ff80650 .functor MUXZ 64, v0x14ff7a8f0_0, v0x14ff7b330_0, v0x14ff7d780_0, C4<>;
S_0x14ff7a260 .scope module, "ALU" "ALU" 3 99, 4 8 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x14ff805e0 .functor BUFZ 1, v0x14ff7a9a0_0, C4<0>, C4<0>, C4<0>;
v0x14ff7a530_0 .net "ALUCtrl", 3 0, v0x14ff7d570_0;  alias, 1 drivers
v0x14ff7a5f0_0 .net "BusA", 63 0, L_0x14ff80980;  alias, 1 drivers
v0x14ff7a6a0_0 .net "BusB", 63 0, L_0x14ff80450;  alias, 1 drivers
v0x14ff7a760_0 .net "BusW", 63 0, v0x14ff7a8f0_0;  alias, 1 drivers
v0x14ff7a810_0 .net "Zero", 0 0, L_0x14ff805e0;  alias, 1 drivers
v0x14ff7a8f0_0 .var "tempBusW", 63 0;
v0x14ff7a9a0_0 .var "zero", 0 0;
E_0x14ff7a4d0 .event edge, v0x14ff7a6a0_0, v0x14ff7a5f0_0, v0x14ff7a530_0;
S_0x14ff7aac0 .scope module, "DataMemory" "DataMemory" 3 108, 5 5 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x14ff7b080_0 .net "Address", 63 0, v0x14ff7a8f0_0;  alias, 1 drivers
v0x14ff7b150_0 .net "Clock", 0 0, v0x14ff7f920_0;  alias, 1 drivers
v0x14ff7b1e0_0 .net "MemoryRead", 0 0, v0x14ff7d810_0;  alias, 1 drivers
v0x14ff7b290_0 .net "MemoryWrite", 0 0, v0x14ff7d8e0_0;  alias, 1 drivers
v0x14ff7b330_0 .var "ReadData", 63 0;
v0x14ff7b420_0 .net "WriteData", 63 0, L_0x14ff80c90;  alias, 1 drivers
v0x14ff7b4d0 .array "memBank", 0 1023, 7 0;
E_0x14ff7ad10 .event posedge, v0x14ff7b150_0;
S_0x14ff7ad40 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x14ff7aac0;
 .timescale -9 -12;
v0x14ff7af10_0 .var "addr", 63 0;
v0x14ff7afd0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x14ff7af10_0;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %load/vec4 v0x14ff7afd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14ff7af10_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x14ff7b4d0, 4, 0;
    %end;
S_0x14ff7b600 .scope module, "NextPClogic" "NextPClogic" 3 134, 6 1 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x14ff7b8b0_0 .net "ALUZero", 0 0, L_0x14ff805e0;  alias, 1 drivers
v0x14ff7b970_0 .net "Branch", 0 0, v0x14ff7d6b0_0;  alias, 1 drivers
v0x14ff7ba00_0 .net "CurrentPC", 63 0, v0x14ff7e8e0_0;  alias, 1 drivers
v0x14ff7bac0_0 .var "NextPC", 63 0;
v0x14ff7bb70_0 .net "SignExtImm64", 63 0, v0x14ff7cf90_0;  alias, 1 drivers
v0x14ff7bc60_0 .net "Uncondbranch", 0 0, v0x14ff7dc70_0;  alias, 1 drivers
v0x14ff7bd00_0 .var "tempImm", 63 0;
E_0x14ff7b850/0 .event edge, v0x14ff7bb70_0, v0x14ff7bc60_0, v0x14ff7ba00_0, v0x14ff7bd00_0;
E_0x14ff7b850/1 .event edge, v0x14ff7b970_0, v0x14ff7a810_0;
E_0x14ff7b850 .event/or E_0x14ff7b850/0, E_0x14ff7b850/1;
S_0x14ff7be40 .scope module, "RegisterFile" "RegisterFile" 3 122, 7 3 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x14ff80980/d .functor BUFZ 64, L_0x14ff80800, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x14ff80980 .delay 64 (2000,2000,2000) L_0x14ff80980/d;
L_0x14ff80c90/d .functor BUFZ 64, L_0x14ff80a70, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x14ff80c90 .delay 64 (2000,2000,2000) L_0x14ff80c90/d;
v0x14ff7c100_0 .net "BusA", 63 0, L_0x14ff80980;  alias, 1 drivers
v0x14ff7c1d0_0 .net "BusB", 63 0, L_0x14ff80c90;  alias, 1 drivers
v0x14ff7c280_0 .net "BusW", 63 0, L_0x14ff80650;  alias, 1 drivers
v0x14ff7c330_0 .net "Clk", 0 0, v0x14ff7f920_0;  alias, 1 drivers
v0x14ff7c3e0_0 .net "RA", 4 0, L_0x14ff7fed0;  alias, 1 drivers
v0x14ff7c4c0_0 .net "RB", 4 0, L_0x14ff80170;  alias, 1 drivers
v0x14ff7c570_0 .net "RW", 4 0, L_0x14ff7fdb0;  alias, 1 drivers
v0x14ff7c620_0 .net "RegWr", 0 0, v0x14ff7dab0_0;  alias, 1 drivers
v0x14ff7c6c0_0 .net *"_ivl_0", 63 0, L_0x14ff80800;  1 drivers
v0x14ff7c7d0_0 .net *"_ivl_10", 6 0, L_0x14ff80bb0;  1 drivers
L_0x140060058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ff7c880_0 .net *"_ivl_13", 1 0, L_0x140060058;  1 drivers
v0x14ff7c930_0 .net *"_ivl_2", 6 0, L_0x14ff808a0;  1 drivers
L_0x140060010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14ff7c9e0_0 .net *"_ivl_5", 1 0, L_0x140060010;  1 drivers
v0x14ff7ca90_0 .net *"_ivl_8", 63 0, L_0x14ff80a70;  1 drivers
v0x14ff7cb40 .array "registers", 0 31, 63 0;
E_0x14ff7a420 .event negedge, v0x14ff7b150_0;
L_0x14ff80800 .array/port v0x14ff7cb40, L_0x14ff808a0;
L_0x14ff808a0 .concat [ 5 2 0 0], L_0x14ff7fed0, L_0x140060010;
L_0x14ff80a70 .array/port v0x14ff7cb40, L_0x14ff80bb0;
L_0x14ff80bb0 .concat [ 5 2 0 0], L_0x14ff80170, L_0x140060058;
S_0x14ff7cc60 .scope module, "SignExtender" "SignExtender" 3 87, 8 1 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 26 "InstructionBits";
    .port_info 1 /INPUT 3 "Control";
    .port_info 2 /OUTPUT 64 "Extended";
v0x14ff7ced0_0 .net "Control", 2 0, v0x14ff7dbe0_0;  alias, 1 drivers
v0x14ff7cf90_0 .var "Extended", 63 0;
v0x14ff7d050_0 .net "InstructionBits", 25 0, L_0x14ff803b0;  1 drivers
v0x14ff7d100_0 .var "extBit", 0 0;
E_0x14ff7ce70 .event edge, v0x14ff7ced0_0, v0x14ff7d050_0, v0x14ff7d100_0;
S_0x14ff7d1f0 .scope module, "control" "control" 3 67, 9 17 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x14ff7d570_0 .var "aluop", 3 0;
v0x14ff7d620_0 .var "alusrc", 0 0;
v0x14ff7d6b0_0 .var "branch", 0 0;
v0x14ff7d780_0 .var "mem2reg", 0 0;
v0x14ff7d810_0 .var "memread", 0 0;
v0x14ff7d8e0_0 .var "memwrite", 0 0;
v0x14ff7d990_0 .net "opcode", 10 0, L_0x14ff802d0;  alias, 1 drivers
v0x14ff7da20_0 .var "reg2loc", 0 0;
v0x14ff7dab0_0 .var "regwrite", 0 0;
v0x14ff7dbe0_0 .var "signop", 2 0;
v0x14ff7dc70_0 .var "uncond_branch", 0 0;
E_0x14ff7d520 .event edge, v0x14ff7d990_0;
S_0x14ff7ddf0 .scope module, "imem" "InstructionMemory" 3 62, 10 8 0, S_0x14ff79fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x14ff7dfb0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x14ff7dff0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x14ff7e1a0_0 .net "Address", 63 0, v0x14ff7e8e0_0;  alias, 1 drivers
v0x14ff7e270_0 .var "Data", 31 0;
E_0x14ff7e150 .event edge, v0x14ff7ba00_0;
    .scope S_0x14ff7ddf0;
T_3 ;
    %wait E_0x14ff7e150;
    %load/vec4 v0x14ff7e1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 2334065641, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 3538044555, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 3536506635, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 3534968715, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 3533430283, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 4160865257, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 4165059562, 0, 32;
    %store/vec4 v0x14ff7e270_0, 0, 32;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14ff7d1f0;
T_4 ;
    %wait E_0x14ff7d520;
    %load/vec4 v0x14ff7d990_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7dab0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14ff7d570_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14ff7d990_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ff7dbe0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14ff7cc60;
T_5 ;
    %wait E_0x14ff7ce70;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x14ff7d100_0, 0, 1;
    %load/vec4 v0x14ff7d100_0;
    %replicate 52;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.0 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x14ff7d100_0, 0, 1;
    %load/vec4 v0x14ff7d100_0;
    %replicate 55;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.2 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x14ff7d100_0, 0, 1;
    %load/vec4 v0x14ff7d100_0;
    %replicate 38;
    %load/vec4 v0x14ff7d050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.4 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x14ff7d100_0, 0, 1;
    %load/vec4 v0x14ff7d100_0;
    %replicate 45;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.6 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 16, 5, 4;
    %pad/u 64;
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.8 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.10 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 32;
    %pad/u 64;
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.12 ;
    %load/vec4 v0x14ff7ced0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x14ff7d050_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x14ff7cf90_0, 0, 64;
T_5.14 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14ff7a260;
T_6 ;
    %wait E_0x14ff7a4d0;
    %load/vec4 v0x14ff7a530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14ff7a5f0_0;
    %load/vec4 v0x14ff7a6a0_0;
    %and;
    %store/vec4 v0x14ff7a8f0_0, 0, 64;
    %jmp T_6.1;
T_6.1 ;
    %pop/vec4 1;
    %load/vec4 v0x14ff7a530_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14ff7a5f0_0;
    %load/vec4 v0x14ff7a6a0_0;
    %or;
    %store/vec4 v0x14ff7a8f0_0, 0, 64;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %load/vec4 v0x14ff7a530_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x14ff7a5f0_0;
    %load/vec4 v0x14ff7a6a0_0;
    %add;
    %store/vec4 v0x14ff7a8f0_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x14ff7a530_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x14ff7a5f0_0;
    %load/vec4 v0x14ff7a6a0_0;
    %sub;
    %store/vec4 v0x14ff7a8f0_0, 0, 64;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x14ff7a530_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x14ff7a6a0_0;
    %store/vec4 v0x14ff7a8f0_0, 0, 64;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0x14ff7a760_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7a9a0_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7a9a0_0, 0, 1;
T_6.11 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14ff7aac0;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x14ff7af10_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x14ff7afd0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x14ff7ad40;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x14ff7af10_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x14ff7afd0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x14ff7ad40;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x14ff7af10_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x14ff7afd0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x14ff7ad40;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x14ff7af10_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x14ff7afd0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x14ff7ad40;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x14ff7af10_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x14ff7afd0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x14ff7ad40;
    %join;
    %end;
    .thread T_7;
    .scope S_0x14ff7aac0;
T_8 ;
    %wait E_0x14ff7ad10;
    %load/vec4 v0x14ff7b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x14ff7b080_0;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x14ff7b4d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14ff7b330_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14ff7aac0;
T_9 ;
    %wait E_0x14ff7ad10;
    %load/vec4 v0x14ff7b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x14ff7b080_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
    %load/vec4 v0x14ff7b420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14ff7b080_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7b4d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14ff7be40;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14ff7cb40, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x14ff7be40;
T_11 ;
    %wait E_0x14ff7a420;
    %load/vec4 v0x14ff7c620_0;
    %load/vec4 v0x14ff7c570_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x14ff7c280_0;
    %load/vec4 v0x14ff7c570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x14ff7cb40, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14ff7b600;
T_12 ;
    %wait E_0x14ff7b850;
    %load/vec4 v0x14ff7bb70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14ff7bd00_0, 0, 64;
    %load/vec4 v0x14ff7bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14ff7ba00_0;
    %load/vec4 v0x14ff7bd00_0;
    %add;
    %store/vec4 v0x14ff7bac0_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14ff7b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14ff7b8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x14ff7ba00_0;
    %load/vec4 v0x14ff7bd00_0;
    %add;
    %store/vec4 v0x14ff7bac0_0, 0, 64;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x14ff7ba00_0;
    %addi 4, 0, 64;
    %store/vec4 v0x14ff7bac0_0, 0, 64;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x14ff7ba00_0;
    %addi 4, 0, 64;
    %store/vec4 v0x14ff7bac0_0, 0, 64;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14ff79fd0;
T_13 ;
    %wait E_0x14ff7a420;
    %load/vec4 v0x14ff7f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x14ff7eea0_0;
    %assign/vec4 v0x14ff7e8e0_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14ff7f6d0_0;
    %assign/vec4 v0x14ff7e8e0_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14ff5e670;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x14ff5e670;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7fa80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x14ff7fc70_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14ff7fba0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14ff7fd10_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7fa80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x14ff7fc70_0, 0, 64;
    %wait E_0x14ff7ad10;
    %wait E_0x14ff7a420;
    %wait E_0x14ff7ad10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ff7fa80_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x14ff7fb10_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x14ff7ad10;
    %wait E_0x14ff7a420;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x14ff7fb10_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x14ff7f9b0_0;
    %store/vec4 v0x14ff79d00_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x14ff79db0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x14ff79f20_0, 0, 257;
    %load/vec4 v0x14ff7fba0_0;
    %store/vec4 v0x14ff79e60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x14ff79b40;
    %join;
    %load/vec4 v0x14ff79e60_0;
    %store/vec4 v0x14ff7fba0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x14ff7fb10_0;
    %cmpi/u 96, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 97 "$display", "CurrentPC:%h", v0x14ff7fb10_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x14ff7f9b0_0;
    %store/vec4 v0x14ff79d00_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x14ff79db0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x14ff79f20_0, 0, 257;
    %load/vec4 v0x14ff7fba0_0;
    %store/vec4 v0x14ff79e60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x14ff79b40;
    %join;
    %load/vec4 v0x14ff79e60_0;
    %store/vec4 v0x14ff7fba0_0, 0, 8;
    %load/vec4 v0x14ff7fba0_0;
    %store/vec4 v0x14ff79aa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14ff6c2f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x14ff5e370;
    %join;
    %vpi_call 2 103 "$finish" {0 0 0};
    %load/vec4 v0x14ff7fba0_0;
    %store/vec4 v0x14ff79aa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x14ff6c2f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x14ff5e370;
    %join;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x14ff5e670;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ff7f920_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x14ff5e670;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x14ff7f920_0;
    %inv;
    %store/vec4 v0x14ff7f920_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x14ff7f920_0;
    %inv;
    %store/vec4 v0x14ff7f920_0, 0, 1;
    %load/vec4 v0x14ff7fd10_0;
    %addi 1, 0, 16;
    %store/vec4 v0x14ff7fd10_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14ff5e670;
T_18 ;
    %wait E_0x14ff4cef0;
    %load/vec4 v0x14ff7fd10_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 127 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPCLogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
