\section{\sc Skills}

{\bf{Digital Design}}: RTL Linting and CDC, Synthesis, Static Timing Analysis,\\
Logical Equivalence Checking, Gate Level Simulation, SRAM and ROM generation \\
{\bf{Computer Architecture:}} RISC-V ISA implementation, Cache Coherence\\
{\bf{CPU Benchmarking}}: Coremarks, Dhrystone, Whetstone, SPEC CPU 2017 \\
{\bf{Verification}}: Functional and Formal Verification (Assertions)\\
{\bf{Hardware Description Languages}}: Bluespec SystemVerilog, Verilog \\
{\bf{Imperative Programming Languages}}: C, C++ \\
{\bf{Scripting Languages}}: Python, TCL and Bash  \\
{\bf{EDA Tools}}: Cadence (Xcelium, Genus, Conformal LEC, Tempus, Incisive Metrics Center), \\
Synopsys(Spyglass), Mentor(QuestaSim, Oasys), Xilinx(Vivado), Intel(Quartus Prime), 
\\ TSMC(Memory Compilers), Verilator 

\endinput
