

================================================================
== Vitis HLS Report for 'compute_mac_sub'
================================================================
* Date:           Fri Mar 28 16:44:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       59|       59|  0.295 us|  0.295 us|   45|   45|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp_cmp_sub_h  |       57|       57|        23|          5|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    1160|    1402|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     630|    -|
|Register         |        -|     -|    1214|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2374|    2196|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_6_no_dsp_1_U158   |fadd_32ns_32ns_32_6_no_dsp_1   |        0|   0|  278|  411|    0|
    |fadd_32ns_32ns_32_6_no_dsp_1_U159   |fadd_32ns_32ns_32_6_no_dsp_1   |        0|   0|  278|  411|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U160  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U161  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U162  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U163  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |sitofp_32s_32_6_no_dsp_1_U164       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_6_no_dsp_1_U165       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  12| 1160| 1402|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |m_2_fu_356_p2                          |         +|   0|  0|  12|           4|           1|
    |w_ubias_1_fu_440_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_2_fu_449_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_3_fu_458_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_4_fu_467_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_5_fu_476_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_6_fu_485_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_7_fu_494_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_fu_431_p2                      |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln194_fu_350_p2                   |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 132|          54|          53|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1                   |   9|          2|    4|          8|
    |ap_sig_allocacmp_pout_temp_0_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_1_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_2_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_3_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_4_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_5_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_6_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_6_0_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_7_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_7_0_load_1  |   9|          2|   32|         64|
    |grp_fu_240_p0                          |  26|          5|   32|        160|
    |grp_fu_240_p1                          |  26|          5|   32|        160|
    |grp_fu_244_p0                          |  26|          5|   32|        160|
    |grp_fu_244_p1                          |  26|          5|   32|        160|
    |grp_fu_248_p0                          |  26|          5|   32|        160|
    |grp_fu_248_p1                          |  31|          6|   32|        192|
    |grp_fu_252_p0                          |  26|          5|   32|        160|
    |grp_fu_252_p1                          |  31|          6|   32|        192|
    |grp_fu_256_p0                          |  14|          3|   32|         96|
    |grp_fu_256_p1                          |  20|          4|   32|        128|
    |grp_fu_260_p0                          |  14|          3|   32|         96|
    |grp_fu_260_p1                          |  20|          4|   32|        128|
    |grp_fu_264_p0                          |  26|          5|   32|        160|
    |grp_fu_267_p0                          |  26|          5|   32|        160|
    |m_fu_96                                |   9|          2|    4|          8|
    |mro_s_0_blk_n                          |   9|          2|    1|          2|
    |pout_temp_0_0_fu_100                   |   9|          2|   32|         64|
    |pout_temp_1_0_fu_104                   |   9|          2|   32|         64|
    |pout_temp_2_0_fu_108                   |   9|          2|   32|         64|
    |pout_temp_3_0_fu_112                   |   9|          2|   32|         64|
    |pout_temp_4_0_fu_116                   |   9|          2|   32|         64|
    |pout_temp_5_0_fu_120                   |   9|          2|   32|         64|
    |pout_temp_6_0_fu_124                   |   9|          2|   32|         64|
    |pout_temp_7_0_fu_128                   |   9|          2|   32|         64|
    |xi_s_0_blk_n                           |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 630|        130| 1042|       3304|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |conv3_i13_i_1_reg_791                      |   4|   0|    5|          1|
    |conv3_i13_i_2_reg_796                      |   4|   0|    5|          1|
    |conv3_i13_i_3_reg_801                      |   4|   0|    5|          1|
    |conv3_i13_i_4_reg_806                      |   4|   0|    5|          1|
    |conv3_i13_i_5_reg_811                      |   4|   0|    5|          1|
    |conv3_i13_i_6_reg_816                      |   4|   0|    5|          1|
    |conv3_i13_i_7_reg_821                      |   4|   0|    5|          1|
    |conv3_i13_i_reg_786                        |   4|   0|    5|          1|
    |conv_1_reg_963                             |  32|   0|   32|          0|
    |conv_2_reg_968                             |  32|   0|   32|          0|
    |conv_3_reg_973                             |  32|   0|   32|          0|
    |conv_4_reg_978                             |  32|   0|   32|          0|
    |conv_5_reg_983                             |  32|   0|   32|          0|
    |conv_6_reg_988                             |  32|   0|   32|          0|
    |conv_7_reg_993                             |  32|   0|   32|          0|
    |conv_reg_958                               |  32|   0|   32|          0|
    |icmp_ln194_reg_826                         |   1|   0|    1|          0|
    |m_fu_96                                    |   4|   0|    4|          0|
    |mul1_reg_998                               |  32|   0|   32|          0|
    |mul20_1_reg_1003                           |  32|   0|   32|          0|
    |mul20_2_reg_1008                           |  32|   0|   32|          0|
    |mul20_3_reg_1013                           |  32|   0|   32|          0|
    |mul20_4_reg_1028                           |  32|   0|   32|          0|
    |mul20_5_reg_1033                           |  32|   0|   32|          0|
    |mul20_6_reg_1048                           |  32|   0|   32|          0|
    |mul20_7_reg_1053                           |  32|   0|   32|          0|
    |mul_1_reg_923                              |  32|   0|   32|          0|
    |mul_2_reg_928                              |  32|   0|   32|          0|
    |mul_3_reg_933                              |  32|   0|   32|          0|
    |mul_4_reg_938                              |  32|   0|   32|          0|
    |mul_5_reg_943                              |  32|   0|   32|          0|
    |mul_6_reg_948                              |  32|   0|   32|          0|
    |mul_7_reg_953                              |  32|   0|   32|          0|
    |mul_reg_918                                |  32|   0|   32|          0|
    |pout_temp_0_0_fu_100                       |  32|   0|   32|          0|
    |pout_temp_1_0_fu_104                       |  32|   0|   32|          0|
    |pout_temp_2_0_fu_108                       |  32|   0|   32|          0|
    |pout_temp_3_0_fu_112                       |  32|   0|   32|          0|
    |pout_temp_4_0_fu_116                       |  32|   0|   32|          0|
    |pout_temp_5_0_fu_120                       |  32|   0|   32|          0|
    |pout_temp_6_0_fu_124                       |  32|   0|   32|          0|
    |pout_temp_7_0_fu_128                       |  32|   0|   32|          0|
    |w_ubias_1_reg_843                          |   5|   0|    5|          0|
    |w_ubias_2_reg_848                          |   5|   0|    5|          0|
    |w_ubias_3_reg_853                          |   5|   0|    5|          0|
    |w_ubias_4_reg_858                          |   5|   0|    5|          0|
    |w_ubias_5_reg_863                          |   5|   0|    5|          0|
    |w_ubias_6_reg_868                          |   5|   0|    5|          0|
    |w_ubias_7_reg_873                          |   5|   0|    5|          0|
    |w_ubias_reg_838                            |   5|   0|    5|          0|
    |xi_val_reg_830                             |  32|   0|   32|          0|
    |icmp_ln194_reg_826                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1214|  32| 1159|          8|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_0      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_1      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_2      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_3      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_4      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_5      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_6      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_7      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|xi_s_0_dout      |   in|   32|     ap_fifo|           xi_s_0|       pointer|
|xi_s_0_empty_n   |   in|    1|     ap_fifo|           xi_s_0|       pointer|
|xi_s_0_read      |  out|    1|     ap_fifo|           xi_s_0|       pointer|
|mro_s_0_dout     |   in|   32|     ap_fifo|          mro_s_0|       pointer|
|mro_s_0_empty_n  |   in|    1|     ap_fifo|          mro_s_0|       pointer|
|mro_s_0_read     |  out|    1|     ap_fifo|          mro_s_0|       pointer|
|qzeros_0_val     |   in|    4|     ap_none|     qzeros_0_val|        scalar|
|qzeros_1_val     |   in|    4|     ap_none|     qzeros_1_val|        scalar|
|qzeros_2_val     |   in|    4|     ap_none|     qzeros_2_val|        scalar|
|qzeros_3_val     |   in|    4|     ap_none|     qzeros_3_val|        scalar|
|qzeros_4_val     |   in|    4|     ap_none|     qzeros_4_val|        scalar|
|qzeros_5_val     |   in|    4|     ap_none|     qzeros_5_val|        scalar|
|qzeros_6_val     |   in|    4|     ap_none|     qzeros_6_val|        scalar|
|qzeros_7_val     |   in|    4|     ap_none|     qzeros_7_val|        scalar|
|qscale_0_val     |   in|   32|     ap_none|     qscale_0_val|        scalar|
|qscale_1_val     |   in|   32|     ap_none|     qscale_1_val|        scalar|
|qscale_2_val     |   in|   32|     ap_none|     qscale_2_val|        scalar|
|qscale_3_val     |   in|   32|     ap_none|     qscale_3_val|        scalar|
|qscale_4_val     |   in|   32|     ap_none|     qscale_4_val|        scalar|
|qscale_5_val     |   in|   32|     ap_none|     qscale_5_val|        scalar|
|qscale_6_val     |   in|   32|     ap_none|     qscale_6_val|        scalar|
|qscale_7_val     |   in|   32|     ap_none|     qscale_7_val|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 5, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [src/awq_macro.cpp:194]   --->   Operation 26 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pout_temp_0_0 = alloca i32 1"   --->   Operation 27 'alloca' 'pout_temp_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pout_temp_1_0 = alloca i32 1"   --->   Operation 28 'alloca' 'pout_temp_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pout_temp_2_0 = alloca i32 1"   --->   Operation 29 'alloca' 'pout_temp_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pout_temp_3_0 = alloca i32 1"   --->   Operation 30 'alloca' 'pout_temp_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pout_temp_4_0 = alloca i32 1"   --->   Operation 31 'alloca' 'pout_temp_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pout_temp_5_0 = alloca i32 1"   --->   Operation 32 'alloca' 'pout_temp_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pout_temp_6_0 = alloca i32 1"   --->   Operation 33 'alloca' 'pout_temp_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pout_temp_7_0 = alloca i32 1"   --->   Operation 34 'alloca' 'pout_temp_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%qscale_7_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_7_val" [src/awq_macro.cpp:189]   --->   Operation 37 'read' 'qscale_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%qscale_6_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_6_val" [src/awq_macro.cpp:189]   --->   Operation 38 'read' 'qscale_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%qscale_5_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_5_val" [src/awq_macro.cpp:189]   --->   Operation 39 'read' 'qscale_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%qscale_4_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_4_val" [src/awq_macro.cpp:189]   --->   Operation 40 'read' 'qscale_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%qscale_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_3_val" [src/awq_macro.cpp:189]   --->   Operation 41 'read' 'qscale_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%qscale_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_2_val" [src/awq_macro.cpp:189]   --->   Operation 42 'read' 'qscale_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%qscale_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_1_val" [src/awq_macro.cpp:189]   --->   Operation 43 'read' 'qscale_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%qscale_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_0_val" [src/awq_macro.cpp:189]   --->   Operation 44 'read' 'qscale_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%qzeros_7_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_7_val" [src/awq_macro.cpp:189]   --->   Operation 45 'read' 'qzeros_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%qzeros_6_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_6_val" [src/awq_macro.cpp:189]   --->   Operation 46 'read' 'qzeros_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%qzeros_5_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_5_val" [src/awq_macro.cpp:189]   --->   Operation 47 'read' 'qzeros_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%qzeros_4_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_4_val" [src/awq_macro.cpp:189]   --->   Operation 48 'read' 'qzeros_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%qzeros_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_3_val" [src/awq_macro.cpp:189]   --->   Operation 49 'read' 'qzeros_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%qzeros_2_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_2_val" [src/awq_macro.cpp:189]   --->   Operation 50 'read' 'qzeros_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%qzeros_1_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_1_val" [src/awq_macro.cpp:189]   --->   Operation 51 'read' 'qzeros_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%qzeros_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_0_val" [src/awq_macro.cpp:189]   --->   Operation 52 'read' 'qzeros_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv3_i13_i = zext i4 %qzeros_0_val_read" [src/awq_macro.cpp:189]   --->   Operation 53 'zext' 'conv3_i13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv3_i13_i_1 = zext i4 %qzeros_1_val_read" [src/awq_macro.cpp:189]   --->   Operation 54 'zext' 'conv3_i13_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv3_i13_i_2 = zext i4 %qzeros_2_val_read" [src/awq_macro.cpp:189]   --->   Operation 55 'zext' 'conv3_i13_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv3_i13_i_3 = zext i4 %qzeros_3_val_read" [src/awq_macro.cpp:189]   --->   Operation 56 'zext' 'conv3_i13_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_i13_i_4 = zext i4 %qzeros_4_val_read" [src/awq_macro.cpp:189]   --->   Operation 57 'zext' 'conv3_i13_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_i13_i_5 = zext i4 %qzeros_5_val_read" [src/awq_macro.cpp:189]   --->   Operation 58 'zext' 'conv3_i13_i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_i13_i_6 = zext i4 %qzeros_6_val_read" [src/awq_macro.cpp:189]   --->   Operation 59 'zext' 'conv3_i13_i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv3_i13_i_7 = zext i4 %qzeros_7_val_read" [src/awq_macro.cpp:189]   --->   Operation 60 'zext' 'conv3_i13_i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_7_0"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_6_0"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_5_0"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_4_0"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_3_0"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_2_0"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_1_0"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %pout_temp_0_0"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln194 = store i4 0, i4 %m" [src/awq_macro.cpp:194]   --->   Operation 69 'store' 'store_ln194' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln194 = br void %lp_precompute" [src/awq_macro.cpp:194]   --->   Operation 70 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%m_1 = load i4 %m" [src/awq_macro.cpp:194]   --->   Operation 71 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%icmp_ln194 = icmp_eq  i4 %m_1, i4 8" [src/awq_macro.cpp:194]   --->   Operation 72 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%m_2 = add i4 %m_1, i4 1" [src/awq_macro.cpp:194]   --->   Operation 73 'add' 'm_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %lp_precompute.split, void %for.end28" [src/awq_macro.cpp:194]   --->   Operation 74 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln194 = store i4 %m_2, i4 %m" [src/awq_macro.cpp:194]   --->   Operation 75 'store' 'store_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 76 [1/1] ( I:1.82ns O:1.82ns )   --->   "%value = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mro_s_0" [src/awq_macro.cpp:201]   --->   Operation 76 'read' 'value' <Predicate = (!icmp_ln194)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %value" [src/awq_macro.cpp:98->src/awq_macro.cpp:201]   --->   Operation 77 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 16" [src/awq_macro.cpp:99->src/awq_macro.cpp:201]   --->   Operation 78 'partselect' 'tmp_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 4" [src/awq_macro.cpp:100->src/awq_macro.cpp:201]   --->   Operation 79 'partselect' 'tmp_2' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 20" [src/awq_macro.cpp:101->src/awq_macro.cpp:201]   --->   Operation 80 'partselect' 'tmp_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 8" [src/awq_macro.cpp:102->src/awq_macro.cpp:201]   --->   Operation 81 'partselect' 'tmp_4' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 24" [src/awq_macro.cpp:103->src/awq_macro.cpp:201]   --->   Operation 82 'partselect' 'tmp_5' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 12" [src/awq_macro.cpp:104->src/awq_macro.cpp:201]   --->   Operation 83 'partselect' 'tmp_6' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 28" [src/awq_macro.cpp:105->src/awq_macro.cpp:201]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] ( I:1.82ns O:1.82ns )   --->   "%xi_val = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %xi_s_0" [src/awq_macro.cpp:202]   --->   Operation 85 'read' 'xi_val' <Predicate = (!icmp_ln194)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %trunc_ln98" [src/awq_macro.cpp:215]   --->   Operation 86 'zext' 'zext_ln215' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%w_ubias = sub i5 %zext_ln215, i5 %conv3_i13_i" [src/awq_macro.cpp:215]   --->   Operation 87 'sub' 'w_ubias' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %tmp_1" [src/awq_macro.cpp:215]   --->   Operation 88 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%w_ubias_1 = sub i5 %zext_ln215_1, i5 %conv3_i13_i_1" [src/awq_macro.cpp:215]   --->   Operation 89 'sub' 'w_ubias_1' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i4 %tmp_2" [src/awq_macro.cpp:215]   --->   Operation 90 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.79ns)   --->   "%w_ubias_2 = sub i5 %zext_ln215_2, i5 %conv3_i13_i_2" [src/awq_macro.cpp:215]   --->   Operation 91 'sub' 'w_ubias_2' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i4 %tmp_3" [src/awq_macro.cpp:215]   --->   Operation 92 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.79ns)   --->   "%w_ubias_3 = sub i5 %zext_ln215_3, i5 %conv3_i13_i_3" [src/awq_macro.cpp:215]   --->   Operation 93 'sub' 'w_ubias_3' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i4 %tmp_4" [src/awq_macro.cpp:215]   --->   Operation 94 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%w_ubias_4 = sub i5 %zext_ln215_4, i5 %conv3_i13_i_4" [src/awq_macro.cpp:215]   --->   Operation 95 'sub' 'w_ubias_4' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i4 %tmp_5" [src/awq_macro.cpp:215]   --->   Operation 96 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%w_ubias_5 = sub i5 %zext_ln215_5, i5 %conv3_i13_i_5" [src/awq_macro.cpp:215]   --->   Operation 97 'sub' 'w_ubias_5' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i4 %tmp_6" [src/awq_macro.cpp:215]   --->   Operation 98 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%w_ubias_6 = sub i5 %zext_ln215_6, i5 %conv3_i13_i_6" [src/awq_macro.cpp:215]   --->   Operation 99 'sub' 'w_ubias_6' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i4 %tmp_7" [src/awq_macro.cpp:215]   --->   Operation 100 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%w_ubias_7 = sub i5 %zext_ln215_7, i5 %conv3_i13_i_7" [src/awq_macro.cpp:215]   --->   Operation 101 'sub' 'w_ubias_7' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 102 [5/5] (3.52ns)   --->   "%mul = fmul i32 %xi_val, i32 %qscale_0_val_read" [src/awq_macro.cpp:209]   --->   Operation 102 'fmul' 'mul' <Predicate = (!icmp_ln194)> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [5/5] (3.52ns)   --->   "%mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read" [src/awq_macro.cpp:209]   --->   Operation 103 'fmul' 'mul_1' <Predicate = (!icmp_ln194)> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [5/5] (3.17ns)   --->   "%mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read" [src/awq_macro.cpp:209]   --->   Operation 104 'fmul' 'mul_2' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [5/5] (3.17ns)   --->   "%mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read" [src/awq_macro.cpp:209]   --->   Operation 105 'fmul' 'mul_3' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i5 %w_ubias" [src/awq_macro.cpp:216]   --->   Operation 106 'sext' 'sext_ln216' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 107 [6/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 107 'sitofp' 'conv' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln216_1 = sext i5 %w_ubias_1" [src/awq_macro.cpp:216]   --->   Operation 108 'sext' 'sext_ln216_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 109 [6/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 109 'sitofp' 'conv_1' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 110 [4/5] (3.17ns)   --->   "%mul = fmul i32 %xi_val, i32 %qscale_0_val_read" [src/awq_macro.cpp:209]   --->   Operation 110 'fmul' 'mul' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [4/5] (3.17ns)   --->   "%mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read" [src/awq_macro.cpp:209]   --->   Operation 111 'fmul' 'mul_1' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [4/5] (3.17ns)   --->   "%mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read" [src/awq_macro.cpp:209]   --->   Operation 112 'fmul' 'mul_2' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [4/5] (3.17ns)   --->   "%mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read" [src/awq_macro.cpp:209]   --->   Operation 113 'fmul' 'mul_3' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [5/5] (3.52ns)   --->   "%mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read" [src/awq_macro.cpp:209]   --->   Operation 114 'fmul' 'mul_4' <Predicate = (!icmp_ln194)> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [5/5] (3.52ns)   --->   "%mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read" [src/awq_macro.cpp:209]   --->   Operation 115 'fmul' 'mul_5' <Predicate = (!icmp_ln194)> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [5/5] (3.17ns)   --->   "%mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read" [src/awq_macro.cpp:209]   --->   Operation 116 'fmul' 'mul_6' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [5/5] (3.17ns)   --->   "%mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read" [src/awq_macro.cpp:209]   --->   Operation 117 'fmul' 'mul_7' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [5/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 118 'sitofp' 'conv' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 119 [5/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 119 'sitofp' 'conv_1' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln216_2 = sext i5 %w_ubias_2" [src/awq_macro.cpp:216]   --->   Operation 120 'sext' 'sext_ln216_2' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 121 [6/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 121 'sitofp' 'conv_2' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln216_3 = sext i5 %w_ubias_3" [src/awq_macro.cpp:216]   --->   Operation 122 'sext' 'sext_ln216_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 123 [6/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 123 'sitofp' 'conv_3' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 124 [3/5] (3.17ns)   --->   "%mul = fmul i32 %xi_val, i32 %qscale_0_val_read" [src/awq_macro.cpp:209]   --->   Operation 124 'fmul' 'mul' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [3/5] (3.17ns)   --->   "%mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read" [src/awq_macro.cpp:209]   --->   Operation 125 'fmul' 'mul_1' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [3/5] (3.17ns)   --->   "%mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read" [src/awq_macro.cpp:209]   --->   Operation 126 'fmul' 'mul_2' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [3/5] (3.17ns)   --->   "%mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read" [src/awq_macro.cpp:209]   --->   Operation 127 'fmul' 'mul_3' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [4/5] (3.17ns)   --->   "%mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read" [src/awq_macro.cpp:209]   --->   Operation 128 'fmul' 'mul_4' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [4/5] (3.17ns)   --->   "%mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read" [src/awq_macro.cpp:209]   --->   Operation 129 'fmul' 'mul_5' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [4/5] (3.17ns)   --->   "%mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read" [src/awq_macro.cpp:209]   --->   Operation 130 'fmul' 'mul_6' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [4/5] (3.17ns)   --->   "%mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read" [src/awq_macro.cpp:209]   --->   Operation 131 'fmul' 'mul_7' <Predicate = (!icmp_ln194)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [4/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 132 'sitofp' 'conv' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 133 [4/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 133 'sitofp' 'conv_1' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 134 [5/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 134 'sitofp' 'conv_2' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 135 [5/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 135 'sitofp' 'conv_3' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln216_4 = sext i5 %w_ubias_4" [src/awq_macro.cpp:216]   --->   Operation 136 'sext' 'sext_ln216_4' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 137 [6/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 137 'sitofp' 'conv_4' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln216_5 = sext i5 %w_ubias_5" [src/awq_macro.cpp:216]   --->   Operation 138 'sext' 'sext_ln216_5' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_5 : Operation 139 [6/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 139 'sitofp' 'conv_5' <Predicate = (!icmp_ln194)> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 140 [2/5] (3.17ns)   --->   "%mul = fmul i32 %xi_val, i32 %qscale_0_val_read" [src/awq_macro.cpp:209]   --->   Operation 140 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [2/5] (3.17ns)   --->   "%mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read" [src/awq_macro.cpp:209]   --->   Operation 141 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [2/5] (3.17ns)   --->   "%mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read" [src/awq_macro.cpp:209]   --->   Operation 142 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [2/5] (3.17ns)   --->   "%mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read" [src/awq_macro.cpp:209]   --->   Operation 143 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [3/5] (3.17ns)   --->   "%mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read" [src/awq_macro.cpp:209]   --->   Operation 144 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [3/5] (3.17ns)   --->   "%mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read" [src/awq_macro.cpp:209]   --->   Operation 145 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [3/5] (3.17ns)   --->   "%mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read" [src/awq_macro.cpp:209]   --->   Operation 146 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/5] (3.17ns)   --->   "%mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read" [src/awq_macro.cpp:209]   --->   Operation 147 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [3/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 148 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 149 [3/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 149 'sitofp' 'conv_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 150 [4/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 150 'sitofp' 'conv_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 151 [4/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 151 'sitofp' 'conv_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 152 [5/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 152 'sitofp' 'conv_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 153 [5/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 153 'sitofp' 'conv_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln216_6 = sext i5 %w_ubias_6" [src/awq_macro.cpp:216]   --->   Operation 154 'sext' 'sext_ln216_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [6/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 155 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln216_7 = sext i5 %w_ubias_7" [src/awq_macro.cpp:216]   --->   Operation 156 'sext' 'sext_ln216_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [6/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 157 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 158 [1/5] (3.17ns)   --->   "%mul = fmul i32 %xi_val, i32 %qscale_0_val_read" [src/awq_macro.cpp:209]   --->   Operation 158 'fmul' 'mul' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/5] (3.17ns)   --->   "%mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read" [src/awq_macro.cpp:209]   --->   Operation 159 'fmul' 'mul_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/5] (3.17ns)   --->   "%mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read" [src/awq_macro.cpp:209]   --->   Operation 160 'fmul' 'mul_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/5] (3.17ns)   --->   "%mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read" [src/awq_macro.cpp:209]   --->   Operation 161 'fmul' 'mul_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/5] (3.17ns)   --->   "%mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read" [src/awq_macro.cpp:209]   --->   Operation 162 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/5] (3.17ns)   --->   "%mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read" [src/awq_macro.cpp:209]   --->   Operation 163 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/5] (3.17ns)   --->   "%mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read" [src/awq_macro.cpp:209]   --->   Operation 164 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [2/5] (3.17ns)   --->   "%mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read" [src/awq_macro.cpp:209]   --->   Operation 165 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 166 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 167 [2/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 167 'sitofp' 'conv_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 168 [3/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 168 'sitofp' 'conv_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 169 [3/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 169 'sitofp' 'conv_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 170 [4/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 170 'sitofp' 'conv_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 171 [4/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 171 'sitofp' 'conv_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 172 [5/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 172 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 173 [5/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 173 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 174 [1/5] (3.17ns)   --->   "%mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read" [src/awq_macro.cpp:209]   --->   Operation 174 'fmul' 'mul_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/5] (3.17ns)   --->   "%mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read" [src/awq_macro.cpp:209]   --->   Operation 175 'fmul' 'mul_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/5] (3.17ns)   --->   "%mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read" [src/awq_macro.cpp:209]   --->   Operation 176 'fmul' 'mul_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/5] (3.17ns)   --->   "%mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read" [src/awq_macro.cpp:209]   --->   Operation 177 'fmul' 'mul_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/6] (3.22ns)   --->   "%conv = sitofp i32 %sext_ln216" [src/awq_macro.cpp:216]   --->   Operation 178 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 179 [1/6] (3.22ns)   --->   "%conv_1 = sitofp i32 %sext_ln216_1" [src/awq_macro.cpp:216]   --->   Operation 179 'sitofp' 'conv_1' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 180 [2/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 180 'sitofp' 'conv_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 181 [2/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 181 'sitofp' 'conv_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 182 [3/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 182 'sitofp' 'conv_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 183 [3/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 183 'sitofp' 'conv_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 184 [4/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 184 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 185 [4/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 185 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 186 [1/6] (3.22ns)   --->   "%conv_2 = sitofp i32 %sext_ln216_2" [src/awq_macro.cpp:216]   --->   Operation 186 'sitofp' 'conv_2' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 187 [1/6] (3.22ns)   --->   "%conv_3 = sitofp i32 %sext_ln216_3" [src/awq_macro.cpp:216]   --->   Operation 187 'sitofp' 'conv_3' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 188 [2/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 188 'sitofp' 'conv_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 189 [2/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 189 'sitofp' 'conv_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 190 [3/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 190 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 191 [3/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 191 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.52>
ST_10 : Operation 192 [5/5] (3.52ns)   --->   "%mul1 = fmul i32 %mul, i32 %conv" [src/awq_macro.cpp:216]   --->   Operation 192 'fmul' 'mul1' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [5/5] (3.52ns)   --->   "%mul20_1 = fmul i32 %mul_1, i32 %conv_1" [src/awq_macro.cpp:216]   --->   Operation 193 'fmul' 'mul20_1' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [5/5] (3.17ns)   --->   "%mul20_2 = fmul i32 %mul_2, i32 %conv_2" [src/awq_macro.cpp:216]   --->   Operation 194 'fmul' 'mul20_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [5/5] (3.17ns)   --->   "%mul20_3 = fmul i32 %mul_3, i32 %conv_3" [src/awq_macro.cpp:216]   --->   Operation 195 'fmul' 'mul20_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/6] (3.22ns)   --->   "%conv_4 = sitofp i32 %sext_ln216_4" [src/awq_macro.cpp:216]   --->   Operation 196 'sitofp' 'conv_4' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 197 [1/6] (3.22ns)   --->   "%conv_5 = sitofp i32 %sext_ln216_5" [src/awq_macro.cpp:216]   --->   Operation 197 'sitofp' 'conv_5' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 198 [2/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 198 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 199 [2/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 199 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 200 [4/5] (3.17ns)   --->   "%mul1 = fmul i32 %mul, i32 %conv" [src/awq_macro.cpp:216]   --->   Operation 200 'fmul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [4/5] (3.17ns)   --->   "%mul20_1 = fmul i32 %mul_1, i32 %conv_1" [src/awq_macro.cpp:216]   --->   Operation 201 'fmul' 'mul20_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [4/5] (3.17ns)   --->   "%mul20_2 = fmul i32 %mul_2, i32 %conv_2" [src/awq_macro.cpp:216]   --->   Operation 202 'fmul' 'mul20_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/5] (3.17ns)   --->   "%mul20_3 = fmul i32 %mul_3, i32 %conv_3" [src/awq_macro.cpp:216]   --->   Operation 203 'fmul' 'mul20_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [5/5] (3.52ns)   --->   "%mul20_4 = fmul i32 %mul_4, i32 %conv_4" [src/awq_macro.cpp:216]   --->   Operation 204 'fmul' 'mul20_4' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/5] (3.52ns)   --->   "%mul20_5 = fmul i32 %mul_5, i32 %conv_5" [src/awq_macro.cpp:216]   --->   Operation 205 'fmul' 'mul20_5' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/6] (3.22ns)   --->   "%conv_6 = sitofp i32 %sext_ln216_6" [src/awq_macro.cpp:216]   --->   Operation 206 'sitofp' 'conv_6' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 207 [1/6] (3.22ns)   --->   "%conv_7 = sitofp i32 %sext_ln216_7" [src/awq_macro.cpp:216]   --->   Operation 207 'sitofp' 'conv_7' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.52>
ST_12 : Operation 208 [3/5] (3.17ns)   --->   "%mul1 = fmul i32 %mul, i32 %conv" [src/awq_macro.cpp:216]   --->   Operation 208 'fmul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/5] (3.17ns)   --->   "%mul20_1 = fmul i32 %mul_1, i32 %conv_1" [src/awq_macro.cpp:216]   --->   Operation 209 'fmul' 'mul20_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [3/5] (3.17ns)   --->   "%mul20_2 = fmul i32 %mul_2, i32 %conv_2" [src/awq_macro.cpp:216]   --->   Operation 210 'fmul' 'mul20_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [3/5] (3.17ns)   --->   "%mul20_3 = fmul i32 %mul_3, i32 %conv_3" [src/awq_macro.cpp:216]   --->   Operation 211 'fmul' 'mul20_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/5] (3.17ns)   --->   "%mul20_4 = fmul i32 %mul_4, i32 %conv_4" [src/awq_macro.cpp:216]   --->   Operation 212 'fmul' 'mul20_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [4/5] (3.17ns)   --->   "%mul20_5 = fmul i32 %mul_5, i32 %conv_5" [src/awq_macro.cpp:216]   --->   Operation 213 'fmul' 'mul20_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [5/5] (3.52ns)   --->   "%mul20_6 = fmul i32 %mul_6, i32 %conv_6" [src/awq_macro.cpp:216]   --->   Operation 214 'fmul' 'mul20_6' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [5/5] (3.52ns)   --->   "%mul20_7 = fmul i32 %mul_7, i32 %conv_7" [src/awq_macro.cpp:216]   --->   Operation 215 'fmul' 'mul20_7' <Predicate = true> <Delay = 3.52> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 216 [2/5] (3.17ns)   --->   "%mul1 = fmul i32 %mul, i32 %conv" [src/awq_macro.cpp:216]   --->   Operation 216 'fmul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/5] (3.17ns)   --->   "%mul20_1 = fmul i32 %mul_1, i32 %conv_1" [src/awq_macro.cpp:216]   --->   Operation 217 'fmul' 'mul20_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [2/5] (3.17ns)   --->   "%mul20_2 = fmul i32 %mul_2, i32 %conv_2" [src/awq_macro.cpp:216]   --->   Operation 218 'fmul' 'mul20_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [2/5] (3.17ns)   --->   "%mul20_3 = fmul i32 %mul_3, i32 %conv_3" [src/awq_macro.cpp:216]   --->   Operation 219 'fmul' 'mul20_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/5] (3.17ns)   --->   "%mul20_4 = fmul i32 %mul_4, i32 %conv_4" [src/awq_macro.cpp:216]   --->   Operation 220 'fmul' 'mul20_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [3/5] (3.17ns)   --->   "%mul20_5 = fmul i32 %mul_5, i32 %conv_5" [src/awq_macro.cpp:216]   --->   Operation 221 'fmul' 'mul20_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [4/5] (3.17ns)   --->   "%mul20_6 = fmul i32 %mul_6, i32 %conv_6" [src/awq_macro.cpp:216]   --->   Operation 222 'fmul' 'mul20_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [4/5] (3.17ns)   --->   "%mul20_7 = fmul i32 %mul_7, i32 %conv_7" [src/awq_macro.cpp:216]   --->   Operation 223 'fmul' 'mul20_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.17>
ST_14 : Operation 224 [1/5] (3.17ns)   --->   "%mul1 = fmul i32 %mul, i32 %conv" [src/awq_macro.cpp:216]   --->   Operation 224 'fmul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/5] (3.17ns)   --->   "%mul20_1 = fmul i32 %mul_1, i32 %conv_1" [src/awq_macro.cpp:216]   --->   Operation 225 'fmul' 'mul20_1' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/5] (3.17ns)   --->   "%mul20_2 = fmul i32 %mul_2, i32 %conv_2" [src/awq_macro.cpp:216]   --->   Operation 226 'fmul' 'mul20_2' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/5] (3.17ns)   --->   "%mul20_3 = fmul i32 %mul_3, i32 %conv_3" [src/awq_macro.cpp:216]   --->   Operation 227 'fmul' 'mul20_3' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [2/5] (3.17ns)   --->   "%mul20_4 = fmul i32 %mul_4, i32 %conv_4" [src/awq_macro.cpp:216]   --->   Operation 228 'fmul' 'mul20_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [2/5] (3.17ns)   --->   "%mul20_5 = fmul i32 %mul_5, i32 %conv_5" [src/awq_macro.cpp:216]   --->   Operation 229 'fmul' 'mul20_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [3/5] (3.17ns)   --->   "%mul20_6 = fmul i32 %mul_6, i32 %conv_6" [src/awq_macro.cpp:216]   --->   Operation 230 'fmul' 'mul20_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [3/5] (3.17ns)   --->   "%mul20_7 = fmul i32 %mul_7, i32 %conv_7" [src/awq_macro.cpp:216]   --->   Operation 231 'fmul' 'mul20_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.17>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%pout_temp_0_0_load = load i32 %pout_temp_0_0" [src/awq_macro.cpp:216]   --->   Operation 232 'load' 'pout_temp_0_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%pout_temp_1_0_load = load i32 %pout_temp_1_0" [src/awq_macro.cpp:216]   --->   Operation 233 'load' 'pout_temp_1_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [6/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 234 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [6/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 235 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/5] (3.17ns)   --->   "%mul20_4 = fmul i32 %mul_4, i32 %conv_4" [src/awq_macro.cpp:216]   --->   Operation 236 'fmul' 'mul20_4' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/5] (3.17ns)   --->   "%mul20_5 = fmul i32 %mul_5, i32 %conv_5" [src/awq_macro.cpp:216]   --->   Operation 237 'fmul' 'mul20_5' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [2/5] (3.17ns)   --->   "%mul20_6 = fmul i32 %mul_6, i32 %conv_6" [src/awq_macro.cpp:216]   --->   Operation 238 'fmul' 'mul20_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [2/5] (3.17ns)   --->   "%mul20_7 = fmul i32 %mul_7, i32 %conv_7" [src/awq_macro.cpp:216]   --->   Operation 239 'fmul' 'mul20_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.17>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%pout_temp_2_0_load = load i32 %pout_temp_2_0" [src/awq_macro.cpp:216]   --->   Operation 240 'load' 'pout_temp_2_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%pout_temp_3_0_load = load i32 %pout_temp_3_0" [src/awq_macro.cpp:216]   --->   Operation 241 'load' 'pout_temp_3_0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [5/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 242 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [5/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 243 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [6/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 244 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [6/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 245 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/5] (3.17ns)   --->   "%mul20_6 = fmul i32 %mul_6, i32 %conv_6" [src/awq_macro.cpp:216]   --->   Operation 246 'fmul' 'mul20_6' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/5] (3.17ns)   --->   "%mul20_7 = fmul i32 %mul_7, i32 %conv_7" [src/awq_macro.cpp:216]   --->   Operation 247 'fmul' 'mul20_7' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.94>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%pout_temp_4_0_load = load i32 %pout_temp_4_0" [src/awq_macro.cpp:216]   --->   Operation 248 'load' 'pout_temp_4_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%pout_temp_5_0_load = load i32 %pout_temp_5_0" [src/awq_macro.cpp:216]   --->   Operation 249 'load' 'pout_temp_5_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [4/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 250 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 251 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [5/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 252 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [5/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 253 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [6/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 254 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [6/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 255 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.94>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%pout_temp_6_0_load = load i32 %pout_temp_6_0" [src/awq_macro.cpp:216]   --->   Operation 256 'load' 'pout_temp_6_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%pout_temp_7_0_load = load i32 %pout_temp_7_0" [src/awq_macro.cpp:216]   --->   Operation 257 'load' 'pout_temp_7_0_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [3/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 258 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 259 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [4/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 260 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [4/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 261 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [5/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 262 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [5/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 263 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [6/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 264 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [6/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 265 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%pout_temp_0_0_load_1 = load i32 %pout_temp_0_0" [src/awq_macro.cpp:219]   --->   Operation 306 'load' 'pout_temp_0_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%pout_temp_1_0_load_1 = load i32 %pout_temp_1_0" [src/awq_macro.cpp:219]   --->   Operation 307 'load' 'pout_temp_1_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%pout_temp_2_0_load_1 = load i32 %pout_temp_2_0" [src/awq_macro.cpp:219]   --->   Operation 308 'load' 'pout_temp_2_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%pout_temp_3_0_load_1 = load i32 %pout_temp_3_0" [src/awq_macro.cpp:219]   --->   Operation 309 'load' 'pout_temp_3_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%pout_temp_4_0_load_1 = load i32 %pout_temp_4_0" [src/awq_macro.cpp:219]   --->   Operation 310 'load' 'pout_temp_4_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%pout_temp_5_0_load_1 = load i32 %pout_temp_5_0" [src/awq_macro.cpp:219]   --->   Operation 311 'load' 'pout_temp_5_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%pout_temp_6_0_load_1 = load i32 %pout_temp_6_0" [src/awq_macro.cpp:219]   --->   Operation 312 'load' 'pout_temp_6_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%pout_temp_7_0_load_1 = load i32 %pout_temp_7_0" [src/awq_macro.cpp:219]   --->   Operation 313 'load' 'pout_temp_7_0_load_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv = insertvalue i256 <undef>, i32 %pout_temp_0_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 314 'insertvalue' 'mrv' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_1 = insertvalue i256 %mrv, i32 %pout_temp_1_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 315 'insertvalue' 'mrv_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i32 %pout_temp_2_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 316 'insertvalue' 'mrv_2' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i32 %pout_temp_3_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 317 'insertvalue' 'mrv_3' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i32 %pout_temp_4_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 318 'insertvalue' 'mrv_4' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i32 %pout_temp_5_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 319 'insertvalue' 'mrv_5' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node ret_ln219)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i32 %pout_temp_6_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 320 'insertvalue' 'mrv_6' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node ret_ln219)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i32 %pout_temp_7_0_load_1" [src/awq_macro.cpp:219]   --->   Operation 321 'insertvalue' 'mrv_7' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.42ns) (out node of the LUT)   --->   "%ret_ln219 = ret i256 %mrv_7" [src/awq_macro.cpp:219]   --->   Operation 322 'ret' 'ret_ln219' <Predicate = (icmp_ln194)> <Delay = 0.42>

State 19 <SV = 18> <Delay = 2.94>
ST_19 : Operation 266 [2/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 267 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [3/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 268 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [3/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 269 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [4/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 270 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 271 [4/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 271 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [5/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 272 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [5/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 273 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 274 [1/6] (2.94ns)   --->   "%add = fadd i32 %pout_temp_0_0_load, i32 %mul1" [src/awq_macro.cpp:216]   --->   Operation 274 'fadd' 'add' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/6] (2.94ns)   --->   "%add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1" [src/awq_macro.cpp:216]   --->   Operation 275 'fadd' 'add_1' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [2/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 276 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [2/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 277 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [3/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 278 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [3/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 279 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [4/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 280 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [4/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 281 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_1, i32 %pout_temp_1_0" [src/awq_macro.cpp:216]   --->   Operation 282 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 283 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add, i32 %pout_temp_0_0" [src/awq_macro.cpp:216]   --->   Operation 283 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 284 [1/6] (2.94ns)   --->   "%add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2" [src/awq_macro.cpp:216]   --->   Operation 284 'fadd' 'add_2' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/6] (2.94ns)   --->   "%add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3" [src/awq_macro.cpp:216]   --->   Operation 285 'fadd' 'add_3' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [2/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 286 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [2/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 287 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [3/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 288 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [3/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 289 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_3, i32 %pout_temp_3_0" [src/awq_macro.cpp:216]   --->   Operation 290 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_2, i32 %pout_temp_2_0" [src/awq_macro.cpp:216]   --->   Operation 291 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 292 [1/6] (2.94ns)   --->   "%add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4" [src/awq_macro.cpp:216]   --->   Operation 292 'fadd' 'add_4' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/6] (2.94ns)   --->   "%add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5" [src/awq_macro.cpp:216]   --->   Operation 293 'fadd' 'add_5' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [2/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 294 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [2/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 295 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_5, i32 %pout_temp_5_0" [src/awq_macro.cpp:216]   --->   Operation 296 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>
ST_22 : Operation 297 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_4, i32 %pout_temp_4_0" [src/awq_macro.cpp:216]   --->   Operation 297 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:195]   --->   Operation 298 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%speclooptripcount_ln194 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/awq_macro.cpp:194]   --->   Operation 299 'speclooptripcount' 'speclooptripcount_ln194' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/awq_macro.cpp:194]   --->   Operation 300 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/6] (2.94ns)   --->   "%add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6" [src/awq_macro.cpp:216]   --->   Operation 301 'fadd' 'add_6' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 302 [1/6] (2.94ns)   --->   "%add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7" [src/awq_macro.cpp:216]   --->   Operation 302 'fadd' 'add_7' <Predicate = true> <Delay = 2.94> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_7, i32 %pout_temp_7_0" [src/awq_macro.cpp:216]   --->   Operation 303 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 304 [1/1] (0.42ns)   --->   "%store_ln216 = store i32 %add_6, i32 %pout_temp_6_0" [src/awq_macro.cpp:216]   --->   Operation 304 'store' 'store_ln216' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln194 = br void %lp_precompute" [src/awq_macro.cpp:194]   --->   Operation 305 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xi_s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mro_s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ qzeros_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qzeros_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                       (alloca           ) [ 010000000000000000000000]
pout_temp_0_0           (alloca           ) [ 011111111111111111111000]
pout_temp_1_0           (alloca           ) [ 011111111111111111111000]
pout_temp_2_0           (alloca           ) [ 011111111111111111111100]
pout_temp_3_0           (alloca           ) [ 011111111111111111111100]
pout_temp_4_0           (alloca           ) [ 011111111111111111111110]
pout_temp_5_0           (alloca           ) [ 011111111111111111111110]
pout_temp_6_0           (alloca           ) [ 011111111111111111111111]
pout_temp_7_0           (alloca           ) [ 011111111111111111111111]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000]
qscale_7_val_read       (read             ) [ 011111111000000000000000]
qscale_6_val_read       (read             ) [ 011111111000000000000000]
qscale_5_val_read       (read             ) [ 011111111000000000000000]
qscale_4_val_read       (read             ) [ 011111111000000000000000]
qscale_3_val_read       (read             ) [ 011111110000000000000000]
qscale_2_val_read       (read             ) [ 011111110000000000000000]
qscale_1_val_read       (read             ) [ 011111110000000000000000]
qscale_0_val_read       (read             ) [ 011111110000000000000000]
qzeros_7_val_read       (read             ) [ 000000000000000000000000]
qzeros_6_val_read       (read             ) [ 000000000000000000000000]
qzeros_5_val_read       (read             ) [ 000000000000000000000000]
qzeros_4_val_read       (read             ) [ 000000000000000000000000]
qzeros_3_val_read       (read             ) [ 000000000000000000000000]
qzeros_2_val_read       (read             ) [ 000000000000000000000000]
qzeros_1_val_read       (read             ) [ 000000000000000000000000]
qzeros_0_val_read       (read             ) [ 000000000000000000000000]
conv3_i13_i             (zext             ) [ 001000000000000000000000]
conv3_i13_i_1           (zext             ) [ 001000000000000000000000]
conv3_i13_i_2           (zext             ) [ 001000000000000000000000]
conv3_i13_i_3           (zext             ) [ 001000000000000000000000]
conv3_i13_i_4           (zext             ) [ 001000000000000000000000]
conv3_i13_i_5           (zext             ) [ 001000000000000000000000]
conv3_i13_i_6           (zext             ) [ 001000000000000000000000]
conv3_i13_i_7           (zext             ) [ 001000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000]
store_ln194             (store            ) [ 000000000000000000000000]
br_ln194                (br               ) [ 000000000000000000000000]
m_1                     (load             ) [ 000000000000000000000000]
icmp_ln194              (icmp             ) [ 011111111111111111100000]
m_2                     (add              ) [ 000000000000000000000000]
br_ln194                (br               ) [ 000000000000000000000000]
store_ln194             (store            ) [ 000000000000000000000000]
value                   (read             ) [ 000000000000000000000000]
trunc_ln98              (trunc            ) [ 000000000000000000000000]
tmp_1                   (partselect       ) [ 000000000000000000000000]
tmp_2                   (partselect       ) [ 000000000000000000000000]
tmp_3                   (partselect       ) [ 000000000000000000000000]
tmp_4                   (partselect       ) [ 000000000000000000000000]
tmp_5                   (partselect       ) [ 000000000000000000000000]
tmp_6                   (partselect       ) [ 000000000000000000000000]
tmp_7                   (partselect       ) [ 000000000000000000000000]
xi_val                  (read             ) [ 011111111000000000000000]
zext_ln215              (zext             ) [ 000000000000000000000000]
w_ubias                 (sub              ) [ 000100000000000000000000]
zext_ln215_1            (zext             ) [ 000000000000000000000000]
w_ubias_1               (sub              ) [ 000100000000000000000000]
zext_ln215_2            (zext             ) [ 000000000000000000000000]
w_ubias_2               (sub              ) [ 000110000000000000000000]
zext_ln215_3            (zext             ) [ 000000000000000000000000]
w_ubias_3               (sub              ) [ 000110000000000000000000]
zext_ln215_4            (zext             ) [ 000000000000000000000000]
w_ubias_4               (sub              ) [ 000111000000000000000000]
zext_ln215_5            (zext             ) [ 000000000000000000000000]
w_ubias_5               (sub              ) [ 000111000000000000000000]
zext_ln215_6            (zext             ) [ 000000000000000000000000]
w_ubias_6               (sub              ) [ 010111100000000000000000]
zext_ln215_7            (zext             ) [ 000000000000000000000000]
w_ubias_7               (sub              ) [ 010111100000000000000000]
sext_ln216              (sext             ) [ 011111111000000000000000]
sext_ln216_1            (sext             ) [ 011111111000000000000000]
sext_ln216_2            (sext             ) [ 011111111100000000000000]
sext_ln216_3            (sext             ) [ 011111111100000000000000]
sext_ln216_4            (sext             ) [ 011111111110000000000000]
sext_ln216_5            (sext             ) [ 011111111110000000000000]
sext_ln216_6            (sext             ) [ 011111011111000000000000]
sext_ln216_7            (sext             ) [ 011111011111000000000000]
mul                     (fmul             ) [ 011111001111111000000000]
mul_1                   (fmul             ) [ 011111001111111000000000]
mul_2                   (fmul             ) [ 011111001111111000000000]
mul_3                   (fmul             ) [ 011111001111111000000000]
mul_4                   (fmul             ) [ 011111000111111100000000]
mul_5                   (fmul             ) [ 011111000111111100000000]
mul_6                   (fmul             ) [ 011111000111111110000000]
mul_7                   (fmul             ) [ 011111000111111110000000]
conv                    (sitofp           ) [ 011111000111111000000000]
conv_1                  (sitofp           ) [ 011111000111111000000000]
conv_2                  (sitofp           ) [ 011111000011111000000000]
conv_3                  (sitofp           ) [ 011111000011111000000000]
conv_4                  (sitofp           ) [ 011111000001111100000000]
conv_5                  (sitofp           ) [ 011111000001111100000000]
conv_6                  (sitofp           ) [ 011111000000111110000000]
conv_7                  (sitofp           ) [ 011111000000111110000000]
mul1                    (fmul             ) [ 011111000000000111111000]
mul20_1                 (fmul             ) [ 011111000000000111111000]
mul20_2                 (fmul             ) [ 011111000000000111111100]
mul20_3                 (fmul             ) [ 011111000000000111111100]
pout_temp_0_0_load      (load             ) [ 011111000000000011111000]
pout_temp_1_0_load      (load             ) [ 011111000000000011111000]
mul20_4                 (fmul             ) [ 011111000000000011111110]
mul20_5                 (fmul             ) [ 011111000000000011111110]
pout_temp_2_0_load      (load             ) [ 011111000000000001111100]
pout_temp_3_0_load      (load             ) [ 011111000000000001111100]
mul20_6                 (fmul             ) [ 011111000000000001111111]
mul20_7                 (fmul             ) [ 011111000000000001111111]
pout_temp_4_0_load      (load             ) [ 011111000000000000111110]
pout_temp_5_0_load      (load             ) [ 011111000000000000111110]
pout_temp_6_0_load      (load             ) [ 011111000000000000011111]
pout_temp_7_0_load      (load             ) [ 011111000000000000011111]
add                     (fadd             ) [ 000000000000000000000000]
add_1                   (fadd             ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
add_2                   (fadd             ) [ 000000000000000000000000]
add_3                   (fadd             ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
add_4                   (fadd             ) [ 000000000000000000000000]
add_5                   (fadd             ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
specpipeline_ln195      (specpipeline     ) [ 000000000000000000000000]
speclooptripcount_ln194 (speclooptripcount) [ 000000000000000000000000]
specloopname_ln194      (specloopname     ) [ 000000000000000000000000]
add_6                   (fadd             ) [ 000000000000000000000000]
add_7                   (fadd             ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
store_ln216             (store            ) [ 000000000000000000000000]
br_ln194                (br               ) [ 000000000000000000000000]
pout_temp_0_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_1_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_2_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_3_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_4_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_5_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_6_0_load_1    (load             ) [ 000000000000000000000000]
pout_temp_7_0_load_1    (load             ) [ 000000000000000000000000]
mrv                     (insertvalue      ) [ 000000000000000000000000]
mrv_1                   (insertvalue      ) [ 000000000000000000000000]
mrv_2                   (insertvalue      ) [ 000000000000000000000000]
mrv_3                   (insertvalue      ) [ 000000000000000000000000]
mrv_4                   (insertvalue      ) [ 000000000000000000000000]
mrv_5                   (insertvalue      ) [ 000000000000000000000000]
mrv_6                   (insertvalue      ) [ 000000000000000000000000]
mrv_7                   (insertvalue      ) [ 000000000000000000000000]
ret_ln219               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xi_s_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi_s_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mro_s_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mro_s_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="qzeros_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="qzeros_1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="qzeros_2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="qzeros_3_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_3_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="qzeros_4_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_4_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="qzeros_5_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_5_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="qzeros_6_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_6_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="qzeros_7_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qzeros_7_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="qscale_0_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_0_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="qscale_1_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_1_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="qscale_2_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_2_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="qscale_3_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_3_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="qscale_4_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_4_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="qscale_5_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_5_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="qscale_6_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_6_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="qscale_7_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale_7_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="m_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pout_temp_0_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_0_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="pout_temp_1_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_1_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pout_temp_2_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_2_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="pout_temp_3_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_3_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pout_temp_4_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_4_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pout_temp_5_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_5_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pout_temp_6_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_6_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pout_temp_7_0_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pout_temp_7_0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="qscale_7_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_7_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="qscale_6_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_6_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="qscale_5_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_5_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="qscale_4_val_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_4_val_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="qscale_3_val_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_3_val_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="qscale_2_val_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_2_val_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="qscale_1_val_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_1_val_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="qscale_0_val_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale_0_val_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="qzeros_7_val_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_7_val_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="qzeros_6_val_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_6_val_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="qzeros_5_val_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_5_val_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="qzeros_4_val_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_4_val_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="qzeros_3_val_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_3_val_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="qzeros_2_val_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_2_val_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="qzeros_1_val_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_1_val_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="qzeros_0_val_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qzeros_0_val_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="value_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xi_val_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xi_val/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/15 add_2/16 add_4/17 add_6/18 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_1/15 add_3/16 add_5/17 add_7/18 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_4/4 mul1/10 mul20_4/11 mul20_6/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 mul_5/4 mul20_1/10 mul20_5/11 mul20_7/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/3 mul_6/4 mul20_2/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/3 mul_7/4 mul20_3/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/3 conv_2/4 conv_4/5 conv_6/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_1/3 conv_3/4 conv_5/5 conv_7/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv3_i13_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv3_i13_i_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv3_i13_i_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv3_i13_i_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv3_i13_i_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv3_i13_i_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_5/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv3_i13_i_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv3_i13_i_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i_7/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln0_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln0_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln194_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="m_1_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln194_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="m_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln194_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln98_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln215_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="w_ubias_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="1"/>
<pin id="434" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln215_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="w_ubias_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="1"/>
<pin id="443" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln215_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="w_ubias_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="1"/>
<pin id="452" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln215_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="w_ubias_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="1"/>
<pin id="461" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln215_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="w_ubias_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="1"/>
<pin id="470" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_4/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln215_5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="w_ubias_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="1"/>
<pin id="479" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_5/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln215_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="w_ubias_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="1"/>
<pin id="488" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_6/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln215_7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="w_ubias_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="1"/>
<pin id="497" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="w_ubias_7/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln216_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln216_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_1/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln216_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="2"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_2/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln216_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="2"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_3/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln216_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="3"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_4/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln216_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="3"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_5/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln216_6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="4"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_6/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln216_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="4"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln216_7/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="pout_temp_0_0_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="14"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_0_0_load/15 "/>
</bind>
</comp>

<comp id="535" class="1004" name="pout_temp_1_0_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="14"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_1_0_load/15 "/>
</bind>
</comp>

<comp id="539" class="1004" name="pout_temp_2_0_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="15"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_2_0_load/16 "/>
</bind>
</comp>

<comp id="543" class="1004" name="pout_temp_3_0_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="15"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_3_0_load/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="pout_temp_4_0_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="16"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_4_0_load/17 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pout_temp_5_0_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="16"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_5_0_load/17 "/>
</bind>
</comp>

<comp id="555" class="1004" name="pout_temp_6_0_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="17"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_6_0_load/18 "/>
</bind>
</comp>

<comp id="559" class="1004" name="pout_temp_7_0_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="17"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_7_0_load/18 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln216_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="19"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/20 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln216_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="19"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/20 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln216_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="20"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/21 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln216_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="20"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/21 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln216_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="21"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/22 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln216_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="21"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln216_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="22"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/23 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln216_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="22"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/23 "/>
</bind>
</comp>

<comp id="603" class="1004" name="pout_temp_0_0_load_1_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="17"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_0_0_load_1/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="pout_temp_1_0_load_1_load_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="17"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_1_0_load_1/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="pout_temp_2_0_load_1_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="17"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_2_0_load_1/18 "/>
</bind>
</comp>

<comp id="612" class="1004" name="pout_temp_3_0_load_1_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="17"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_3_0_load_1/18 "/>
</bind>
</comp>

<comp id="615" class="1004" name="pout_temp_4_0_load_1_load_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="17"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_4_0_load_1/18 "/>
</bind>
</comp>

<comp id="618" class="1004" name="pout_temp_5_0_load_1_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="17"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_5_0_load_1/18 "/>
</bind>
</comp>

<comp id="621" class="1004" name="pout_temp_6_0_load_1_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="17"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_6_0_load_1/18 "/>
</bind>
</comp>

<comp id="624" class="1004" name="pout_temp_7_0_load_1_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="17"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pout_temp_7_0_load_1/18 "/>
</bind>
</comp>

<comp id="627" class="1004" name="mrv_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="256" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="mrv_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="256" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/18 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mrv_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="256" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mrv_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="256" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/18 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mrv_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="256" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/18 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mrv_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="256" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/18 "/>
</bind>
</comp>

<comp id="663" class="1004" name="mrv_6_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="256" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/18 "/>
</bind>
</comp>

<comp id="669" class="1004" name="mrv_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="256" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/18 "/>
</bind>
</comp>

<comp id="675" class="1005" name="m_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="682" class="1005" name="pout_temp_0_0_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_0_0 "/>
</bind>
</comp>

<comp id="690" class="1005" name="pout_temp_1_0_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_1_0 "/>
</bind>
</comp>

<comp id="698" class="1005" name="pout_temp_2_0_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_2_0 "/>
</bind>
</comp>

<comp id="706" class="1005" name="pout_temp_3_0_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_3_0 "/>
</bind>
</comp>

<comp id="714" class="1005" name="pout_temp_4_0_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_4_0 "/>
</bind>
</comp>

<comp id="722" class="1005" name="pout_temp_5_0_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_5_0 "/>
</bind>
</comp>

<comp id="730" class="1005" name="pout_temp_6_0_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_6_0 "/>
</bind>
</comp>

<comp id="738" class="1005" name="pout_temp_7_0_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pout_temp_7_0 "/>
</bind>
</comp>

<comp id="746" class="1005" name="qscale_7_val_read_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="qscale_7_val_read "/>
</bind>
</comp>

<comp id="751" class="1005" name="qscale_6_val_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="3"/>
<pin id="753" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="qscale_6_val_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="qscale_5_val_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="3"/>
<pin id="758" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="qscale_5_val_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="qscale_4_val_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="3"/>
<pin id="763" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="qscale_4_val_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="qscale_3_val_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2"/>
<pin id="768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qscale_3_val_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="qscale_2_val_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2"/>
<pin id="773" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qscale_2_val_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="qscale_1_val_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2"/>
<pin id="778" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qscale_1_val_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="qscale_0_val_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="2"/>
<pin id="783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="qscale_0_val_read "/>
</bind>
</comp>

<comp id="786" class="1005" name="conv3_i13_i_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="1"/>
<pin id="788" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i "/>
</bind>
</comp>

<comp id="791" class="1005" name="conv3_i13_i_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="1"/>
<pin id="793" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="conv3_i13_i_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="1"/>
<pin id="798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="conv3_i13_i_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="conv3_i13_i_4_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_4 "/>
</bind>
</comp>

<comp id="811" class="1005" name="conv3_i13_i_5_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_5 "/>
</bind>
</comp>

<comp id="816" class="1005" name="conv3_i13_i_6_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_6 "/>
</bind>
</comp>

<comp id="821" class="1005" name="conv3_i13_i_7_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="1"/>
<pin id="823" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i13_i_7 "/>
</bind>
</comp>

<comp id="826" class="1005" name="icmp_ln194_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln194 "/>
</bind>
</comp>

<comp id="830" class="1005" name="xi_val_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xi_val "/>
</bind>
</comp>

<comp id="838" class="1005" name="w_ubias_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="1"/>
<pin id="840" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_ubias "/>
</bind>
</comp>

<comp id="843" class="1005" name="w_ubias_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_ubias_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="w_ubias_2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="2"/>
<pin id="850" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="w_ubias_2 "/>
</bind>
</comp>

<comp id="853" class="1005" name="w_ubias_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="2"/>
<pin id="855" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="w_ubias_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="w_ubias_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="3"/>
<pin id="860" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="w_ubias_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="w_ubias_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="3"/>
<pin id="865" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="w_ubias_5 "/>
</bind>
</comp>

<comp id="868" class="1005" name="w_ubias_6_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="5" slack="4"/>
<pin id="870" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="w_ubias_6 "/>
</bind>
</comp>

<comp id="873" class="1005" name="w_ubias_7_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="4"/>
<pin id="875" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="w_ubias_7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="sext_ln216_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln216_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="sext_ln216_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="sext_ln216_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln216_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sext_ln216_5_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_5 "/>
</bind>
</comp>

<comp id="908" class="1005" name="sext_ln216_6_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_6 "/>
</bind>
</comp>

<comp id="913" class="1005" name="sext_ln216_7_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln216_7 "/>
</bind>
</comp>

<comp id="918" class="1005" name="mul_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="3"/>
<pin id="920" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="923" class="1005" name="mul_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="3"/>
<pin id="925" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="mul_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="3"/>
<pin id="930" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="mul_3_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="3"/>
<pin id="935" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="mul_4_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="3"/>
<pin id="940" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="943" class="1005" name="mul_5_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="3"/>
<pin id="945" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="948" class="1005" name="mul_6_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="4"/>
<pin id="950" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="953" class="1005" name="mul_7_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="4"/>
<pin id="955" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="958" class="1005" name="conv_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="2"/>
<pin id="960" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="963" class="1005" name="conv_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="2"/>
<pin id="965" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="conv_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2 "/>
</bind>
</comp>

<comp id="973" class="1005" name="conv_3_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_3 "/>
</bind>
</comp>

<comp id="978" class="1005" name="conv_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_4 "/>
</bind>
</comp>

<comp id="983" class="1005" name="conv_5_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_5 "/>
</bind>
</comp>

<comp id="988" class="1005" name="conv_6_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_6 "/>
</bind>
</comp>

<comp id="993" class="1005" name="conv_7_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_7 "/>
</bind>
</comp>

<comp id="998" class="1005" name="mul1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="mul20_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="mul20_2_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="2"/>
<pin id="1010" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_2 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="mul20_3_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_3 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="pout_temp_0_0_load_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_0_0_load "/>
</bind>
</comp>

<comp id="1023" class="1005" name="pout_temp_1_0_load_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_1_0_load "/>
</bind>
</comp>

<comp id="1028" class="1005" name="mul20_4_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="2"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_4 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="mul20_5_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="2"/>
<pin id="1035" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_5 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="pout_temp_2_0_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_2_0_load "/>
</bind>
</comp>

<comp id="1043" class="1005" name="pout_temp_3_0_load_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_3_0_load "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mul20_6_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="2"/>
<pin id="1050" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_6 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="mul20_7_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="2"/>
<pin id="1055" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul20_7 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="pout_temp_4_0_load_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_4_0_load "/>
</bind>
</comp>

<comp id="1063" class="1005" name="pout_temp_5_0_load_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_5_0_load "/>
</bind>
</comp>

<comp id="1068" class="1005" name="pout_temp_6_0_load_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_6_0_load "/>
</bind>
</comp>

<comp id="1073" class="1005" name="pout_temp_7_0_load_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pout_temp_7_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="273"><net_src comp="222" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="216" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="210" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="204" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="198" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="192" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="186" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="180" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="228" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="228" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="228" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="228" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="228" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="228" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="228" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="66" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="228" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="367" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="371" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="379" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="387" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="395" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="403" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="411" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="419" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="567"><net_src comp="244" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="240" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="244" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="240" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="244" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="240" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="244" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="240" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="603" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="606" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="609" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="612" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="615" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="618" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="621" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="624" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="96" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="685"><net_src comp="100" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="693"><net_src comp="104" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="701"><net_src comp="108" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="709"><net_src comp="112" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="717"><net_src comp="116" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="725"><net_src comp="120" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="733"><net_src comp="124" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="741"><net_src comp="128" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="749"><net_src comp="132" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="754"><net_src comp="138" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="759"><net_src comp="144" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="764"><net_src comp="150" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="769"><net_src comp="156" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="774"><net_src comp="162" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="779"><net_src comp="168" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="784"><net_src comp="174" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="789"><net_src comp="270" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="794"><net_src comp="274" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="799"><net_src comp="278" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="804"><net_src comp="282" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="809"><net_src comp="286" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="814"><net_src comp="290" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="819"><net_src comp="294" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="824"><net_src comp="298" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="829"><net_src comp="350" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="234" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="841"><net_src comp="431" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="846"><net_src comp="440" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="851"><net_src comp="449" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="856"><net_src comp="458" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="861"><net_src comp="467" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="866"><net_src comp="476" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="871"><net_src comp="485" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="876"><net_src comp="494" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="881"><net_src comp="499" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="886"><net_src comp="503" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="891"><net_src comp="507" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="896"><net_src comp="511" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="901"><net_src comp="515" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="906"><net_src comp="519" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="911"><net_src comp="523" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="916"><net_src comp="527" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="921"><net_src comp="248" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="926"><net_src comp="252" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="931"><net_src comp="256" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="936"><net_src comp="260" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="941"><net_src comp="248" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="946"><net_src comp="252" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="951"><net_src comp="256" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="956"><net_src comp="260" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="961"><net_src comp="264" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="966"><net_src comp="267" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="971"><net_src comp="264" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="976"><net_src comp="267" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="981"><net_src comp="264" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="986"><net_src comp="267" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="991"><net_src comp="264" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="996"><net_src comp="267" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1001"><net_src comp="248" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1006"><net_src comp="252" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1011"><net_src comp="256" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1016"><net_src comp="260" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1021"><net_src comp="531" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1026"><net_src comp="535" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1031"><net_src comp="248" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1036"><net_src comp="252" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1041"><net_src comp="539" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1046"><net_src comp="543" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1051"><net_src comp="248" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1056"><net_src comp="252" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1061"><net_src comp="547" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1066"><net_src comp="551" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1071"><net_src comp="555" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1076"><net_src comp="559" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xi_s_0 | {}
	Port: mro_s_0 | {}
 - Input state : 
	Port: compute_mac_sub : xi_s_0 | {2 }
	Port: compute_mac_sub : mro_s_0 | {2 }
	Port: compute_mac_sub : qzeros_0_val | {1 }
	Port: compute_mac_sub : qzeros_1_val | {1 }
	Port: compute_mac_sub : qzeros_2_val | {1 }
	Port: compute_mac_sub : qzeros_3_val | {1 }
	Port: compute_mac_sub : qzeros_4_val | {1 }
	Port: compute_mac_sub : qzeros_5_val | {1 }
	Port: compute_mac_sub : qzeros_6_val | {1 }
	Port: compute_mac_sub : qzeros_7_val | {1 }
	Port: compute_mac_sub : qscale_0_val | {1 }
	Port: compute_mac_sub : qscale_1_val | {1 }
	Port: compute_mac_sub : qscale_2_val | {1 }
	Port: compute_mac_sub : qscale_3_val | {1 }
	Port: compute_mac_sub : qscale_4_val | {1 }
	Port: compute_mac_sub : qscale_5_val | {1 }
	Port: compute_mac_sub : qscale_6_val | {1 }
	Port: compute_mac_sub : qscale_7_val | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln194 : 1
		m_1 : 1
		icmp_ln194 : 2
		m_2 : 2
		br_ln194 : 3
		store_ln194 : 3
	State 2
		zext_ln215 : 1
		w_ubias : 2
		zext_ln215_1 : 1
		w_ubias_1 : 2
		zext_ln215_2 : 1
		w_ubias_2 : 2
		zext_ln215_3 : 1
		w_ubias_3 : 2
		zext_ln215_4 : 1
		w_ubias_4 : 2
		zext_ln215_5 : 1
		w_ubias_5 : 2
		zext_ln215_6 : 1
		w_ubias_6 : 2
		zext_ln215_7 : 1
		w_ubias_7 : 2
	State 3
		conv : 1
		conv_1 : 1
	State 4
		conv_2 : 1
		conv_3 : 1
	State 5
		conv_4 : 1
		conv_5 : 1
	State 6
		conv_6 : 1
		conv_7 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		add : 1
		add_1 : 1
	State 16
		add_2 : 1
		add_3 : 1
	State 17
		add_4 : 1
		add_5 : 1
	State 18
		add_6 : 1
		add_7 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		ret_ln219 : 9
	State 19
	State 20
		store_ln216 : 1
		store_ln216 : 1
	State 21
		store_ln216 : 1
		store_ln216 : 1
	State 22
		store_ln216 : 1
		store_ln216 : 1
	State 23
		store_ln216 : 1
		store_ln216 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_240          |    0    |   278   |   411   |
|          |           grp_fu_244          |    0    |   278   |   411   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_248          |    3    |   151   |   145   |
|   fmul   |           grp_fu_252          |    3    |   151   |   145   |
|          |           grp_fu_256          |    3    |   151   |   145   |
|          |           grp_fu_260          |    3    |   151   |   145   |
|----------|-------------------------------|---------|---------|---------|
|          |         w_ubias_fu_431        |    0    |    0    |    12   |
|          |        w_ubias_1_fu_440       |    0    |    0    |    12   |
|          |        w_ubias_2_fu_449       |    0    |    0    |    12   |
|    sub   |        w_ubias_3_fu_458       |    0    |    0    |    12   |
|          |        w_ubias_4_fu_467       |    0    |    0    |    12   |
|          |        w_ubias_5_fu_476       |    0    |    0    |    12   |
|          |        w_ubias_6_fu_485       |    0    |    0    |    12   |
|          |        w_ubias_7_fu_494       |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln194_fu_350       |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|    add   |           m_2_fu_356          |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          | qscale_7_val_read_read_fu_132 |    0    |    0    |    0    |
|          | qscale_6_val_read_read_fu_138 |    0    |    0    |    0    |
|          | qscale_5_val_read_read_fu_144 |    0    |    0    |    0    |
|          | qscale_4_val_read_read_fu_150 |    0    |    0    |    0    |
|          | qscale_3_val_read_read_fu_156 |    0    |    0    |    0    |
|          | qscale_2_val_read_read_fu_162 |    0    |    0    |    0    |
|          | qscale_1_val_read_read_fu_168 |    0    |    0    |    0    |
|          | qscale_0_val_read_read_fu_174 |    0    |    0    |    0    |
|   read   | qzeros_7_val_read_read_fu_180 |    0    |    0    |    0    |
|          | qzeros_6_val_read_read_fu_186 |    0    |    0    |    0    |
|          | qzeros_5_val_read_read_fu_192 |    0    |    0    |    0    |
|          | qzeros_4_val_read_read_fu_198 |    0    |    0    |    0    |
|          | qzeros_3_val_read_read_fu_204 |    0    |    0    |    0    |
|          | qzeros_2_val_read_read_fu_210 |    0    |    0    |    0    |
|          | qzeros_1_val_read_read_fu_216 |    0    |    0    |    0    |
|          | qzeros_0_val_read_read_fu_222 |    0    |    0    |    0    |
|          |       value_read_fu_228       |    0    |    0    |    0    |
|          |       xi_val_read_fu_234      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  sitofp  |           grp_fu_264          |    0    |    0    |    0    |
|          |           grp_fu_267          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       conv3_i13_i_fu_270      |    0    |    0    |    0    |
|          |      conv3_i13_i_1_fu_274     |    0    |    0    |    0    |
|          |      conv3_i13_i_2_fu_278     |    0    |    0    |    0    |
|          |      conv3_i13_i_3_fu_282     |    0    |    0    |    0    |
|          |      conv3_i13_i_4_fu_286     |    0    |    0    |    0    |
|          |      conv3_i13_i_5_fu_290     |    0    |    0    |    0    |
|          |      conv3_i13_i_6_fu_294     |    0    |    0    |    0    |
|   zext   |      conv3_i13_i_7_fu_298     |    0    |    0    |    0    |
|          |       zext_ln215_fu_427       |    0    |    0    |    0    |
|          |      zext_ln215_1_fu_436      |    0    |    0    |    0    |
|          |      zext_ln215_2_fu_445      |    0    |    0    |    0    |
|          |      zext_ln215_3_fu_454      |    0    |    0    |    0    |
|          |      zext_ln215_4_fu_463      |    0    |    0    |    0    |
|          |      zext_ln215_5_fu_472      |    0    |    0    |    0    |
|          |      zext_ln215_6_fu_481      |    0    |    0    |    0    |
|          |      zext_ln215_7_fu_490      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln98_fu_367       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_371         |    0    |    0    |    0    |
|          |          tmp_2_fu_379         |    0    |    0    |    0    |
|          |          tmp_3_fu_387         |    0    |    0    |    0    |
|partselect|          tmp_4_fu_395         |    0    |    0    |    0    |
|          |          tmp_5_fu_403         |    0    |    0    |    0    |
|          |          tmp_6_fu_411         |    0    |    0    |    0    |
|          |          tmp_7_fu_419         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln216_fu_499       |    0    |    0    |    0    |
|          |      sext_ln216_1_fu_503      |    0    |    0    |    0    |
|          |      sext_ln216_2_fu_507      |    0    |    0    |    0    |
|   sext   |      sext_ln216_3_fu_511      |    0    |    0    |    0    |
|          |      sext_ln216_4_fu_515      |    0    |    0    |    0    |
|          |      sext_ln216_5_fu_519      |    0    |    0    |    0    |
|          |      sext_ln216_6_fu_523      |    0    |    0    |    0    |
|          |      sext_ln216_7_fu_527      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           mrv_fu_627          |    0    |    0    |    0    |
|          |          mrv_1_fu_633         |    0    |    0    |    0    |
|          |          mrv_2_fu_639         |    0    |    0    |    0    |
|insertvalue|          mrv_3_fu_645         |    0    |    0    |    0    |
|          |          mrv_4_fu_651         |    0    |    0    |    0    |
|          |          mrv_5_fu_657         |    0    |    0    |    0    |
|          |          mrv_6_fu_663         |    0    |    0    |    0    |
|          |          mrv_7_fu_669         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    12   |   1160  |   1522  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   conv3_i13_i_1_reg_791   |    5   |
|   conv3_i13_i_2_reg_796   |    5   |
|   conv3_i13_i_3_reg_801   |    5   |
|   conv3_i13_i_4_reg_806   |    5   |
|   conv3_i13_i_5_reg_811   |    5   |
|   conv3_i13_i_6_reg_816   |    5   |
|   conv3_i13_i_7_reg_821   |    5   |
|    conv3_i13_i_reg_786    |    5   |
|       conv_1_reg_963      |   32   |
|       conv_2_reg_968      |   32   |
|       conv_3_reg_973      |   32   |
|       conv_4_reg_978      |   32   |
|       conv_5_reg_983      |   32   |
|       conv_6_reg_988      |   32   |
|       conv_7_reg_993      |   32   |
|        conv_reg_958       |   32   |
|     icmp_ln194_reg_826    |    1   |
|         m_reg_675         |    4   |
|        mul1_reg_998       |   32   |
|      mul20_1_reg_1003     |   32   |
|      mul20_2_reg_1008     |   32   |
|      mul20_3_reg_1013     |   32   |
|      mul20_4_reg_1028     |   32   |
|      mul20_5_reg_1033     |   32   |
|      mul20_6_reg_1048     |   32   |
|      mul20_7_reg_1053     |   32   |
|       mul_1_reg_923       |   32   |
|       mul_2_reg_928       |   32   |
|       mul_3_reg_933       |   32   |
|       mul_4_reg_938       |   32   |
|       mul_5_reg_943       |   32   |
|       mul_6_reg_948       |   32   |
|       mul_7_reg_953       |   32   |
|        mul_reg_918        |   32   |
|pout_temp_0_0_load_reg_1018|   32   |
|   pout_temp_0_0_reg_682   |   32   |
|pout_temp_1_0_load_reg_1023|   32   |
|   pout_temp_1_0_reg_690   |   32   |
|pout_temp_2_0_load_reg_1038|   32   |
|   pout_temp_2_0_reg_698   |   32   |
|pout_temp_3_0_load_reg_1043|   32   |
|   pout_temp_3_0_reg_706   |   32   |
|pout_temp_4_0_load_reg_1058|   32   |
|   pout_temp_4_0_reg_714   |   32   |
|pout_temp_5_0_load_reg_1063|   32   |
|   pout_temp_5_0_reg_722   |   32   |
|pout_temp_6_0_load_reg_1068|   32   |
|   pout_temp_6_0_reg_730   |   32   |
|pout_temp_7_0_load_reg_1073|   32   |
|   pout_temp_7_0_reg_738   |   32   |
| qscale_0_val_read_reg_781 |   32   |
| qscale_1_val_read_reg_776 |   32   |
| qscale_2_val_read_reg_771 |   32   |
| qscale_3_val_read_reg_766 |   32   |
| qscale_4_val_read_reg_761 |   32   |
| qscale_5_val_read_reg_756 |   32   |
| qscale_6_val_read_reg_751 |   32   |
| qscale_7_val_read_reg_746 |   32   |
|    sext_ln216_1_reg_883   |   32   |
|    sext_ln216_2_reg_888   |   32   |
|    sext_ln216_3_reg_893   |   32   |
|    sext_ln216_4_reg_898   |   32   |
|    sext_ln216_5_reg_903   |   32   |
|    sext_ln216_6_reg_908   |   32   |
|    sext_ln216_7_reg_913   |   32   |
|     sext_ln216_reg_878    |   32   |
|     w_ubias_1_reg_843     |    5   |
|     w_ubias_2_reg_848     |    5   |
|     w_ubias_3_reg_853     |    5   |
|     w_ubias_4_reg_858     |    5   |
|     w_ubias_5_reg_863     |    5   |
|     w_ubias_6_reg_868     |    5   |
|     w_ubias_7_reg_873     |    5   |
|      w_ubias_reg_838      |    5   |
|       xi_val_reg_830      |   32   |
+---------------------------+--------+
|           Total           |  1909  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_240 |  p0  |   8  |  32  |   256  ||    0    ||    43   |
| grp_fu_240 |  p1  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_244 |  p0  |   8  |  32  |   256  ||    0    ||    43   |
| grp_fu_244 |  p1  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_248 |  p0  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_248 |  p1  |   5  |  32  |   160  ||    0    ||    26   |
| grp_fu_252 |  p0  |   4  |  32  |   128  ||    0    ||    20   |
| grp_fu_252 |  p1  |   5  |  32  |   160  ||    0    ||    26   |
| grp_fu_256 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_256 |  p1  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_260 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_260 |  p1  |   3  |  32  |   96   ||    0    ||    14   |
| grp_fu_264 |  p0  |   8  |   5  |   40   ||    0    ||    43   |
| grp_fu_267 |  p0  |   8  |   5  |   40   ||    0    ||    43   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  1744  ||  7.938  ||    0    ||   350   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  1160  |  1522  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   350  |
|  Register |    -   |    -   |  1909  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    7   |  3069  |  1872  |
+-----------+--------+--------+--------+--------+
