# RISC-V-SoC-Tapeout-Program
A portfolio documenting the end-to-end design, implementation, and fabrication journey of a RISC-V System-on-Chip (SoC) as part of a national-level initiative using Synopsys EDA tools and the SCL180 PDK.
