Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/qsys_sdram/qsys/hardware/ --output-directory=F:/Qsys/sdram/qsys/hardware/ --report-file=bsf:F:/Qsys/qsys_sdram/qsys/hardware/sdram.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/qsys_sdram/qsys/hardware/sdram.qsys
Progress: Loading hardware/sdram.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sdram.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sdram.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Warning: sdram.epcs: Interrupt sender epcs.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/qsys_sdram/qsys/hardware/ --output-directory=F:/Qsys/sdram/qsys/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:F:/Qsys/qsys_sdram/qsys/hardware/sdram.html --report-file=sopcinfo:F:/Qsys/qsys_sdram/qsys/hardware/sdram.sopcinfo --report-file=cmp:F:/Qsys/qsys_sdram/qsys/hardware/sdram.cmp --report-file=qip:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.qip --report-file=svd --report-file=regmap:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.regmap --report-file=debuginfo:F:/Qsys/sdram/qsys/hardware/synthesis/sdram.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/qsys_sdram/qsys/hardware/sdram.qsys --language=VERILOG
Progress: Loading hardware/sdram.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sdram.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sdram.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Warning: sdram.epcs: Interrupt sender epcs.irq is not connected to an interrupt receiver
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 23 connections
Info: merlin_translator_transform: After transform: 13 modules, 51 connections
Info: merlin_domain_transform: After transform: 27 modules, 140 connections
Info: merlin_router_transform: After transform: 34 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 178 connections
Info: merlin_burst_transform: After transform: 37 modules, 182 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 219 connections
Info: merlin_width_transform: After transform: 52 modules, 227 connections
Info: limiter_update_transform: After transform: 52 modules, 229 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 54 modules, 282 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 26 connections
Info: merlin_mm_transform: After transform: 7 modules, 26 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 30 connections
Info: reset_adaptation_transform: After transform: 10 modules, 32 connections
Warning: sdram: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: sdram: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: sdram: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: nios2_qsys: Starting RTL generation for module 'sdram_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/quartus13/quartus/bin/eperlcmd.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sdram_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7819_8708150348887609001.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7819_8708150348887609001.dir/0001_nios2_qsys_gen//sdram_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.10.15 15:21:23 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.10.15 15:21:23 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.10.15 15:21:25 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.10.15 15:21:25 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)     Testbench
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)     Instruction decoding
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)       Instruction fields
Info: nios2_qsys: # 2018.10.15 15:21:26 (*)       Instruction decodes
Info: nios2_qsys: # 2018.10.15 15:21:27 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.10.15 15:21:27 (*)       Instruction controls
Info: nios2_qsys: # 2018.10.15 15:21:27 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.10.15 15:21:27 (*)     Pipeline backend
Info: nios2_qsys: # 2018.10.15 15:21:29 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.10.15 15:21:31 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.10.15 15:21:32 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'sdram_nios2_qsys'
Info: nios2_qsys: "sdram" instantiated altera_nios2_qsys "nios2_qsys"
Error: Generation stopped, 7 or more modules remaining
Info: sdram: Done "sdram" with 9 modules, 16 files, 559801 bytes
Error: ip-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
