/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [22:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[45] | in_data[20]);
  assign celloutsig_0_29z = ~(celloutsig_0_8z | celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_0z | celloutsig_0_21z[2]);
  assign celloutsig_1_1z = ~(in_data[176] | celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | _00_);
  assign celloutsig_1_14z = ~(celloutsig_1_2z[6] | celloutsig_1_8z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[13] | celloutsig_0_0z);
  assign celloutsig_0_7z = ~(_01_ | celloutsig_0_1z[14]);
  assign celloutsig_0_16z = ~(celloutsig_0_10z[3] | celloutsig_0_11z);
  assign celloutsig_1_13z = ~((celloutsig_1_0z | _02_) & celloutsig_1_9z);
  assign celloutsig_0_11z = ~((celloutsig_0_10z[3] | in_data[15]) & celloutsig_0_1z[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_2z[2]) & celloutsig_0_3z[0]);
  assign celloutsig_0_47z = ~((celloutsig_0_29z | celloutsig_0_19z) & (celloutsig_0_7z | celloutsig_0_13z));
  assign celloutsig_1_4z = ~((_02_ | celloutsig_1_1z) & (in_data[161] | in_data[114]));
  assign celloutsig_1_5z = ~((in_data[163] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_1z[19]) & (_03_ | celloutsig_0_1z[7]));
  assign celloutsig_0_14z = ~((in_data[73] | _03_) & (celloutsig_0_4z | celloutsig_0_9z));
  assign celloutsig_0_19z = ~((celloutsig_0_12z[4] | celloutsig_0_14z) & (celloutsig_0_16z | celloutsig_0_4z));
  reg [2:0] _24_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 3'h0;
    else _24_ <= in_data[10:8];
  assign { _01_, _05_[1], _03_ } = _24_;
  reg [7:0] _25_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 8'h00;
    else _25_ <= { celloutsig_1_2z[19:15], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[7], _00_, _04_[5:4], _02_, _04_[2:0] } = _25_;
  assign celloutsig_0_2z = celloutsig_0_1z[19:15] & in_data[29:25];
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_1z } & { celloutsig_0_1z[22:5], celloutsig_0_3z };
  assign celloutsig_0_46z = { celloutsig_0_3z[4:0], celloutsig_0_32z, celloutsig_0_19z } === { celloutsig_0_26z[3:0], _01_, _05_[1], _03_ };
  assign celloutsig_1_0z = in_data[167:162] === in_data[164:159];
  assign celloutsig_1_6z = { _04_[5:4], _02_, _04_[2:1], _04_[7], _00_, _04_[5:4], _02_, _04_[2:0] } === in_data[148:136];
  assign celloutsig_1_9z = in_data[151:141] === { in_data[162:156], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_1z[16:11] === in_data[12:7];
  assign celloutsig_0_17z = { celloutsig_0_2z[4:3], celloutsig_0_14z } === { _01_, _05_[1], _03_ };
  assign celloutsig_0_4z = { in_data[24:11], celloutsig_0_2z } < { celloutsig_0_1z[13:7], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z } < { in_data[106:102], celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[134:126], celloutsig_1_4z, celloutsig_1_6z } < { celloutsig_1_2z[16:7], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z } < { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z } * { _04_[4], _02_, _04_[2] };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } * celloutsig_0_1z[8:0];
  assign celloutsig_1_2z = { in_data[148:132], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[140:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { _02_, _04_[2:1], celloutsig_1_9z, celloutsig_1_10z } << { _02_, _04_[2:0], celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_3z[4:1], celloutsig_0_4z } << celloutsig_0_3z[4:0];
  assign celloutsig_0_3z = in_data[95:90] - { celloutsig_0_1z[9:5], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_12z[6:3] - celloutsig_0_10z[4:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 23'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = { in_data[43:23], celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[6], _04_[3] } = { _00_, _02_ };
  assign { _05_[2], _05_[0] } = { _01_, _03_ };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
