/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 232 224)
	(text "cpu" (rect 5 0 19 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 216 32)
		(output)
		(text "reg0_output[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg0_output[31..0]" (rect 125 27 195 39)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "reg1_output[31..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "reg1_output[31..0]" (rect 126 43 195 55)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "reg2_output[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg2_output[31..0]" (rect 125 59 195 71)(font "Arial" ))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "reg3_output[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg3_output[31..0]" (rect 125 75 195 87)(font "Arial" ))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(port
		(pt 216 96)
		(output)
		(text "reg4_output[31..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "reg4_output[31..0]" (rect 124 91 195 103)(font "Arial" ))
		(line (pt 216 96)(pt 200 96)(line_width 3))
	)
	(port
		(pt 216 112)
		(output)
		(text "reg5_output[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg5_output[31..0]" (rect 125 107 195 119)(font "Arial" ))
		(line (pt 216 112)(pt 200 112)(line_width 3))
	)
	(port
		(pt 216 128)
		(output)
		(text "reg6_output[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg6_output[31..0]" (rect 125 123 195 135)(font "Arial" ))
		(line (pt 216 128)(pt 200 128)(line_width 3))
	)
	(port
		(pt 216 144)
		(output)
		(text "pc_debug[31..0]" (rect 0 0 62 12)(font "Arial" ))
		(text "pc_debug[31..0]" (rect 133 139 195 151)(font "Arial" ))
		(line (pt 216 144)(pt 200 144)(line_width 3))
	)
	(port
		(pt 216 160)
		(output)
		(text "instruction_debug[31..0]" (rect 0 0 92 12)(font "Arial" ))
		(text "instruction_debug[31..0]" (rect 103 155 195 167)(font "Arial" ))
		(line (pt 216 160)(pt 200 160)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 192)(line_width 1))
	)
)
