From baf399558cd1171f6c803b7e73021414e86594b1 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Mon, 16 May 2022 09:40:36 +0300
Subject: [PATCH 16/30] arm: s32cc: Use an empty device tree

Replace all device trees for S32CC family with an empty device
tree as the real one will be provided by the ATF at runtime.

Issue: ALB-8797
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/Makefile                         |  11 +-
 arch/arm/dts/s32cc.dts                        |  10 +
 arch/arm/dts/s32cc.dtsi                       | 537 --------------
 arch/arm/dts/s32g.dtsi                        | 429 -----------
 arch/arm/dts/s32g2.dtsi                       |  51 --
 arch/arm/dts/s32g274a-bluebox3.dts            | 326 ---------
 arch/arm/dts/s32g274a-emu.dts                 |  57 --
 arch/arm/dts/s32g274a-rdb2.dts                |  16 -
 arch/arm/dts/s32g274a-simulator.dts           |  29 -
 arch/arm/dts/s32g2xxa-evb.dts                 |  20 -
 arch/arm/dts/s32g3.dtsi                       |  99 ---
 arch/arm/dts/s32g399a-emu.dts                 |  62 --
 arch/arm/dts/s32g399a-rdb3.dts                |  13 -
 arch/arm/dts/s32g3xxa-evb.dts                 |  21 -
 arch/arm/dts/s32g3xxa-evb3.dts                |  17 -
 arch/arm/dts/s32gxxxa-evb.dtsi                | 345 ---------
 arch/arm/dts/s32gxxxa-rdb.dtsi                | 288 --------
 arch/arm/dts/s32r45-emu.dts                   |  15 -
 arch/arm/dts/s32r45-evb.dts                   | 322 ---------
 arch/arm/dts/s32r45-simulator.dts             |  29 -
 arch/arm/dts/s32r45.dtsi                      | 204 ------
 arch/arm/mach-s32/s32-cc/Kconfig              |   3 +
 board/nxp/s32g274abluebox3/Kconfig            |   3 -
 board/nxp/s32g274aemu/Kconfig                 |   3 -
 board/nxp/s32g274ardb2/Kconfig                |   3 -
 board/nxp/s32g2xxaevb/Kconfig                 |   3 -
 board/nxp/s32g399aemu/Kconfig                 |   3 -
 board/nxp/s32g399ardb3/Kconfig                |   3 -
 board/nxp/s32g3xxaevb/Kconfig                 |   3 -
 board/nxp/s32g3xxaevb3/Kconfig                |   3 -
 board/nxp/s32r45emu/Kconfig                   |   3 -
 board/nxp/s32r45evb/Kconfig                   |   3 -
 include/configs/s32-cc.h                      |   2 +-
 include/configs/s32g274abluebox3.h            |   1 +
 include/configs/s32g274ardb2.h                |   1 +
 include/configs/s32g2xxaevb.h                 |   1 +
 include/configs/s32g399ardb3.h                |   1 +
 include/configs/s32g3xxaevb.h                 |   1 +
 include/configs/s32g3xxaevb3.h                |   1 +
 include/configs/s32r45evb.h                   |   1 +
 include/dt-bindings/clock/s32g-scmi-clock.h   |  65 --
 .../dt-bindings/clock/s32gen1-scmi-clock.h    | 121 ----
 include/dt-bindings/clock/s32r45-scmi-clock.h |  32 -
 include/dt-bindings/pinctrl/s32g-pinctrl.h    | 676 ------------------
 include/dt-bindings/pinctrl/s32r45-pinctrl.h  | 422 -----------
 45 files changed, 22 insertions(+), 4237 deletions(-)
 create mode 100644 arch/arm/dts/s32cc.dts
 delete mode 100644 arch/arm/dts/s32cc.dtsi
 delete mode 100644 arch/arm/dts/s32g.dtsi
 delete mode 100644 arch/arm/dts/s32g2.dtsi
 delete mode 100644 arch/arm/dts/s32g274a-bluebox3.dts
 delete mode 100644 arch/arm/dts/s32g274a-emu.dts
 delete mode 100644 arch/arm/dts/s32g274a-rdb2.dts
 delete mode 100644 arch/arm/dts/s32g274a-simulator.dts
 delete mode 100644 arch/arm/dts/s32g2xxa-evb.dts
 delete mode 100644 arch/arm/dts/s32g3.dtsi
 delete mode 100644 arch/arm/dts/s32g399a-emu.dts
 delete mode 100644 arch/arm/dts/s32g399a-rdb3.dts
 delete mode 100644 arch/arm/dts/s32g3xxa-evb.dts
 delete mode 100644 arch/arm/dts/s32g3xxa-evb3.dts
 delete mode 100644 arch/arm/dts/s32gxxxa-evb.dtsi
 delete mode 100644 arch/arm/dts/s32gxxxa-rdb.dtsi
 delete mode 100644 arch/arm/dts/s32r45-emu.dts
 delete mode 100644 arch/arm/dts/s32r45-evb.dts
 delete mode 100644 arch/arm/dts/s32r45-simulator.dts
 delete mode 100644 arch/arm/dts/s32r45.dtsi
 delete mode 100644 include/dt-bindings/clock/s32g-scmi-clock.h
 delete mode 100644 include/dt-bindings/clock/s32gen1-scmi-clock.h
 delete mode 100644 include/dt-bindings/clock/s32r45-scmi-clock.h
 delete mode 100644 include/dt-bindings/pinctrl/s32g-pinctrl.h
 delete mode 100644 include/dt-bindings/pinctrl/s32r45-pinctrl.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 3b9de08844..4d3c983e1d 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -388,16 +388,7 @@ dtb-$(CONFIG_FSL_LSCH2) += fsl-ls1043a-qds-duart.dtb \
 	fsl-ls1012a-frdm.dtb \
 	fsl-ls1012a-frwy.dtb
 
-dtb-$(CONFIG_TARGET_S32G274ABLUEBOX3) += s32g274a-bluebox3.dtb
-dtb-$(CONFIG_TARGET_S32G2XXAEVB) += s32g2xxa-evb.dtb
-dtb-$(CONFIG_TARGET_S32G3XXAEVB) += s32g3xxa-evb.dtb
-dtb-$(CONFIG_TARGET_S32G3XXAEVB3) += s32g3xxa-evb3.dtb
-dtb-$(CONFIG_TARGET_S32G274AEMU) += s32g274a-emu.dtb
-dtb-$(CONFIG_TARGET_S32G399AEMU) += s32g399a-emu.dtb
-dtb-$(CONFIG_TARGET_S32G274ARDB2) += s32g274a-rdb2.dtb
-dtb-$(CONFIG_TARGET_S32G399ARDB3) += s32g399a-rdb3.dtb
-dtb-$(CONFIG_TARGET_S32R45EVB) += s32r45-evb.dtb
-dtb-$(CONFIG_TARGET_S32R45EMU) += s32r45-emu.dtb
+dtb-$(CONFIG_NXP_S32CC) += s32cc.dtb
 
 dtb-$(CONFIG_TARGET_DRAGONBOARD410C) += dragonboard410c.dtb
 dtb-$(CONFIG_TARGET_DRAGONBOARD820C) += dragonboard820c.dtb
diff --git a/arch/arm/dts/s32cc.dts b/arch/arm/dts/s32cc.dts
new file mode 100644
index 0000000000..fa41bd5f03
--- /dev/null
+++ b/arch/arm/dts/s32cc.dts
@@ -0,0 +1,10 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2022 NXP
+ *
+ */
+
+/dts-v1/;
+
+/ {
+};
diff --git a/arch/arm/dts/s32cc.dtsi b/arch/arm/dts/s32cc.dtsi
deleted file mode 100644
index 05044183d8..0000000000
--- a/arch/arm/dts/s32cc.dtsi
+++ /dev/null
@@ -1,537 +0,0 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Device Tree Include file for NXP S32CC family SoCs.
- *
- * Copyright 2019-2022 NXP
- */
-
-#include <dt-bindings/clock/s32gen1-scmi-clock.h>
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-#include <dt-bindings/interrupt-controller/irq.h>
-
-/ {
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	chosen {
-		stdout-path = "serial0:115200n8";
-		tick-timer = &pit0;
-	};
-
-	aliases {
-		adc0 = &adc0;
-		adc1 = &adc1;
-		i2c0 = &i2c0;
-		i2c1 = &i2c1;
-		i2c2 = &i2c2;
-		i2c3 = &i2c3;
-		i2c4 = &i2c4;
-		spi0 = &spi0;
-		spi1 = &spi1;
-		spi2 = &spi2;
-		spi3 = &spi3;
-		spi4 = &spi4;
-		spi5 = &spi5;
-		spi6 = &qspi;
-		serdes0 = &serdes0;
-		pcie0 = &pcie0;
-		pcie1 = &pcie1;
-		mmc0 = &usdhc0;
-		clks = &clks;
-		serial0 = &uart0;
-		serial1 = &uart1;
-	};
-
-	reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		scmi_shbuf: shm@d0000000 {
-			compatible = "arm,scmi-shmem";
-			reg = <0x0 0xd0000000 0x0 0x400000>;    /* 4 MB */
-			no-map;
-		};
-
-#ifdef CONFIG_HSE_SECBOOT
-		hse_reserved: shm@84000000 {
-			reg = <0x0 0x84000000 0x0 0x80000>;	/* 512k */
-			no-map;
-		};
-#endif
-	};
-
-	firmware {
-		u-boot,dm-pre-reloc;
-
-		scmi: scmi {
-			u-boot,dm-pre-reloc;
-			compatible = "arm,scmi-smc";
-			shmem = <&scmi_shbuf>;
-			arm,smc-id = <0xc20000fe>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "okay";
-
-			clks: protocol@14 {
-				u-boot,dm-pre-reloc;
-
-				reg = <0x14>;
-				#clock-cells = <1>;
-			};
-		};
-
-		psci {
-			compatible = "arm,psci-1.0";
-			method = "smc";
-		};
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		u-boot,dm-pre-reloc;
-
-		cpu0: cpu@0 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x0>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-			    <&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-			    "soc_major", "soc_minor", "soc_subminor";
-			u-boot,dm-pre-reloc;
-		};
-
-		cpu1: cpu@1 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x1>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-			    <&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-			    "soc_major", "soc_minor", "soc_subminor";
-		};
-
-		cpu2: cpu@100 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x100>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-			    <&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-			    "soc_major", "soc_minor", "soc_subminor";
-		};
-
-		cpu3: cpu@101 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x101>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-			    <&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-			    "soc_major", "soc_minor", "soc_subminor";
-		};
-	};
-
-	soc {
-		compatible = "simple-bus";
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges = <0x0 0x0 0x0 0x0 0x0 0x20000000>,
-			 <0x0 0x22C00000 0x0 0x22C00000 0x0 0x4000>,
-			 <0x0 0x40000000 0x0 0x40000000 0x0 0x14000000>,
-			 <0x48 0x0 0x48 0x0 0x8 0x0>,
-			 <0x58 0x0 0x58 0x0 0x8 0x0>;
-
-		cmu: cmu@4005c000 {
-			reg = <0x0 0x4005c000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_CMU_MODULE>,
-				 <&clks S32GEN1_SCMI_CLK_CMU_REG>;
-		};
-
-		a53_gpr@4007c400 {
-			compatible = "nxp,s32cc-a53-gpr";
-			reg = <0x0 0x4007c400 0x0 0x100>;
-			status = "okay";
-		};
-
-		ocotp: ocotp@400a4000 {
-			reg = <0x0 0x400a4000 0x0 0x400>;
-			status = "okay";
-		};
-
-		qspi: spi@40134000 {
-			compatible = "nxp,s32cc-qspi";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0x0 0x00000000 0x0 0x20000000>,
-				<0x0 0x40134000 0x0 0x1000>;
-			reg-names = "QuadSPI-memory", "QuadSPI";
-			clock-names = "qspi_en", "qspi";
-			clocks = <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>,
-				 <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>;
-			spi-max-frequency = <200000000>;
-			// For U-Boot 2020.04 only
-			num-cs = <2>;
-			spi-num-chipselects = <2>;
-			status = "disabled";
-		};
-
-		pit0: pit@40188000 {
-			compatible = "nxp,s32cc-pit";
-			reg = <0x0 0x40188000 0x0 0x3000>;
-			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks S32GEN1_SCMI_CLK_PIT_MODULE>;
-			clock-names = "pit";
-			status = "okay";
-		};
-
-		uart0: serial@401c8000 {
-			compatible = "nxp,s32cc-linflexuart";
-			reg = <0x0 0x401c8000 0x0 0x3000>;
-			interrupts = <GIC_SPI 82 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clks S32GEN1_SCMI_CLK_LINFLEX_LIN>,
-				 <&clks S32GEN1_SCMI_CLK_LINFLEX_XBAR>;
-			clock-names = "lin", "ipg";
-		};
-
-		uart1: serial@401cc000 {
-			compatible = "nxp,s32cc-linflexuart";
-			reg = <0x0 0x401cc000 0x0 0x3000>;
-			interrupts = <GIC_SPI 83 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clks S32GEN1_SCMI_CLK_LINFLEX_LIN>,
-				 <&clks S32GEN1_SCMI_CLK_LINFLEX_XBAR>;
-			clock-names = "lin", "ipg";
-		};
-
-		spi0: spi@401d4000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x401d4000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <8>;
-			bus-num = <0>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <8>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		spi1: spi@401d8000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x401d8000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <5>;
-			bus-num = <1>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <5>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		spi2: spi@401dc000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x401dc000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <5>;
-			bus-num = <2>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <5>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		i2c0: i2c@401e4000 {
-			compatible = "nxp,s32cc-i2c";
-			reg = <0x0 0x401e4000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_I2C_REG>;
-			clock-names = "ipg";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		i2c1: i2c@401e8000 {
-			compatible = "nxp,s32cc-i2c";
-			reg = <0x0 0x401e8000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_I2C_REG>;
-			clock-names = "ipg";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		i2c2: i2c@401ec000 {
-			compatible = "nxp,s32cc-i2c";
-			reg = <0x0 0x401ec000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_I2C_REG>;
-			clock-names = "ipg";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		adc0: adc@401f8000 {
-			compatible = "nxp,s32cc-adc";
-			reg = <0x0 0x401f8000 0x0 0x1000>;
-			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SAR_ADC_BUS>;
-			clock-names = "adc";
-			status = "okay";
-		};
-
-		pit1: pit@40288000 {
-			compatible = "nxp,s32cc-pit";
-			reg = <0x0 0x40288000 0x0 0x3000>;
-			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks S32GEN1_SCMI_CLK_PIT_MODULE>;
-			clock-names = "pit";
-			status = "okay";
-		};
-
-		uart2: serial@402bc000 {
-			compatible = "nxp,s32cc-linflexuart";
-			reg = <0x0 0x402bc000 0x0 0x3000>;
-			interrupts = <GIC_SPI 84 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clks S32GEN1_SCMI_CLK_LINFLEX_LIN>,
-				 <&clks S32GEN1_SCMI_CLK_LINFLEX_XBAR>;
-			clock-names = "lin", "ipg";
-		};
-
-		spi3: spi@402c8000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x402c8000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <5>;
-			bus-num = <3>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <5>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		spi4: spi@402cc000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x402cc000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <5>;
-			bus-num = <4>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <5>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		spi5: spi@402d0000 {
-			compatible = "nxp,s32cc-dspi";
-			reg = <0x0 0x402d0000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SPI_MODULE>;
-			clock-names = "dspi";
-			spi-num-chipselects = <5>;
-			bus-num = <5>;
-			spi-fifo-size = <5>;
-			spi-cpol;
-			spi-cpha;
-			// For U-Boot 2020.04 only
-			num-cs = <5>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		i2c3: i2c@402d8000 {
-			compatible = "nxp,s32cc-i2c";
-			reg = <0x0 0x402d8000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_I2C_REG>;
-			clock-names = "ipg";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		i2c4: i2c@402dc000 {
-			compatible = "nxp,s32cc-i2c";
-			reg = <0x0 0x402dc000 0x0 0x1000>;
-			clocks = <&clks S32GEN1_SCMI_CLK_I2C_REG>;
-			clock-names = "ipg";
-			#address-cells = <1>;
-			#size-cells = <0>;
-			status = "disabled";
-		};
-
-		adc1: adc@402e8000 {
-			compatible = "nxp,s32cc-adc";
-			reg = <0x0 0x402e8000 0x0 0x1000>;
-			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks S32GEN1_SCMI_CLK_SAR_ADC_BUS>;
-			clock-names = "adc";
-			status = "okay";
-		};
-
-		usdhc0: usdhc@402f0000 {
-			compatible = "nxp,s32cc-usdhc";
-			reg = <0x0 0x402f0000 0x0 0x1000>;
-			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&clks S32GEN1_SCMI_CLK_USDHC_MODULE>,
-				 <&clks S32GEN1_SCMI_CLK_USDHC_AHB>,
-				 <&clks S32GEN1_SCMI_CLK_USDHC_CORE>;
-			clock-names = "ipg", "ahb", "per";
-			bus-width = <8>;
-			clock-frequency = <0>;	/* updated dynamically if 0 */
-			/* The property name is misleading. Actually means DDR52 is
-			 * supported at both 1.8V and 3.3V
-			 */
-			mmc-ddr-1_8v;
-			status = "disabled";
-		};
-
-		gmac0: ethernet@4033c000 {
-			compatible = "nxp,s32cc-dwmac";
-			reg = <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */
-			      <0x0 0x4007c004 0x0 0x4>;    /* S32 CTRL_STS reg */
-			tx-fifo-depth = <20480>;
-			rx-fifo-depth = <20480>;
-			status = "disabled";
-			gmac0_mdio: mdio0 {
-				compatible = "snps,dwmac-mdio";
-			};
-		};
-
-		ddr_errata: ddr_errata@403C0000 {
-			compatible = "nxp,s32cc-ddr";
-			reg = <0x0 0x403C0000 0x0 0x100>;
-			status = "disabled";
-		};
-
-		pcie0: pcie@40400000 {
-			compatible = "nxp,s32cc-pcie";
-			reg = <0x00 0x40400000 0x0 0x00001000   /* dbi registers */
-			       /* RC configuration space, 4KB each for cfg0 and cfg1
-				* at the end of the outbound memory map
-				*/
-			       0x5f 0xffffe000 0x0 0x00002000>;
-			reg-names = "dbi", "config";
-			#address-cells = <3>;
-			#size-cells = <2>;
-			device_type = "pci";
-			serdes-handle = <&serdes0>;
-			device_id = <0>;
-			nvmem-cells = <&siul2_0_nvram>;
-
-			ranges =
-				/* downstream I/O, 64KB and aligned naturally just
-				 * before the config space to minimize fragmentation
-				 */
-				<0x81000000 0x0 0x00000000 0x5f 0xfffe0000 0x0 0x00010000
-				/* non-prefetchable memory, with best case size and
-				 * alignment
-				 */
-				 0x82000000 0x0 0x00000000 0x58 0x00000000 0x7 0xfffe0000>;
-			num-lanes = <2>;
-			link-speed = <3>;
-			bus-range = <0x0 0xff>;
-			status = "disabled";
-		};
-
-		serdes0: serdes@40480000 {
-			compatible = "nxp,s32cc-serdes";
-			reg = <0x00 0x40400000 0x0 0x80000   /* dbi registers */
-			       0x00 0x40480000 0x0 0x04000>; /* serdes registers */
-			reg-names = "dbi", "ss";
-			#address-cells = <3>;
-			#size-cells = <2>;
-			device_type = "pci-generic";
-			device_id = <0>;
-			num-lanes = <2>; /* supports max 2 lanes */
-			clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
-		};
-
-		pcie1: pcie@44100000 {
-			compatible = "nxp,s32cc-pcie";
-			reg = <0x00 0x44100000 0x0 0x00001000   /* dbi registers */
-				/* configuration space, 4KB each for cfg0 and cfg1
-				 * at the end of the outbound memory map
-				 */
-				0x4f 0xffffe000 0x0 0x00002000>;
-			reg-names = "dbi", "config";
-			#address-cells = <3>;
-			#size-cells = <2>;
-			device_type = "pci";
-			serdes-handle = <&serdes1>;
-			nvmem-cells = <&siul2_0_nvram>;
-			device_id = <1>;
-			ranges =
-				/* downstream I/O, 64KB and aligned naturally just
-				 * before the config space to minimize fragmentation
-				 */
-				<0x81000000 0x0 0x00000000 0x4f 0xfffe0000 0x0 0x00010000
-				/* non-prefetchable memory, with best case size and
-				 * alignment
-				 */
-				 0x82000000 0x0 0x00000000 0x48 0x00000000 0x7 0xfffe0000>;
-			num-lanes = <1>;
-			link-speed = <3>;
-			bus-range = <0x0 0xff>;
-			status = "okay";
-		};
-
-		serdes1: serdes@44180000 {
-			compatible = "nxp,s32cc-serdes";
-			reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
-			       0x00 0x44180000 0x0 0x04000>; /* serdes registers */
-			reg-names = "dbi", "ss";
-			#address-cells = <3>;
-			#size-cells = <2>;
-			device_type = "pci-generic";
-			device_id = <1>;
-			num-lanes = <1>; /* supports 1 lane */
-			clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
-			status = "okay";
-		};
-
-		gic: interrupt-controller@50800000 {
-			compatible = "arm,gic-v3";
-			#interrupt-cells = <3>;
-			#address-cells = <2>;
-			#size-cells = <2>;
-			interrupt-controller;
-			reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
-			      <0 0x50880000 0 0x80000>, /* GICR (RD_base + SGI_base) */
-			      <0 0x50400000 0 0x2000>, /* GICC */
-			      <0 0x50410000 0 0x2000>, /* GICH */
-			      <0 0x50420000 0 0x2000>; /* GICV */
-			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
-		};
-	};
-};
-
diff --git a/arch/arm/dts/s32g.dtsi b/arch/arm/dts/s32g.dtsi
deleted file mode 100644
index 830b05779a..0000000000
--- a/arch/arm/dts/s32g.dtsi
+++ /dev/null
@@ -1,429 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2017-2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-#include <dt-bindings/clock/s32g-scmi-clock.h>
-#include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>
-#include <dt-bindings/pinctrl/s32g-pinctrl.h>
-
-#include "s32cc.dtsi"
-/ {
-	model = "NXP S32GXXX";
-
-	signature {
-		key-boot_key {
-			required = "conf";
-			algo = "sha1,rsa2048";
-			key-name-hint = "boot_key";
-		};
-	};
-
-	reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		pfe_reserved: pfe_reserved@83400000 {
-			no-map;
-			reg = <0 0x83400000 0 0x8000>; /* 32K */
-		};
-	};
-
-	soc {
-		siul2_0: siul2_0@4009c000 {
-			compatible = "simple-mfd";
-			status = "okay";
-			reg = <0x0 0x4009c000 0x0 0x2000>;
-			u-boot,dm-pre-reloc;
-
-			pinctrl0: siul2-pinctrl0 {
-				compatible = "nxp,s32cc-siul2-pinctrl";
-				#pinctrl-cells = <2>;
-				/* MSCR range */
-				pins = <&pinctrl0 0 101>,
-				/* IMCR range */
-				<&pinctrl0 512 595>;
-				status = "okay";
-			};
-
-			gpio0: siul2-gpio0 {
-				compatible = "nxp,s32cc-siul2-gpio";
-				#gpio-cells = <2>;
-				gpio-controller;
-				gpio-ranges = <&pinctrl0 0 0 102>;
-				status = "okay";
-			};
-
-			siul2_0_nvram: siul2_0_nvram {
-				#address-cells = <1>;
-				#size-cells = <1>;
-
-				status = "okay";
-				u-boot,dm-pre-reloc;
-
-				soc_letter: soc_letter@0 {
-					reg = <S32CC_SOC_LETTER S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				part_no: part_no@4 {
-					reg = <S32CC_SOC_PART_NO S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				soc_major: soc_major@8 {
-					reg = <S32CC_SOC_MAJOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				soc_minor: soc_minor@c {
-					reg = <S32CC_SOC_MINOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				core_max_freq: core_max_freq@10 {
-					reg = <S32CC_MAX_CORE_FREQ S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				max_cpus_per_cluster: max_cpus_per_cluster@14 {
-					reg = <S32CC_MAX_A53_CORES_PER_CLUSTER
-					    S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				a53_cores_mask: a53_cores_mask@18 {
-					reg = <S32CC_A53_CORES_MASK S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				pcie_dev_id: pcie_dev_id@1c {
-					reg = <S32CC_OVERWRITE_PCIE_DEV_ID
-					    S32CC_CELL_SIZE>;
-				};
-			};
-		};
-
-		siul2_1@44010000 {
-			compatible = "simple-mfd";
-			status = "okay";
-			reg = <0x0 0x44010000 0x0 0x2000>;
-			u-boot,dm-pre-reloc;
-
-			pinctrl1: siul2-pinctrl1 {
-				compatible = "nxp,s32cc-siul2-pinctrl";
-				#pinctrl-cells = <2>;
-				/* MSCR range */
-				pins = <&pinctrl1 112 190>,
-				/* IMCR range */
-				<&pinctrl1 631 1023>;
-				status = "okay";
-			};
-
-			gpio1: siul2-gpio1 {
-				compatible = "nxp,s32cc-siul2-gpio";
-				#gpio-cells = <2>;
-				gpio-controller;
-				gpio-ranges = <&pinctrl1 0 112 11>,
-					<&pinctrl1 11 144 47>;
-				status = "okay";
-			};
-
-			siul2_1_nvram: siul2_1_nvram {
-				#address-cells = <1>;
-				#size-cells = <1>;
-
-				status = "okay";
-				u-boot,dm-pre-reloc;
-
-				serdes_presence: serdes_presence@100 {
-					reg = <S32CC_SERDES_PRESENCE S32CC_CELL_SIZE>;
-				};
-
-				soc_subminor: soc_subminor@108 {
-					reg = <S32CC_SOC_SUBMINOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-			};
-		};
-
-		pfe: ethernet@46080000 {
-			compatible = "fsl,s32g274a-pfe";
-			reg = <0x0 0x46000000 0x0 0x1000000>;
-			clocks = <&clks S32G_SCMI_CLK_PFE_PE>,
-				<&clks S32G_SCMI_CLK_PFE_AXI>,
-				<&clks S32GEN1_SCMI_CLK_GMAC0_TS>,
-				/* PFE0 */
-				<&clks S32G_SCMI_CLK_PFE0_RX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE0_TX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE0_RX_RGMII>,
-				<&clks S32G_SCMI_CLK_PFE0_TX_RGMII>,
-				/* PFE1 */
-				<&clks S32G_SCMI_CLK_PFE1_RX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE1_TX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE1_RX_RGMII>,
-				<&clks S32G_SCMI_CLK_PFE1_TX_RGMII>,
-				/* PFE2 */
-				<&clks S32G_SCMI_CLK_PFE2_RX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE2_TX_SGMII>,
-				<&clks S32G_SCMI_CLK_PFE2_RX_RGMII>,
-				<&clks S32G_SCMI_CLK_PFE2_TX_RGMII>;
-			clock-names = "pe", "axi", "ts",
-				"mac0_rx_sgmii", "mac0_tx_sgmii",
-				"mac0_rx_rgmii", "mac0_tx_rgmii",
-				"mac1_rx_sgmii", "mac1_tx_sgmii",
-				"mac1_rx_rgmii", "mac1_tx_rgmii",
-				"mac2_rx_sgmii", "mac2_tx_sgmii",
-				"mac2_rx_rgmii", "mac2_tx_rgmii";
-			pinctrl-0 = <&pinctrl0_pfe0 &pinctrl0_pfe0_mdio &pinctrl1_pfe0
-				&pinctrl1_pfe0_mdio>;
-			pinctrl-1 = <&pinctrl0_pfe0_mdio &pinctrl1_pfe0_mdio>;
-			pinctrl-2 = <&pinctrl0_pfe1 &pinctrl0_pfe1_mdio &pinctrl1_pfe1
-				&pinctrl1_pfe1_mdio>;
-			pinctrl-3 = <&pinctrl0_pfe1_mdio &pinctrl1_pfe1_mdio>;
-			pinctrl-4 = <&pinctrl0_pfe2 &pinctrl0_pfe2_mdio &pinctrl1_pfe2
-				&pinctrl1_pfe2_mdio>;
-			pinctrl-5 = <&pinctrl0_pfe2_mdio &pinctrl1_pfe2_mdio>;
-			pinctrl-names = "pfe0_rgmii", "pfe0_sgmii",
-				"pfe1_rgmii", "pfe1_sgmii",
-				"pfe2_rgmii", "pfe2_sgmii";
-			status = "disabled";
-			memory-region = <&pfe_reserved>;
-		};
-	};
-};
-
-&gmac0 {
-	clocks = <&clks S32GEN1_SCMI_CLK_GMAC0_TS>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_SGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_SGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>;
-	clock-names = "ts", "rx_sgmii", "tx_sgmii",
-		      "rx_rgmii", "tx_rgmii", "axi";
-	pinctrl-0 = <&pinctrl0_gmac0 &pinctrl0_gmac0_mdio>;
-	pinctrl-1 = <&pinctrl0_gmac0_mdio>;
-	pinctrl-names = "gmac_rgmii", "gmac_sgmii";
-};
-
-&qspi {
-	compatible = "nxp,s32g-qspi", "nxp,s32cc-qspi";
-	status = "okay";
-
-	mx25uw51245g@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "jedec,spi-nor";
-		spi-max-frequency = <200000000>;
-		spi-tx-bus-width = <8>;
-		spi-rx-bus-width = <8>;
-		reg = <0>;
-	};
-};
-
-&usdhc0 {
-	status = "okay";
-};
-
-&pcie0 {
-	status = "okay";
-
-	link-speed = <3>; /* Gen3 */
-};
-
-&pcie1 {
-	status = "okay";
-
-	link-speed = <2>; /* Gen2 */
-};
-
-&serdes0 {
-	status = "okay";
-};
-
-&pinctrl0 {
-	board_generic_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_sd0: pinctrl0_sd0 {
-			fsl,pins = <PC14_MSCR_S32G PC14_SD0_CLK_CFG
-				    PC15_MSCR_S32G PC15_SD0_CMD_CFG
-				    PD00_MSCR_S32G PD00_SD0_D0_CFG
-				    PD01_MSCR_S32G PD01_SD0_D1_CFG
-				    PD02_MSCR_S32G PD02_SD0_D2_CFG
-				    PD03_MSCR_S32G PD03_SD0_D3_CFG
-				    PD04_MSCR_S32G PD04_SD0_D4_CFG
-				    PD05_MSCR_S32G PD05_SD0_D5_CFG
-				    PD06_MSCR_S32G PD06_SD0_D6_CFG
-				    PD07_MSCR_S32G PD07_SD0_D7_CFG
-				    PD08_MSCR_S32G PD08_SD0_RST_CFG
-				    PD09_MSCR_S32G PD09_SD0_VSELECT_CFG
-				    PD10_MSCR_S32G PD10_SD0_DQS_CFG
-				    SD0_CMD_IMCR PC15_SD0_CMD_IN
-				    SD0_D0_IMCR PD00_SD0_D0_IN
-				    SD0_D1_IMCR PD01_SD0_D1_IN
-				    SD0_D2_IMCR PD02_SD0_D2_IN
-				    SD0_D3_IMCR PD03_SD0_D3_IN
-				    SD0_D4_IMCR PD04_SD0_D4_IN
-				    SD0_D5_IMCR PD05_SD0_D5_IN
-				    SD0_D6_IMCR PD06_SD0_D6_IN
-				    SD0_D7_IMCR PD07_SD0_D7_IN
-				    SD0_DQS_IMCR PD10_SD0_DQS_IN
-				    >;
-		};
-
-		pinctrl0_gmac0_mdio: pinctrl0_gmac0_mdio {
-			fsl,pins = <PD12_MSCR_S32G PD12_GMAC0_MDC_CFG
-				    PD13_MSCR_S32G PD13_GMAC0_MDIO_CFG
-				    GMAC0_MDIO_IMCR PD13_GMAC0_MDIO_IN
-				    >;
-		};
-
-		pinctrl0_gmac0: pinctrl0_gmac0 {
-			fsl,pins = <PE02_MSCR_S32G PE02_GMAC0_TX_CLK_CFG
-				    PE03_MSCR_S32G PE03_GMAC0_TX_EN_CFG
-				    PE04_MSCR_S32G PE04_GMAC0_TX_D0_CFG
-				    PE05_MSCR_S32G PE05_GMAC0_TX_D1_CFG
-				    PE06_MSCR_S32G PE06_GMAC0_TX_D2_CFG
-				    PE07_MSCR_S32G PE07_GMAC0_TX_D3_CFG
-				    PE08_MSCR_S32G PE08_GMAC0_RX_CLK_CFG
-				    PE09_MSCR_S32G PE09_GMAC0_RX_DV_CFG
-				    PE10_MSCR_S32G PE10_GMAC0_RX_D0_CFG
-				    PE11_MSCR_S32G PE11_GMAC0_RX_D1_CFG
-				    PE12_MSCR_S32G PE12_GMAC0_RX_D2_CFG
-				    PE13_MSCR_S32G PE13_GMAC0_RX_D3_CFG
-				    GMAC0_TX_CLK_IMCR PE02_GMAC0_TX_CLK_IN
-				    GMAC0_RX_CLK_IMCR PE08_GMAC0_RX_CLK_IN
-				    GMAC0_RX_DV_IMCR PE09_GMAC0_RX_DV_IN
-				    GMAC0_RX_D0_IMCR PE10_GMAC0_RX_D0_IN
-				    GMAC0_RX_D1_IMCR PE11_GMAC0_RX_D1_IN
-				    GMAC0_RX_D2_IMCR PE12_GMAC0_RX_D2_IN
-				    GMAC0_RX_D3_IMCR PE13_GMAC0_RX_D3_IN
-				    >;
-		};
-
-		pinctrl0_pfe0_mdio: pinctrl0_pfe0_mdio {
-			fsl,pins = <PE15_MSCR_S32G PE15_PFE0_MDIO_CFG
-				    PF02_MSCR_S32G PF02_PFE0_MDC_CFG
-				    >;
-		};
-
-		pinctrl0_pfe0: pinctrl0_pfe0 {
-			fsl,pins = <PE14_MSCR_S32G PE14_PFE0_TX_EN_CFG>;
-		};
-
-		pinctrl0_pfe1_mdio: pinctrl0_pfe1_mdio {
-			fsl,pins = <PD12_MSCR_S32G PD12_PFE1_MDC_CFG
-				    PD13_MSCR_S32G PD13_PFE1_MDIO_CFG
-				    >;
-		};
-
-		pinctrl0_pfe1: pinctrl0_pfe1 {
-			fsl,pins = <PE02_MSCR_S32G PE02_PFE1_TX_CLK_CFG
-				    PE03_MSCR_S32G PE03_PFE1_TX_EN_CFG
-				    PE04_MSCR_S32G PE04_PFE1_TX_D0_CFG
-				    PE05_MSCR_S32G PE05_PFE1_TX_D1_CFG
-				    PE06_MSCR_S32G PE06_PFE1_TX_D2_CFG
-				    PE07_MSCR_S32G PE07_PFE1_TX_D3_CFG
-				    PE08_MSCR_S32G PE08_PFE1_RX_CLK_CFG
-				    PE09_MSCR_S32G PE09_PFE1_RX_DV_CFG
-				    PE10_MSCR_S32G PE10_PFE1_RX_D0_CFG
-				    PE11_MSCR_S32G PE11_PFE1_RX_D1_CFG
-				    PE12_MSCR_S32G PE12_PFE1_RX_D2_CFG
-				    PE13_MSCR_S32G PE13_PFE1_RX_D3_CFG
-				    >;
-		};
-
-		pinctrl0_pfe2_mdio: pinctrl0_pfe2_mdio {
-			fsl,pins = <PE15_MSCR_S32G PE15_PFE2_MDIO_CFG
-				    PF02_MSCR_S32G PF02_PFE2_MDC_CFG
-				    >;
-		};
-
-		pinctrl0_pfe2: pinctrl0_pfe2 {
-			fsl,pins = <PE14_MSCR_S32G PE14_PFE2_TX_EN_CFG>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_generic_pinctrl1 {
-		pinctrl1_pfe0_mdio: pinctrl1_pfe0_mdio {
-			fsl,pins = <PFE0_MDIO_IMCR PE15_PFE0_MDIO_IN>;
-		};
-
-		pinctrl1_pfe0: pinctrl1_pfe0 {
-			fsl,pins = <PH01_MSCR_S32G PH01_PFE0_TX_D1_CFG
-				    PH02_MSCR_S32G PH02_PFE0_TX_D2_CFG
-				    PH03_MSCR_S32G PH03_PFE0_TX_D3_CFG
-				    PH04_MSCR_S32G PH04_PFE0_RX_CLK_CFG
-				    PH05_MSCR_S32G PH05_PFE0_RX_DV_CFG
-				    PH06_MSCR_S32G PH06_PFE0_RX_D0_CFG
-				    PH07_MSCR_S32G PH07_PFE0_RX_D1_CFG
-				    PH08_MSCR_S32G PH08_PFE0_RX_D2_CFG
-				    PH09_MSCR_S32G PH09_PFE0_RX_D3_CFG
-				    PH10_MSCR_S32G PH10_PFE0_TX_CLK_CFG
-				    PJ00_MSCR_S32G PJ00_PFE0_TX_D0_CFG
-				    PFE0_RX_CLK_IMCR PH04_PFE0_RX_CLK_IN
-				    PFE0_RX_DV_IMCR PH05_PFE0_RX_DV_IN
-				    PFE0_RX_D0_IMCR PH06_PFE0_RX_D0_IN
-				    PFE0_RX_D1_IMCR PH07_PFE0_RX_D1_IN
-				    PFE0_RX_D2_IMCR PH08_PFE0_RX_D2_IN
-				    PFE0_RX_D3_IMCR PH09_PFE0_RX_D3_IN
-				    >;
-		};
-
-		pinctrl1_pfe1_mdio: pinctrl1_pfe1_mdio {
-			fsl,pins = <PFE1_MDIO_IMCR PD13_PFE1_MDIO_IN>;
-		};
-
-		pinctrl1_pfe1: pinctrl1_pfe1 {
-			fsl,pins = <PFE1_RX_CLK_IMCR PE08_PFE1_RX_CLK_IN
-				    PFE1_RX_DV_IMCR PE09_PFE1_RX_DV_IN
-				    PFE1_RX_D0_IMCR PE10_PFE1_RX_D0_IN
-				    PFE1_RX_D1_IMCR PE11_PFE1_RX_D1_IN
-				    PFE1_RX_D2_IMCR PE12_PFE1_RX_D2_IN
-				    PFE1_RX_D3_IMCR PE13_PFE1_RX_D3_IN
-				    >;
-		};
-
-		pinctrl1_pfe2_mdio: pinctrl1_pfe2_mdio {
-			fsl,pins = <PFE2_MDIO_IMCR PE15_PFE2_MDIO_IN
-				    >;
-		};
-
-		pinctrl1_pfe2: pinctrl1_pfe2 {
-			fsl,pins = <PH01_MSCR_S32G PH01_PFE2_TX_D1_CFG
-				    PH02_MSCR_S32G PH02_PFE2_TX_D2_CFG
-				    PH03_MSCR_S32G PH03_PFE2_TX_D3_CFG
-				    PH04_MSCR_S32G PH04_PFE2_RX_CLK_CFG
-				    PH05_MSCR_S32G PH05_PFE2_RX_DV_CFG
-				    PH06_MSCR_S32G PH06_PFE2_RX_D0_CFG
-				    PH07_MSCR_S32G PH07_PFE2_RX_D1_CFG
-				    PH08_MSCR_S32G PH08_PFE2_RX_D2_CFG
-				    PH09_MSCR_S32G PH09_PFE2_RX_D3_CFG
-				    PH10_MSCR_S32G PH10_PFE2_TX_CLK_CFG
-				    PJ00_MSCR_S32G PJ00_PFE2_TX_D0_CFG
-				    PFE2_RX_CLK_IMCR PH04_PFE2_RX_CLK_IN
-				    PFE2_RX_DV_IMCR PH05_PFE2_RX_DV_IN
-				    PFE2_RX_D0_IMCR PH06_PFE2_RX_D0_IN
-				    PFE2_RX_D1_IMCR PH07_PFE2_RX_D1_IN
-				    PFE2_RX_D2_IMCR PH08_PFE2_RX_D2_IN
-				    PFE2_RX_D3_IMCR PH09_PFE2_RX_D3_IN
-				    >;
-		};
-	};
-};
-
-&ocotp {
-	compatible = "nxp,s32g-ocotp";
-};
-
-&serdes1 {
-	num-lanes = <2>;
-};
diff --git a/arch/arm/dts/s32g2.dtsi b/arch/arm/dts/s32g2.dtsi
deleted file mode 100644
index 297f985432..0000000000
--- a/arch/arm/dts/s32g2.dtsi
+++ /dev/null
@@ -1,51 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021-2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-#include <dt-bindings/ddr-errata/s32-ddr-errata.h>
-#include "s32g.dtsi"
-/ {
-	model = "NXP S32G2XX";
-	compatible = "nxp,s32g2";
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	memory@880000000 {
-		device_type = "memory";
-		reg = <0x8 0x80000000 0 0x80000000>;
-	};
-
-	reserved-memory {
-		ddr_errata_reserved: ddr@85000000 {
-			reg = <0x0 DDR_ERRATA_REGION_BASE
-				0x0 DDR_ERRATA_REGION_SIZE>; /* 4 KB */
-			no-map;
-		};
-	};
-};
-
-&cmu {
-	compatible = "nxp,s32g2-cmu";
-};
-
-&siul2_0_nvram {
-	compatible = "nxp,s32g2-siul2_0-nvram";
-};
-
-&siul2_1_nvram {
-	compatible = "nxp,s32g2-siul2_1-nvram";
-};
-
-&ddr_errata {
-	memory-region = <&ddr_errata_reserved>;
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32g274a-bluebox3.dts b/arch/arm/dts/s32g274a-bluebox3.dts
deleted file mode 100644
index 5bf5aa69e7..0000000000
--- a/arch/arm/dts/s32g274a-bluebox3.dts
+++ /dev/null
@@ -1,326 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021-2022 NXP
- *
- */
-
-/dts-v1/;
-#include <dt-bindings/gpio/gpio.h>
-#include "s32g2.dtsi"
-
-/ {
-	model = "NXP S32G274A BlueBox3";
-};
-
-&spi0 {
-	pinctrl-0 = <&pinctrl0_dspi0 &pinctrl1_dspi0>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&spi1 {
-	pinctrl-0 = <&pinctrl0_dspi1 &pinctrl1_dspi1>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&usdhc0 {
-	/* By default, sd0 pins are able to work at 100Mhz and 200Mhz */
-	pinctrl-0 = <&pinctrl0_sd0>;
-	pinctrl-1 = <>;
-	pinctrl-2 = <>;
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	status = "okay";
-	bus-width = <4>;
-};
-
-&pfe {
-	status = "okay";
-};
-
-&pcie1 {
-	status = "disabled";
-};
-
-&gpio0 {
-	PA12 {
-		gpio-hog;
-		gpios = <12 0>;
-		output-high;
-		line-name = "RST_EPHY3";
-	};
-
-	PB02 {
-		gpio-hog;
-		gpios = <18 0>;
-		output-high;
-		line-name = "RST_EPHY4";
-	};
-
-	PC00 {
-		gpio-hog;
-		gpios = <32 0>;
-		output-high;
-		line-name = "MAIN_PWR_KILL";
-	};
-
-	PC05 {
-		gpio-hog;
-		gpios = <37 0>;
-		output-high;
-		line-name = "SW3_RST";
-	};
-};
-
-&i2c0 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c0>;
-	pinctrl-1 = <&pinctrl0_i2c0_gpio>;
-	scl-gpios = <&gpio0 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-
-	eeprom@50 {
-		compatible = "atmel,24c01a";
-		reg = <0x50>;
-	};
-
-	eeprom@54 {
-		compatible = "atmel,24c128";
-		reg = <0x54>;
-		u-boot,i2c-offset-len = <2>;
-	};
-
-	eeprom@56 {
-		compatible = "atmel,24c01a";
-		reg = <0x56>;
-	};
-};
-
-&i2c1 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c1 &pinctrl1_i2c1>;
-	pinctrl-1 = <&pinctrl0_i2c1_gpio &pinctrl1_i2c1_gpio>;
-	scl-gpios = <&gpio0 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-&i2c2 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c2 &pinctrl1_i2c2>;
-	pinctrl-1 = <&pinctrl0_i2c2_gpio &pinctrl1_i2c2_gpio>;
-	scl-gpios = <&gpio0 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-&i2c4 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c4 &pinctrl1_i2c4>;
-	pinctrl-1 = <&pinctrl0_i2c4_gpio &pinctrl1_i2c4_gpio>;
-	scl-gpios = <&gpio0 34 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-
-	vr5510 {
-		compatible = "nxp,vr5510";
-		reg = <0x20>;
-		status = "okay";
-	};
-
-	vr5510_fsu {
-		compatible = "nxp,vr5510";
-		reg = <0x21>;
-		status = "okay";
-	};
-
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_dspi0: pinctrl0_dspi0 {
-			fsl,pins = <PA13_MSCR_S32G PA13_SPI0_SCK_CFG
-				    PA14_MSCR_S32G PA14_SPI0_SIN_CFG
-				    PA15_MSCR_S32G PA15_SPI0_SOUT_CFG
-				    PB09_MSCR_S32G PB09_SPI0_CS1_CFG
-				    PB10_MSCR_S32G PB10_SPI0_CS2_CFG
-				    >;
-		};
-
-		pinctrl0_dspi1: pinctrl0_dspi1 {
-			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
-				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
-				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
-				    PE04_MSCR_S32G PE04_SPI1_CS3_CFG
-				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
-				    >;
-		};
-
-		pinctrl0_i2c0: pinctrl0_i2c0 {
-			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_CFG
-				    PB01_MSCR_S32G PB01_I2C0_SCL_CFG
-				    I2C0_SDA_IMCR PB00_I2C0_SDA_IN
-				    I2C0_SCL_IMCR PB01_I2C0_SCL_IN
-				    >;
-		};
-
-		pinctrl0_i2c0_gpio: pinctrl0_i2c0_gpio {
-			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_GPIO
-				    PB01_MSCR_S32G PB01_I2C0_SCL_GPIO
-				    I2C0_SDA_IMCR IMCR_DISABLED
-				    I2C0_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl0_i2c1: pinctrl0_i2c1 {
-			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_CFG
-				    PB04_MSCR_S32G PB04_I2C1_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c1_gpio: pinctrl0_i2c1_gpio {
-			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_GPIO
-				    PB04_MSCR_S32G PB04_I2C1_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_i2c2: pinctrl0_i2c2 {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
-				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c2_gpio: pinctrl0_i2c2_gpio {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_GPIO
-				    PB06_MSCR_S32G PB06_I2C2_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_i2c4: pinctrl0_i2c4 {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
-				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
-				    >;
-		};
-
-		pinctrl0_i2c4_gpio: pinctrl0_i2c4_gpio {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_GPIO
-				    PC02_MSCR_S32G PC02_I2C4_SCL_GPIO
-				    >;
-		};
-
-		pinctrl0_qspi: pinctrl0_qspi {
-			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
-				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
-				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
-				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
-				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
-				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
-				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
-				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
-				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
-				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
-				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
-				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
-				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
-				    PG04_MSCR_S32G PG04_QSPI_CS_A0
-				    PG05_MSCR_S32G PG05_QSPI_CS_A1
-				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
-				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
-				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
-				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
-				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
-				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
-				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
-				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
-				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
-				    >;
-		};
-
-		pinctrl0_uart0: pinctrl0_uart0 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
-				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
-				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		pinctrl1_dspi0: pinctrl1_dspi0 {
-			fsl,pins = <DSPI0_SIN_IMCR PA14_SPI0_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi1: pinctrl1_dspi1 {
-			fsl,pins = <DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
-				    >;
-		};
-
-		pinctrl1_i2c1: pinctrl1_i2c1 {
-			fsl,pins = <I2C1_SCL_IMCR PB03_I2C1_SCL_IN
-				    I2C1_SDA_IMCR PB04_I2C1_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c1_gpio: pinctrl1_i2c1_gpio {
-			fsl,pins = <I2C1_SCL_IMCR IMCR_DISABLED
-				    I2C1_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c2: pinctrl1_i2c2 {
-			fsl,pins = <I2C2_SCL_IMCR PB05_I2C2_SCL_IN
-				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c2_gpio: pinctrl1_i2c2_gpio {
-			fsl,pins = <I2C2_SCL_IMCR IMCR_DISABLED
-				    I2C2_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c4: pinctrl1_i2c4 {
-			fsl,pins = <I2C4_SDA_IMCR PC01_I2C4_SDA_IN
-				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
-				    >;
-		};
-
-		pinctrl1_i2c4_gpio: pinctrl1_i2c4_gpio {
-			fsl,pins = <I2C4_SDA_IMCR IMCR_DISABLED
-				    I2C4_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-	};
-};
-
-&qspi {
-	pinctrl-0 = <&pinctrl0_qspi>;
-	pinctrl-names = "default";
-	status = "okay";
-
-	/delete-node/ mx25uw51245g@0;
-
-	mt35xu512aba@0 {
-		address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "jedec,spi-nor";
-		spi-max-frequency = <200000000>;
-		spi-tx-bus-width = <8>;
-		spi-rx-bus-width = <8>;
-		reg = <0>;
-	};
-};
-
-&uart0 {
-	pinctrl-0 = <&pinctrl0_uart0>;
-	pinctrl-names = "default";
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32g274a-emu.dts b/arch/arm/dts/s32g274a-emu.dts
deleted file mode 100644
index c7aa1d78d5..0000000000
--- a/arch/arm/dts/s32g274a-emu.dts
+++ /dev/null
@@ -1,57 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2021-2022 NXP
- */
-
-/dts-v1/;
-#include <dt-bindings/pinctrl/s32g-pinctrl.h>
-#include "s32g2.dtsi"
-
-/ {
-	model = "Emulator for NXP S32G274A";
-
-	chosen {
-		stdout-path = "serial1:115200n8";
-	};
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_uart1: pinctrl0_uart1 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PB09_MSCR_S32G PB09_LIN1_TX_CFG
-				    PB10_MSCR_S32G PB10_LIN1_RX_CFG>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		u-boot,dm-pre-reloc;
-		pinctrl1_uart1: pinctrl1_uart1 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <LIN1_RX_IMCR PB10_LIN1_RX_IN>;
-		};
-	};
-};
-
-&uart1{
-	pinctrl-0 = <&pinctrl0_uart1 &pinctrl1_uart1>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&usdhc0 {
-	status = "okay";
-};
-
-&pit0 {
-	/delete-property/ clocks;
-	/delete-property/ clock-names;
-	/**
-	 * Artificially reduce the frequency to 1/10 of the real rate
-	 * to increase responsiveness
-	 */
-	clock-frequency = <133333>;
-};
diff --git a/arch/arm/dts/s32g274a-rdb2.dts b/arch/arm/dts/s32g274a-rdb2.dts
deleted file mode 100644
index 709630825a..0000000000
--- a/arch/arm/dts/s32g274a-rdb2.dts
+++ /dev/null
@@ -1,16 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2019-2020, 2022 NXP
- */
-
-/dts-v1/;
-#include "s32g2.dtsi"
-#include "s32gxxxa-rdb.dtsi"
-
-/ {
-	model = "NXP S32G274A-RDB2";
-};
-
-&usdhc0 {
-	no-1-8-v;
-};
diff --git a/arch/arm/dts/s32g274a-simulator.dts b/arch/arm/dts/s32g274a-simulator.dts
deleted file mode 100644
index 0d2b64f839..0000000000
--- a/arch/arm/dts/s32g274a-simulator.dts
+++ /dev/null
@@ -1,29 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-/dts-v1/;
-#include "s32g2.dtsi"
-/ {
-	model = "NXP S32G274A-SIM";
-
-	chosen {
-		stdout-path = "serial0:115200n8";
-	};
-
-	memory_DDR0@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x40000000>;
-	};
-
-	memory_DDR1@c0000000 {
-		device_type = "memory";
-		reg = <0 0xc0000000 0 0x40000000>;
-	};
-};
diff --git a/arch/arm/dts/s32g2xxa-evb.dts b/arch/arm/dts/s32g2xxa-evb.dts
deleted file mode 100644
index 62246f9b63..0000000000
--- a/arch/arm/dts/s32g2xxa-evb.dts
+++ /dev/null
@@ -1,20 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2021-2022 NXP
- */
-
-/dts-v1/;
-#include "s32g2.dtsi"
-#include "s32gxxxa-evb.dtsi"
-
-/ {
-	model = "NXP S32G2XXX-EVB";
-};
-
-&usdhc0 {
-	no-1-8-v;
-};
-
-&usbotg {
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32g3.dtsi b/arch/arm/dts/s32g3.dtsi
deleted file mode 100644
index 0f8605b4fa..0000000000
--- a/arch/arm/dts/s32g3.dtsi
+++ /dev/null
@@ -1,99 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021-2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-/delete-node/ &gic;
-/ {
-	model = "NXP S32G3XX";
-	compatible = "nxp,s32g3";
-
-	mem1: memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	mem2: memory@880000000 {
-		device_type = "memory";
-		reg = <0x8 0x80000000 0 0x80000000>;
-	};
-
-	cpus {
-		cpu4: cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x2>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-				<&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-				"soc_major", "soc_minor", "soc_subminor";
-		};
-
-		cpu5: cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x3>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-				<&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-				"soc_major", "soc_minor", "soc_subminor";
-		};
-
-		cpu6: cpu@102 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x102>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-				<&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-				"soc_major", "soc_minor", "soc_subminor";
-		};
-
-		cpu7: cpu@103 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x103>;
-
-			nvmem-cells = <&soc_letter>, <&part_no>,
-				<&soc_major>, <&soc_minor>, <&soc_subminor>;
-			nvmem-cell-names = "soc_letter", "part_no",
-				"soc_major", "soc_minor", "soc_subminor";
-		};
-	};
-
-	soc {
-		gic: interrupt-controller@50800000 {
-			compatible = "arm,gic-v3";
-			#interrupt-cells = <3>;
-			#address-cells = <2>;
-			#size-cells = <2>;
-			interrupt-controller;
-			reg = <0 0x50800000 0 0x10000>, /* GIC Dist */
-			      <0 0x50900000 0 0x200000>, /* GICR (RD_base + SGI_base) */
-			      <0 0x50400000 0 0x2000>, /* GICC */
-			      <0 0x50410000 0 0x2000>, /* GICH */
-			      <0 0x50420000 0 0x2000>; /* GICV */
-			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
-		};
-	};
-};
-
-&cmu {
-	compatible = "nxp,s32g3-cmu";
-};
-
-&siul2_0_nvram {
-	compatible = "nxp,s32g3-siul2_0-nvram";
-};
-
-&siul2_1_nvram {
-	compatible = "nxp,s32g3-siul2_1-nvram";
-};
diff --git a/arch/arm/dts/s32g399a-emu.dts b/arch/arm/dts/s32g399a-emu.dts
deleted file mode 100644
index 55ad4673dc..0000000000
--- a/arch/arm/dts/s32g399a-emu.dts
+++ /dev/null
@@ -1,62 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2021-2022 NXP
- */
-
-/dts-v1/;
-#include "s32g.dtsi"
-#include "s32g3.dtsi"
-
-/delete-node/ &mem2;
-/ {
-	model = "Emulator for NXP S32G399A";
-
-	chosen {
-		stdout-path = "serial1:7812500n8";
-	};
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_uart1: pinctrl0_uart1 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PB09_MSCR_S32G PB09_LIN1_TX_CFG
-				    PB10_MSCR_S32G PB10_LIN1_RX_CFG>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		u-boot,dm-pre-reloc;
-		pinctrl1_uart1: pinctrl1_uart1 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <LIN1_RX_IMCR PB10_LIN1_RX_IN>;
-		};
-	};
-};
-
-&uart1{
-	pinctrl-0 = <&pinctrl0_uart1 &pinctrl1_uart1>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&usdhc0 {
-	pinctrl-0 = <&pinctrl0_sd0>;
-	pinctrl-1 = <>;
-	pinctrl-2 = <>;
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	status = "okay";
-};
-
-&pit0 {
-	/delete-property/ clocks;
-	/delete-property/ clock-names;
-	/**
-	 * Artificially reduce the frequency to 1/10 of the real rate
-	 * to increase responsiveness
-	 */
-	clock-frequency = <133333>;
-};
diff --git a/arch/arm/dts/s32g399a-rdb3.dts b/arch/arm/dts/s32g399a-rdb3.dts
deleted file mode 100644
index 844d9bce91..0000000000
--- a/arch/arm/dts/s32g399a-rdb3.dts
+++ /dev/null
@@ -1,13 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2022 NXP
- */
-
-/dts-v1/;
-#include "s32g.dtsi"
-#include "s32g3.dtsi"
-#include "s32gxxxa-rdb.dtsi"
-
-/ {
-	model = "NXP S32G399A-RDB3";
-};
diff --git a/arch/arm/dts/s32g3xxa-evb.dts b/arch/arm/dts/s32g3xxa-evb.dts
deleted file mode 100644
index c23de00f9c..0000000000
--- a/arch/arm/dts/s32g3xxa-evb.dts
+++ /dev/null
@@ -1,21 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2021-2022 NXP
- */
-
-/dts-v1/;
-#include "s32g.dtsi"
-#include "s32g3.dtsi"
-#include "s32gxxxa-evb.dtsi"
-
-/ {
-	model = "NXP S32G3XXX-EVB";
-};
-
-&usdhc0 {
-	no-1-8-v;
-};
-
-&usbotg {
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32g3xxa-evb3.dts b/arch/arm/dts/s32g3xxa-evb3.dts
deleted file mode 100644
index b9a305a3f8..0000000000
--- a/arch/arm/dts/s32g3xxa-evb3.dts
+++ /dev/null
@@ -1,17 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2022 NXP
- */
-
-/dts-v1/;
-#include "s32g.dtsi"
-#include "s32g3.dtsi"
-#include "s32gxxxa-evb.dtsi"
-
-/ {
-	model = "NXP S32G3XXX-EVB3";
-};
-
-&usdhc0 {
-	no-1-8-v;
-};
diff --git a/arch/arm/dts/s32gxxxa-evb.dtsi b/arch/arm/dts/s32gxxxa-evb.dtsi
deleted file mode 100644
index 64eb612d44..0000000000
--- a/arch/arm/dts/s32gxxxa-evb.dtsi
+++ /dev/null
@@ -1,345 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2019-2022 NXP
- */
-
-#include <dt-bindings/gpio/gpio.h>
-
-/ {
-	aliases {
-		usb0 = &usbotg;
-	};
-
-	usbotg: usb@44064000 {
-		compatible = "fsl,imx27-usb";
-		reg = <0x0 0x44064000 0x0 0x200>;
-		pinctrl-0 = <&pinctrl0_usb &pinctrl1_usb>;
-		pinctrl-names = "default";
-		phys = <&saf1508_phy>;
-	};
-
-	saf1508_phy: usb_phy@44064000 {
-		compatible = "nxp,saf1508bet";
-		reg = <0x0 0x44064000 0x0 0x200>;
-		#phy-cells = <0>;
-	};
-};
-
-&usdhc0 {
-	pinctrl-0 = <&pinctrl0_sd0>;
-	pinctrl-1 = <>;
-	pinctrl-2 = <>;
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	status = "okay";
-};
-
-&spi1 {
-	pinctrl-0 = <&pinctrl0_dspi1 &pinctrl1_dspi1>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&spi5 {
-	pinctrl-0 = <&pinctrl0_dspi5 &pinctrl1_dspi5>;
-	pinctrl-names = "default";
-	status = "okay";
-
-	ethernet-switch@0 {
-		compatible = "nxp,sja1105-s32gevb-fw-loader";
-		spi-max-frequency = <1000000>;
-		reg = <0>;
-		spi-cpha;
-	};
-};
-
-&gmac0 {
-	status = "okay";
-	phy-mode = "rgmii";
-	phy-handle = <&mdio_c_phy4>;
-};
-
-&usbotg {
-	status = "okay";
-};
-
-&gmac0_mdio {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	/* ARQ107 on S32RGV-VNP-PLAT */
-	mdio_c_phy1: ethernet-phy@1 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <1>;
-	};
-	/* KSZ9031RNX on S32G-VNP-PROC */
-	mdio_c_phy4: ethernet-phy@4 {
-		reg = <4>;
-		max-speed = <1000>;
-	};
-	/* KSZ9031RNX on S32RGV-VNP-PLAT */
-	mdio_c_phy5: ethernet-phy@5 {
-		status = "disabled"; /* blocked by USB by default */
-		reg = <5>;
-		max-speed = <1000>;
-	};
-};
-
-&pfe {
-	status = "okay";
-};
-
-/* EEPROM */
-&i2c0 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c0>;
-	pinctrl-1 = <&pinctrl0_i2c0_gpio>;
-	scl-gpios = <&gpio0 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* Platform board PCI X16 EXPRESS - I2C_SCL_S0, I2C_SDA_S0  */
-&i2c1 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c1 &pinctrl1_i2c1>;
-	pinctrl-1 = <&pinctrl0_i2c1_gpio &pinctrl1_i2c1_gpio>;
-	scl-gpios = <&gpio0 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* Platform board GPIO_J3-17 (SDA), GPIO_J3-19 (SCL0)  */
-&i2c2 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c2 &pinctrl1_i2c2>;
-	pinctrl-1 = <&pinctrl0_i2c2_gpio &pinctrl1_i2c2_gpio>;
-	scl-gpios = <&gpio0 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* PMIC */
-&i2c4 {
-	status = "okay";
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c4 &pinctrl1_i2c4>;
-	pinctrl-1 = <&pinctrl0_i2c4_gpio &pinctrl1_i2c4_gpio>;
-	scl-gpios = <&gpio0 34 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	clock-frequency=<100000>;
-
-	vr5510 {
-		compatible = "nxp,vr5510";
-		reg = <0x20>;
-		status = "okay";
-	};
-
-	vr5510_fsu {
-		compatible = "nxp,vr5510";
-		reg = <0x21>;
-		status = "okay";
-	};
-
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_i2c0: pinctrl0_i2c0 {
-			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_CFG
-				    PB01_MSCR_S32G PB01_I2C0_SCL_CFG
-				    I2C0_SDA_IMCR PB00_I2C0_SDA_IN
-				    I2C0_SCL_IMCR PB01_I2C0_SCL_IN
-				    >;
-		};
-
-		pinctrl0_i2c0_gpio: pinctrl0_i2c0_gpio {
-			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_GPIO
-				    PB01_MSCR_S32G PB01_I2C0_SCL_GPIO
-				    I2C0_SDA_IMCR IMCR_DISABLED
-				    I2C0_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl0_i2c1: pinctrl0_i2c1 {
-			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_CFG
-				    PB04_MSCR_S32G PB04_I2C1_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c1_gpio: pinctrl0_i2c1_gpio {
-			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_GPIO
-				    PB04_MSCR_S32G PB04_I2C1_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_i2c2: pinctrl0_i2c2 {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
-				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c2_gpio: pinctrl0_i2c2_gpio {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_GPIO
-				    PB06_MSCR_S32G PB06_I2C2_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_i2c4: pinctrl0_i2c4 {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
-				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
-				    >;
-		};
-
-		pinctrl0_i2c4_gpio: pinctrl0_i2c4_gpio {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_GPIO
-				    PC02_MSCR_S32G PC02_I2C4_SCL_GPIO
-				    >;
-		};
-
-		pinctrl0_qspi: pinctrl0_qspi {
-			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
-				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
-				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
-				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
-				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
-				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
-				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
-				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
-				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
-				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
-				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
-				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
-				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
-				    PG04_MSCR_S32G PG04_QSPI_CS_A0
-				    PG05_MSCR_S32G PG05_QSPI_CS_A1
-				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
-				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
-				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
-				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
-				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
-				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
-				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
-				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
-				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
-				    >;
-		};
-
-		pinctrl0_dspi1: pinctrl0_dspi1 {
-			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
-				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
-				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
-				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
-				    >;
-		};
-
-		pinctrl0_dspi5: pinctrl0_dspi5 {
-			fsl,pins = <PA09_MSCR_S32G PA09_SPI5_SCK_CFG
-				    PA10_MSCR_S32G PA10_SPI5_SIN_CFG
-				    PA11_MSCR_S32G PA11_SPI5_SOUT_CFG
-				    PA12_MSCR_S32G PA12_SPI5_CS0_CFG
-				    >;
-		};
-
-		pinctrl0_usb: pinctrl0_usb {
-			fsl,pins = <PD14_MSCR_S32G PD14_USB_DATA0_CFG
-				    PD15_MSCR_S32G PD15_USB_DATA1_CFG
-				    PE00_MSCR_S32G PE00_USB_DATA2_CFG
-				    PE01_MSCR_S32G PE01_USB_DATA3_CFG
-				    >;
-		};
-
-		pinctrl0_uart0: pinctrl0_uart0 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
-				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
-				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		pinctrl1_i2c1: pinctrl1_i2c1 {
-			fsl,pins = <I2C1_SCL_IMCR PB03_I2C1_SCL_IN
-				    I2C1_SDA_IMCR PB04_I2C1_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c1_gpio: pinctrl1_i2c1_gpio {
-			fsl,pins = <I2C1_SCL_IMCR IMCR_DISABLED
-				    I2C1_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c2: pinctrl1_i2c2 {
-			fsl,pins = <I2C2_SCL_IMCR PB05_I2C2_SCL_IN
-				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c2_gpio: pinctrl1_i2c2_gpio {
-			fsl,pins = <I2C2_SCL_IMCR IMCR_DISABLED
-				    I2C2_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c4: pinctrl1_i2c4 {
-			fsl,pins = <I2C4_SDA_IMCR PC01_I2C4_SDA_IN
-				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
-				    >;
-		};
-
-		pinctrl1_i2c4_gpio: pinctrl1_i2c4_gpio {
-			fsl,pins = <I2C4_SDA_IMCR IMCR_DISABLED
-				    I2C4_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_dspi1: pinctrl1_dspi1 {
-			fsl,pins = <DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi5: pinctrl1_dspi5 {
-			fsl,pins = <DSPI5_SIN_IMCR PA10_SPI5_SIN_IN
-				    >;
-		};
-
-		pinctrl1_usb: pinctrl1_usb {
-			fsl,pins = <PH00_MSCR_S32G PH00_USB_DATA7_CFG
-				    PL08_MSCR_S32G PL08_USB_CLK_CFG
-				    PL09_MSCR_S32G PL09_USB_DIR_CFG
-				    PL10_MSCR_S32G PL10_USB_STP_CFG
-				    PL11_MSCR_S32G PL11_USB_NXT_CFG
-				    PL12_MSCR_S32G PL12_USB_DATA4_CFG
-				    PL13_MSCR_S32G PL13_USB_DATA5_CFG
-				    PL14_MSCR_S32G PL14_USB_DATA6_CFG
-				    USB_ULPI_CLK_IMCR PL08_USB_CLK_IN
-				    USB_ULPI_DATA0_IMCR PD14_USB_DATA0_IN
-				    USB_ULPI_DATA1_IMCR PD15_USB_DATA1_IN
-				    USB_ULPI_DATA2_IMCR PE00_USB_DATA2_IN
-				    USB_ULPI_DATA3_IMCR PE01_USB_DATA3_IN
-				    USB_ULPI_DATA4_IMCR PL12_USB_DATA4_IN
-				    USB_ULPI_DATA5_IMCR PL13_USB_DATA5_IN
-				    USB_ULPI_DATA6_IMCR PL14_USB_DATA6_IN
-				    USB_ULPI_DATA7_IMCR PH00_USB_DATA7_IN
-				    USB_ULPI_DIR_IMCR PL09_USB_DIR_IN
-				    USB_ULPI_NXT_IMCR PL11_USB_NXT_IN
-				    >;
-		};
-	};
-};
-
-&qspi {
-	pinctrl-0 = <&pinctrl0_qspi>;
-	pinctrl-names = "default";
-};
-
-&uart0 {
-	pinctrl-0 = <&pinctrl0_uart0>;
-	pinctrl-names = "default";
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32gxxxa-rdb.dtsi b/arch/arm/dts/s32gxxxa-rdb.dtsi
deleted file mode 100644
index 171eba26d0..0000000000
--- a/arch/arm/dts/s32gxxxa-rdb.dtsi
+++ /dev/null
@@ -1,288 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2019-2022 NXP
- */
-
-#include <dt-bindings/gpio/gpio.h>
-
-&usdhc0 {
-	/* By default sd0 pins were able to work at 100Mhz and 200Mhz */
-	pinctrl-0 = <&pinctrl0_sd0>;
-	pinctrl-1 = <>;
-	pinctrl-2 = <>;
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	status = "okay";
-};
-
-&spi1 {
-	pinctrl-0 = <&pinctrl0_dspi1 &pinctrl1_dspi1>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&spi5 {
-	pinctrl-0 = <&pinctrl0_dspi5 &pinctrl1_dspi5>;
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&pfe {
-	status = "okay";
-};
-
-/* IO Expander  */
-&i2c0 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c0>;
-	pinctrl-1 = <&pinctrl0_i2c0_gpio>;
-	scl-gpios = <&gpio0 32 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* PCIe X1 Connector  */
-&i2c1 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl1_i2c1>;
-	pinctrl-1 = <&pinctrl1_i2c1_gpio>;
-	scl-gpios = <&gpio1 163 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio1 165 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* FLEXRAY_LIN  */
-&i2c2 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c2 &pinctrl1_i2c2>;
-	pinctrl-1 = <&pinctrl0_i2c2_gpio &pinctrl1_i2c2_gpio>;
-	scl-gpios = <&gpio0 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* PMIC */
-&i2c4 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c4 &pinctrl1_i2c4>;
-	pinctrl-1 = <&pinctrl0_i2c4_gpio &pinctrl1_i2c4_gpio>;
-	scl-gpios = <&gpio0 34 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-
-	vr5510 {
-		compatible = "nxp,vr5510";
-		reg = <0x20>;
-		status = "okay";
-	};
-
-	vr5510_fsu {
-		compatible = "nxp,vr5510";
-		reg = <0x21>;
-		status = "okay";
-	};
-
-	pf5020_a {
-		compatible = "nxp,pf5020";
-		reg = <0x9>;
-		status = "okay";
-	};
-
-	pf5020_b {
-		compatible = "nxp,pf5020";
-		reg = <0x8>;
-		status = "okay";
-	};
-
-	fs5600 {
-		compatible = "nxp,fs5600";
-		reg = <0x18>;
-		status = "okay";
-	};
-};
-
-&gmac0 {
-	status = "okay";
-	phy-mode = "rgmii";
-	/* Connected to KSZ9031 MDIO_A */
-	phy-handle = <&mdio_a_phy1>;
-};
-
-&gmac0_mdio {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	/* KSZ9031 GMAC */
-	mdio_a_phy1: ethernet-phy@1 {
-		max-speed = <1000>;
-		reg = <1>;
-	};
-	/* ARQ107 */
-	mdio_a_phy3: ethernet-phy@3 {
-		compatible = "ethernet-phy-ieee802.3-c45";
-		reg = <3>;
-	};
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_i2c0: pinctrl0_i2c0 {
-			fsl,pins = <PB15_MSCR_S32G PB15_I2C0_SDA_CFG
-				    PC00_MSCR_S32G PC00_I2C0_SCL_CFG
-				    I2C0_SDA_IMCR PB15_I2C0_SDA_IN
-				    I2C0_SCL_IMCR PC00_I2C0_SCL_IN
-				    >;
-		};
-
-		pinctrl0_i2c0_gpio: pinctrl0_i2c0_gpio {
-			fsl,pins = <PB15_MSCR_S32G PB15_I2C0_SDA_GPIO
-				    PC00_MSCR_S32G PC00_I2C0_SCL_GPIO
-				    I2C0_SDA_IMCR IMCR_DISABLED
-				    I2C0_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl0_i2c2: pinctrl0_i2c2 {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
-				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c2_gpio: pinctrl0_i2c2_gpio {
-			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_GPIO
-				    PB06_MSCR_S32G PB06_I2C2_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_i2c4: pinctrl0_i2c4 {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
-				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
-				    >;
-		};
-
-		pinctrl0_i2c4_gpio: pinctrl0_i2c4_gpio {
-			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_GPIO
-				    PC02_MSCR_S32G PC02_I2C4_SCL_GPIO
-				    >;
-		};
-
-		pinctrl0_qspi: pinctrl0_qspi {
-			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
-				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
-				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
-				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
-				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
-				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
-				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
-				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
-				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
-				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
-				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
-				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
-				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
-				    PG04_MSCR_S32G PG04_QSPI_CS_A0
-				    PG05_MSCR_S32G PG05_QSPI_CS_A1
-				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
-				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
-				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
-				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
-				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
-				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
-				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
-				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
-				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
-				    >;
-		};
-
-		pinctrl0_dspi1: pinctrl0_dspi1 {
-			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
-				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
-				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
-				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
-				    >;
-		};
-
-		pinctrl0_dspi5: pinctrl0_dspi5 {
-			fsl,pins = <PA09_MSCR_S32G PA09_SPI5_SCK_CFG
-				    PA10_MSCR_S32G PA10_SPI5_SIN_CFG
-				    PA11_MSCR_S32G PA11_SPI5_SOUT_CFG
-				    PA12_MSCR_S32G PA12_SPI5_CS0_CFG
-				    >;
-		};
-
-		pinctrl0_uart0: pinctrl0_uart0 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
-				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
-				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		pinctrl1_i2c1: pinctrl1_i2c1 {
-			fsl,pins = <PK03_MSCR_S32G PK03_I2C1_SCL_CFG
-				    PK05_MSCR_S32G PK05_I2C1_SDA_CFG
-				    I2C1_SCL_IMCR PK03_I2C1_SCL_IN
-				    I2C1_SDA_IMCR PK05_I2C1_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c1_gpio: pinctrl1_i2c1_gpio {
-			fsl,pins = <PK03_MSCR_S32G PK03_I2C1_SCL_GPIO
-				    PK05_MSCR_S32G PK05_I2C1_SDA_GPIO
-				    I2C1_SCL_IMCR IMCR_DISABLED
-				    I2C1_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c2: pinctrl1_i2c2 {
-			fsl,pins = <I2C2_SCL_IMCR PB05_I2C2_SCL_IN
-				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c2_gpio: pinctrl1_i2c2_gpio {
-			fsl,pins = <I2C2_SCL_IMCR IMCR_DISABLED
-				    I2C2_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_i2c4: pinctrl1_i2c4 {
-			fsl,pins = <I2C4_SDA_IMCR PC01_I2C4_SDA_IN
-				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
-				    >;
-		};
-
-		pinctrl1_i2c4_gpio: pinctrl1_i2c4_gpio {
-			fsl,pins = <I2C4_SDA_IMCR IMCR_DISABLED
-				    I2C4_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl1_dspi1: pinctrl1_dspi1 {
-			fsl,pins = <DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi5: pinctrl1_dspi5 {
-			fsl,pins = <DSPI5_SIN_IMCR PA10_SPI5_SIN_IN
-				    >;
-		};
-	};
-};
-
-&qspi {
-	pinctrl-0 = <&pinctrl0_qspi>;
-	pinctrl-names = "default";
-};
-
-&uart0 {
-	pinctrl-0 = <&pinctrl0_uart0>;
-	pinctrl-names = "default";
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32r45-emu.dts b/arch/arm/dts/s32r45-emu.dts
deleted file mode 100644
index 1c6611fb95..0000000000
--- a/arch/arm/dts/s32r45-emu.dts
+++ /dev/null
@@ -1,15 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2022 NXP
- */
-
-/dts-v1/;
-#include "s32r45.dtsi"
-
-/ {
-	model = "Emulator for NXP S32R45";
-
-	chosen {
-		stdout-path = "serial1:7812500n8";
-	};
-};
diff --git a/arch/arm/dts/s32r45-evb.dts b/arch/arm/dts/s32r45-evb.dts
deleted file mode 100644
index 3548857afe..0000000000
--- a/arch/arm/dts/s32r45-evb.dts
+++ /dev/null
@@ -1,322 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2017-2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-#include <dt-bindings/clock/s32r45-scmi-clock.h>
-#include <dt-bindings/gpio/gpio.h>
-#include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>
-#include <dt-bindings/pinctrl/s32r45-pinctrl.h>
-
-/dts-v1/;
-#include "s32r45.dtsi"
-
-&qspi {
-	compatible = "nxp,s32r45-qspi", "nxp,s32cc-qspi";
-	pinctrl-0 = <&pinctrl0_qspi>;
-	pinctrl-names = "default";
-	status = "okay";
-
-	mx25uw51245g@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "jedec,spi-nor";
-		spi-max-frequency = <200000000>;
-		spi-tx-bus-width = <8>;
-		spi-rx-bus-width = <8>;
-		reg = <0>;
-	};
-};
-
-&cmu {
-	compatible = "nxp,s32r45-cmu";
-};
-
-&usdhc0 {
-	pinctrl-0 = <&pinctrl0_sd0>;
-	pinctrl-names = "default";
-	no-1-8-v;
-	status = "okay";
-};
-
-&pcie0 {
-	status = "okay";
-
-	link-speed = <3>; /* Gen3 */
-};
-
-&gmac0 {
-	clocks = <&clks S32GEN1_SCMI_CLK_GMAC0_TS>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_SGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_SGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_RX_RGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_TX_RGMII>,
-		 <&clks S32GEN1_SCMI_CLK_GMAC0_AXI>;
-	clock-names = "ts", "rx_sgmii", "tx_sgmii",
-		      "rx_rgmii", "tx_rgmii", "axi";
-	pinctrl-0 = <&pinctrl0_gmac0 &pinctrl0_gmac0_mdio>;
-	pinctrl-1 = <&pinctrl0_gmac0_mdio>;
-	pinctrl-names = "gmac_rgmii", "gmac_sgmii";
-	status = "okay";
-	phy-mode = "rgmii";
-	phy-handle = <&gmac0_phy1>;
-};
-
-&gmac0_mdio {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	/* KSZ9031RNXCA on S32R-VNP-PROC */
-	gmac0_phy1: ethernet-phy@1 {
-		reg = <1>;
-	};
-};
-
-/* J36 - PMIC */
-&i2c0 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c0>;
-	pinctrl-1 = <&pinctrl0_i2c0_gpio>;
-	scl-gpios = <&gpio0 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-/* J37 */
-&i2c1 {
-	clock-frequency=<100000>;
-	pinctrl-names = "default", "gpio";
-	pinctrl-0 = <&pinctrl0_i2c1 &pinctrl1_i2c1>;
-	pinctrl-1 = <&pinctrl0_i2c1_gpio &pinctrl1_i2c1_gpio>;
-	scl-gpios = <&gpio0 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	sda-gpios = <&gpio0 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
-};
-
-&pinctrl0 {
-	board_pinctrl0 {
-		u-boot,dm-pre-reloc;
-		pinctrl0_dspi1: pinctrl0_dspi1 {
-			fsl,pins = <PB04_MSCR_S32R45 PB04_SPI1_SCK_CFG
-				    PB05_MSCR_S32R45 PB05_SPI1_SIN_CFG
-				    PB06_MSCR_S32R45 PB06_SPI1_SOUT_CFG
-				    PB07_MSCR_S32R45 PB07_SPI1_CS0_CFG
-				    PB08_MSCR_S32R45 PB08_SPI1_CS1_CFG
-				    >;
-		};
-
-		pinctrl0_dspi2: pinctrl0_dspi2 {
-			fsl,pins = <PB11_MSCR_S32R45 PB11_SPI2_SCK_CFG
-				    PB13_MSCR_S32R45 PB13_SPI2_SOUT_CFG
-				    PB14_MSCR_S32R45 PB14_SPI2_CS0_CFG
-				    PB15_MSCR_S32R45 PB15_SPI2_CS1_CFG
-				    PC01_MSCR_S32R45 PC01_SPI2_SIN_CFG
-				    >;
-		};
-
-		pinctrl0_dspi3: pinctrl0_dspi3 {
-			fsl,pins = <PC04_MSCR_S32R45 PC04_SPI3_SCK_CFG
-				    PC06_MSCR_S32R45 PC06_SPI3_SIN_CFG
-				    PC07_MSCR_S32R45 PC07_SPI3_CS0_CFG
-				    PC08_MSCR_S32R45 PC08_SPI3_CS1_CFG
-				    PC13_MSCR_S32R45 PC13_SPI3_SOUT_CFG
-				    >;
-		};
-
-		pinctrl0_gmac0_mdio: pinctrl0_gmac0_mdio {
-			fsl,pins = <PD12_MSCR_S32R45 PD12_GMAC0_MDC_CFG
-				    PD13_MSCR_S32R45 PD13_GMAC0_MDIO_CFG
-				    GMAC0_MDIO_IMCR PD13_GMAC0_MDIO_IN
-				    >;
-		};
-
-		pinctrl0_gmac0: pinctrl0_gmac0 {
-			fsl,pins = <PE02_MSCR_S32R45 PE02_GMAC0_TX_CLK_CFG
-				    PE03_MSCR_S32R45 PE03_GMAC0_TX_EN_CFG
-				    PE04_MSCR_S32R45 PE04_GMAC0_TX_D0_CFG
-				    PE05_MSCR_S32R45 PE05_GMAC0_TX_D1_CFG
-				    PE06_MSCR_S32R45 PE06_GMAC0_TX_D2_CFG
-				    PE07_MSCR_S32R45 PE07_GMAC0_TX_D3_CFG
-				    PE08_MSCR_S32R45 PE08_GMAC0_RX_CLK_CFG
-				    PE09_MSCR_S32R45 PE09_GMAC0_RX_DV_CFG
-				    PE10_MSCR_S32R45 PE10_GMAC0_RX_D0_CFG
-				    PE11_MSCR_S32R45 PE11_GMAC0_RX_D1_CFG
-				    PE12_MSCR_S32R45 PE12_GMAC0_RX_D2_CFG
-				    PE13_MSCR_S32R45 PE13_GMAC0_RX_D3_CFG
-				    GMAC0_TX_CLK_IMCR PE02_GMAC0_TX_CLK_IN
-				    GMAC0_RX_CLK_IMCR PE08_GMAC0_RX_CLK_IN
-				    GMAC0_RX_DV_IMCR PE09_GMAC0_RX_DV_IN
-				    GMAC0_RX_D0_IMCR PE10_GMAC0_RX_D0_IN
-				    GMAC0_RX_D1_IMCR PE11_GMAC0_RX_D1_IN
-				    GMAC0_RX_D2_IMCR PE12_GMAC0_RX_D2_IN
-				    GMAC0_RX_D3_IMCR PE13_GMAC0_RX_D3_IN
-				    >;
-		};
-
-		pinctrl0_i2c0: pinctrl0_i2c0 {
-			fsl,pins = <PB00_MSCR_S32R45 PB00_I2C0_SDA_CFG
-				    PB01_MSCR_S32R45 PB01_I2C0_SCL_CFG
-				    I2C0_SDA_IMCR PB00_I2C0_SDA_IN
-				    I2C0_SCL_IMCR PB01_I2C0_SCL_IN
-				    >;
-		};
-
-		pinctrl0_i2c0_gpio: pinctrl0_i2c0_gpio {
-			fsl,pins = <PB00_MSCR_S32R45 PB00_I2C0_SDA_GPIO
-				    PB01_MSCR_S32R45 PB01_I2C0_SCL_GPIO
-				    I2C0_SDA_IMCR IMCR_DISABLED
-				    I2C0_SCL_IMCR IMCR_DISABLED
-				    >;
-		};
-
-		pinctrl0_i2c1: pinctrl0_i2c1 {
-			fsl,pins = <PA14_MSCR_S32R45 PA14_I2C1_SCL_CFG
-				    PA15_MSCR_S32R45 PA15_I2C1_SDA_CFG
-				    >;
-		};
-
-		pinctrl0_i2c1_gpio: pinctrl0_i2c1_gpio {
-			fsl,pins = <PA14_MSCR_S32R45 PA14_I2C1_SCL_GPIO
-				    PA15_MSCR_S32R45 PA15_I2C1_SDA_GPIO
-				    >;
-		};
-
-		pinctrl0_qspi: pinctrl0_qspi {
-			fsl,pins = <PF05_MSCR_S32R45 PF05_QSPI_DATA_A0_CFG
-				    PF06_MSCR_S32R45 PF06_QSPI_DATA_A1_CFG
-				    PF07_MSCR_S32R45 PF07_QSPI_DATA_A2_CFG
-				    PF08_MSCR_S32R45 PF08_QSPI_DATA_A3_CFG
-				    PF09_MSCR_S32R45 PF09_QSPI_DATA_A4_CFG
-				    PF10_MSCR_S32R45 PF10_QSPI_DATA_A5_CFG
-				    PF11_MSCR_S32R45 PF11_QSPI_DATA_A6_CFG
-				    PF12_MSCR_S32R45 PF12_QSPI_DATA_A7_CFG
-				    PF13_MSCR_S32R45 PF13_QSPI_DQS_A_CFG
-				    PG00_MSCR_S32R45 PG00_QSPI_CLK_A_CFG
-				    PG01_MSCR_S32R45 PG01_QSPI_CLK_A_b_CFG
-				    PG02_MSCR_S32R45 PG02_QSPI_CLK_2A_CFG
-				    PG03_MSCR_S32R45 PG03_QSPI_CLK_2A_b_CFG
-				    PG04_MSCR_S32R45 PG04_QSPI_CS_A0
-				    PG05_MSCR_S32R45 PG05_QSPI_CS_A1
-				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
-				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
-				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
-				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
-				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
-				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
-				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
-				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
-				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
-				    >;
-		};
-
-		pinctrl0_sd0: pinctrl0_sd0 {
-			fsl,pins = <PC14_MSCR_S32R45 PC14_SD0_CLK_CFG
-				    PC15_MSCR_S32R45 PC15_SD0_CMD_CFG
-				    PD00_MSCR_S32R45 PD00_SD0_D0_CFG
-				    PD01_MSCR_S32R45 PD01_SD0_D1_CFG
-				    PD02_MSCR_S32R45 PD02_SD0_D2_CFG
-				    PD03_MSCR_S32R45 PD03_SD0_D3_CFG
-				    PD04_MSCR_S32R45 PD04_SD0_D4_CFG
-				    PD05_MSCR_S32R45 PD05_SD0_D5_CFG
-				    PD06_MSCR_S32R45 PD06_SD0_D6_CFG
-				    PD07_MSCR_S32R45 PD07_SD0_D7_CFG
-				    PD08_MSCR_S32R45 PD08_SD0_RST_CFG
-				    PD09_MSCR_S32R45 PD09_SD0_VSELECT_CFG
-				    SD0_CMD_IMCR PC15_SD0_CMD_IN
-				    SD0_D0_IMCR PD00_SD0_D0_IN
-				    SD0_D1_IMCR PD01_SD0_D1_IN
-				    SD0_D2_IMCR PD02_SD0_D2_IN
-				    SD0_D3_IMCR PD03_SD0_D3_IN
-				    SD0_D4_IMCR PD04_SD0_D4_IN
-				    SD0_D5_IMCR PD05_SD0_D5_IN
-				    SD0_D6_IMCR PD06_SD0_D6_IN
-				    SD0_D7_IMCR PD07_SD0_D7_IN
-				    >;
-		};
-
-		pinctrl0_uart0: pinctrl0_uart0 {
-			u-boot,dm-pre-reloc;
-			fsl,pins = <PC09_MSCR_S32R45 PC09_LIN0_TX_CFG
-				    PC10_MSCR_S32R45 PC10_LIN0_RX_CFG
-				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
-		};
-	};
-};
-
-&pinctrl1 {
-	board_pinctrl1 {
-		pinctrl1_dspi1: pinctrl1_dspi1 {
-			fsl,pins = <DSPI1_SIN_IMCR PB05_SPI1_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi2: pinctrl1_dspi2 {
-			fsl,pins = <DSPI2_SIN_IMCR PC01_SPI2_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi3: pinctrl1_dspi3 {
-			fsl,pins = <DSPI3_SIN_IMCR PC06_SPI3_SIN_IN
-				    >;
-		};
-
-		pinctrl1_dspi5: pinctrl1_dspi5 {
-			fsl,pins = <PK00_MSCR_S32R45 PK00_SPI5_SCK_CFG
-				    PK03_MSCR_S32R45 PK03_SPI5_CS0_CFG
-				    PK04_MSCR_S32R45 PK04_SPI5_SIN_CFG
-				    PK05_MSCR_S32R45 PK05_SPI5_SOUT_CFG
-				    DSPI5_SIN_IMCR PK04_SPI5_SIN_IN
-				    >;
-		};
-
-		pinctrl1_i2c1: pinctrl1_i2c1 {
-			fsl,pins = <I2C1_SCL_IMCR PA14_I2C1_SCL_IN
-				    I2C1_SDA_IMCR PA15_I2C1_SDA_IN
-				    >;
-		};
-
-		pinctrl1_i2c1_gpio: pinctrl1_i2c1_gpio {
-			fsl,pins = <I2C1_SCL_IMCR IMCR_DISABLED
-				    I2C1_SDA_IMCR IMCR_DISABLED
-				    >;
-		};
-	};
-};
-
-&spi1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl0_dspi1>, <&pinctrl1_dspi1>;
-	status = "okay";
-};
-
-&spi2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl0_dspi2>, <&pinctrl1_dspi2>;
-	status = "okay";
-};
-
-&spi3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl0_dspi3>, <&pinctrl1_dspi3>;
-	status = "okay";
-};
-
-&spi5 {
-	pinctrl-names = "default";
-	pinctrl-0 =  <&pinctrl1_dspi5>;
-	status = "okay";
-};
-
-&ocotp {
-	compatible = "nxp,s32r45-ocotp";
-};
-
-&uart0 {
-	pinctrl-0 = <&pinctrl0_uart0>;
-	pinctrl-names = "default";
-	status = "okay";
-};
diff --git a/arch/arm/dts/s32r45-simulator.dts b/arch/arm/dts/s32r45-simulator.dts
deleted file mode 100644
index cd2a5c811b..0000000000
--- a/arch/arm/dts/s32r45-simulator.dts
+++ /dev/null
@@ -1,29 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * Copyright 2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-
-/dts-v1/;
-#include "s32r45.dtsi"
-/ {
-	model = "NXP S32G274A-SIM";
-
-	chosen {
-		stdout-path = "serial0:115200n8";
-	};
-
-	memory_DDR0@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x40000000>;
-	};
-
-	memory_DDR1@c0000000 {
-		device_type = "memory";
-		reg = <0 0xc0000000 0 0x40000000>;
-	};
-};
diff --git a/arch/arm/dts/s32r45.dtsi b/arch/arm/dts/s32r45.dtsi
deleted file mode 100644
index 8da95a67f4..0000000000
--- a/arch/arm/dts/s32r45.dtsi
+++ /dev/null
@@ -1,204 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2017-2022 NXP
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- */
-#include <dt-bindings/clock/s32r45-scmi-clock.h>
-#include <dt-bindings/ddr-errata/s32-ddr-errata.h>
-#include <dt-bindings/gpio/gpio.h>
-#include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>
-#include <dt-bindings/pinctrl/s32r45-pinctrl.h>
-
-#include "s32cc.dtsi"
-/ {
-	model = "NXP S32R458-EVB";
-	compatible = "nxp,s32r45";
-
-	aliases {
-		eth0 = &gmac0;
-		eth1 = &gmac1;
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	memory@880000000 {
-		device_type = "memory";
-		reg = <0x8 0x80000000 0 0x80000000>;
-	};
-
-	reserved-memory {
-		ddr_errata_reserved: ddr@85000000 {
-			reg = <0x0 DDR_ERRATA_REGION_BASE
-				0x0 DDR_ERRATA_REGION_SIZE>; /* 4 KB */
-			no-map;
-		};
-	};
-
-	signature {
-		key-boot_key {
-			required = "conf";
-			algo = "sha1,rsa2048";
-			key-name-hint = "boot_key";
-		};
-	};
-
-	soc {
-		siul2_0@4009c000 {
-			compatible = "simple-mfd";
-			status = "okay";
-			reg = <0x0 0x4009c000 0x0 0x2000>;
-			u-boot,dm-pre-reloc;
-
-			pinctrl0: siul2-pinctrl0 {
-				compatible = "nxp,s32cc-siul2-pinctrl";
-				#pinctrl-cells = <2>;
-				/* MSCR range */
-				pins = <&pinctrl0 0 101>,
-				/* IMCR range */
-				<&pinctrl0 512 573>;
-				status = "okay";
-			};
-
-			gpio0: siul2-gpio0 {
-				compatible = "nxp,s32cc-siul2-gpio";
-				#gpio-cells = <2>;
-				gpio-controller;
-				gpio-ranges = <&pinctrl0 0 0 102>;
-				status = "okay";
-			};
-
-			siul2_0_nvram: siul2_0_nvram {
-				#address-cells = <1>;
-				#size-cells = <1>;
-
-				compatible = "nxp,s32r-siul2_0-nvram";
-				status = "okay";
-				u-boot,dm-pre-reloc;
-
-				soc_letter: soc_letter@0 {
-					reg = <S32CC_SOC_LETTER S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				part_no: part_no@4 {
-					reg = <S32CC_SOC_PART_NO S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				soc_major: soc_major@8 {
-					reg = <S32CC_SOC_MAJOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				soc_minor: soc_minor@c {
-					reg = <S32CC_SOC_MINOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				core_max_freq: core_max_freq@10 {
-					reg = <S32CC_MAX_CORE_FREQ S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				max_cpus_per_cluster: max_cpus_per_cluster@14 {
-					reg = <S32CC_MAX_A53_CORES_PER_CLUSTER
-					    S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				a53_cores_mask: a53_cores_mask@18 {
-					reg = <S32CC_A53_CORES_MASK S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-				pcie_dev_id: pcie_dev_id@1c {
-					reg = <S32CC_OVERWRITE_PCIE_DEV_ID
-					    S32CC_CELL_SIZE>;
-				};
-
-			};
-		};
-
-		gmac1: ethernet@44010000 {
-			compatible = "nxp,s32cc-dwmac";
-			reg = <0x0 0x44010000 0x0 0x2000>, /* gmac IP */
-			      <0x0 0x4007ca00 0x0 0x4>;    /* S32 CTRL_STS reg */
-			tx-fifo-depth = <20480>;
-			rx-fifo-depth = <20480>;
-			clocks = <&clks S32R45_SCMI_CLK_GMAC1_TS>,
-					<&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
-					<&clks S32R45_SCMI_CLK_GMAC1_AXI>;
-			clock-names = "ts", "rx_sgmii", "tx_sgmii",
-							"rx_rgmii", "tx_rgmii", "axi";
-			status = "okay";
-			phy-mode = "sgmii";
-			fixed-link {
-				speed = <1000>;
-				full-duplex;
-			};
-		};
-
-		siul2_1@4403c000 {
-			compatible = "simple-mfd";
-			status = "okay";
-			reg = <0x0 0x4403c000 0x0 0x2000>;
-			u-boot,dm-pre-reloc;
-
-			pinctrl1: siul2-pinctrl1 {
-				compatible = "nxp,s32cc-siul2-pinctrl";
-				#pinctrl-cells = <2>;
-				/* MSCR range */
-				pins = <&pinctrl1 102 133>,
-				/* IMCR range */
-				<&pinctrl1 603 785>;
-				status = "okay";
-			};
-
-			gpio1: siul2-gpio1 {
-				compatible = "nxp,s32cc-siul2-gpio";
-				gpio-controller;
-				#gpio-cells = <2>;
-				gpio-ranges = <&pinctrl1 0 102 32>;
-				status = "okay";
-			};
-
-			siul2_1_nvram {
-				#address-cells = <1>;
-				#size-cells = <1>;
-
-				compatible = "nxp,s32r-siul2_1-nvram";
-				status = "okay";
-				u-boot,dm-pre-reloc;
-
-				serdes_presence: serdes_presence@100 {
-					reg = <S32CC_SERDES_PRESENCE S32CC_CELL_SIZE>;
-				};
-
-				lax_presence: lax_presence@104 {
-					reg = <S32CC_LAX_PRESENCE S32CC_CELL_SIZE>;
-				};
-
-				soc_subminor: soc_subminor@108 {
-					reg = <S32CC_SOC_SUBMINOR S32CC_CELL_SIZE>;
-					u-boot,dm-pre-reloc;
-				};
-
-			};
-		};
-	};
-};
-
-&ddr_errata {
-	memory-region = <&ddr_errata_reserved>;
-	status = "okay";
-};
diff --git a/arch/arm/mach-s32/s32-cc/Kconfig b/arch/arm/mach-s32/s32-cc/Kconfig
index 3c39c555f2..faa0759dbe 100644
--- a/arch/arm/mach-s32/s32-cc/Kconfig
+++ b/arch/arm/mach-s32/s32-cc/Kconfig
@@ -3,6 +3,9 @@
 
 if NXP_S32CC
 
+config DEFAULT_DEVICE_TREE
+	default "s32cc"
+
 config CUSTOM_SYS_TEXT_BASE
 	bool "Use a custom SYS_TEXT_BASE"
 	help
diff --git a/board/nxp/s32g274abluebox3/Kconfig b/board/nxp/s32g274abluebox3/Kconfig
index 32375cdcc4..0b62ef5d63 100644
--- a/board/nxp/s32g274abluebox3/Kconfig
+++ b/board/nxp/s32g274abluebox3/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g274abluebox3"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g274a-bluebox3"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g274aemu/Kconfig b/board/nxp/s32g274aemu/Kconfig
index 270dbffb37..27be5a99fc 100644
--- a/board/nxp/s32g274aemu/Kconfig
+++ b/board/nxp/s32g274aemu/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g274aemu"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g274a-emu"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g274ardb2/Kconfig b/board/nxp/s32g274ardb2/Kconfig
index 91c8703b07..129ca07a17 100644
--- a/board/nxp/s32g274ardb2/Kconfig
+++ b/board/nxp/s32g274ardb2/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g274ardb2"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g274a-rdb2"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g2xxaevb/Kconfig b/board/nxp/s32g2xxaevb/Kconfig
index 09e3ec3197..4f4cca1e28 100644
--- a/board/nxp/s32g2xxaevb/Kconfig
+++ b/board/nxp/s32g2xxaevb/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g2xxaevb"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g2xxa-evb"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g399aemu/Kconfig b/board/nxp/s32g399aemu/Kconfig
index 5c1fe4a91f..68ddd0ef99 100644
--- a/board/nxp/s32g399aemu/Kconfig
+++ b/board/nxp/s32g399aemu/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g399aemu"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g399a-emu"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g399ardb3/Kconfig b/board/nxp/s32g399ardb3/Kconfig
index 741516e9b0..d42cc284cf 100644
--- a/board/nxp/s32g399ardb3/Kconfig
+++ b/board/nxp/s32g399ardb3/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g399ardb3"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g399a-rdb3"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g3xxaevb/Kconfig b/board/nxp/s32g3xxaevb/Kconfig
index c72033aa20..404cb0c5f3 100644
--- a/board/nxp/s32g3xxaevb/Kconfig
+++ b/board/nxp/s32g3xxaevb/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g3xxaevb"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g3xxa-evb"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32g3xxaevb3/Kconfig b/board/nxp/s32g3xxaevb3/Kconfig
index 92c669d511..cb73bb619d 100644
--- a/board/nxp/s32g3xxaevb3/Kconfig
+++ b/board/nxp/s32g3xxaevb3/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32g3xxaevb3"
 
-config DEFAULT_DEVICE_TREE
-	default "s32g3xxa-evb3"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32r45emu/Kconfig b/board/nxp/s32r45emu/Kconfig
index 01536df629..2ba0d3823b 100644
--- a/board/nxp/s32r45emu/Kconfig
+++ b/board/nxp/s32r45emu/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32r45emu"
 
-config DEFAULT_DEVICE_TREE
-	default "s32r45-evb"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/board/nxp/s32r45evb/Kconfig b/board/nxp/s32r45evb/Kconfig
index 49c2088c01..ba17322e33 100644
--- a/board/nxp/s32r45evb/Kconfig
+++ b/board/nxp/s32r45evb/Kconfig
@@ -9,9 +9,6 @@ config SYS_CONFIG_NAME
 config SYS_BOARD
 	default "s32r45evb"
 
-config DEFAULT_DEVICE_TREE
-	default "s32r45-evb"
-
 config NR_DRAM_BANKS
 	default 2
 
diff --git a/include/configs/s32-cc.h b/include/configs/s32-cc.h
index f0a8ba161d..0afd916075 100644
--- a/include/configs/s32-cc.h
+++ b/include/configs/s32-cc.h
@@ -166,7 +166,7 @@
 		"fdt addr ${fdt_addr}; " \
 		"fdt rm /usdhc no-1-8-v; " \
 		"fdt resize; \0" \
-	"fdt_file=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
+	"fdt_file=" FDT_FILE "\0" \
 	"fdt_high=" __stringify(S32CC_FDT_HIGH_ADDR) "\0" \
 	"fdt_override=;\0" \
 	"flashboot=echo Booting from flash...; " \
diff --git a/include/configs/s32g274abluebox3.h b/include/configs/s32g274abluebox3.h
index b1d7770b66..972233f18f 100644
--- a/include/configs/s32g274abluebox3.h
+++ b/include/configs/s32g274abluebox3.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g274a-bluebox3.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE			"enable,sgmii,none,none"
diff --git a/include/configs/s32g274ardb2.h b/include/configs/s32g274ardb2.h
index 67cd902a32..de0d1706f2 100644
--- a/include/configs/s32g274ardb2.h
+++ b/include/configs/s32g274ardb2.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g274a-rdb2.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_EMAC			"0"
diff --git a/include/configs/s32g2xxaevb.h b/include/configs/s32g2xxaevb.h
index f49cbbffdb..724d7acd41 100644
--- a/include/configs/s32g2xxaevb.h
+++ b/include/configs/s32g2xxaevb.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g2xxa-evb.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE "enable,none,rgmii,rgmii"
diff --git a/include/configs/s32g399ardb3.h b/include/configs/s32g399ardb3.h
index 44ac8c6e1a..d8515e8ad2 100644
--- a/include/configs/s32g399ardb3.h
+++ b/include/configs/s32g399ardb3.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g399a-rdb3.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE			"enable,sgmii,none,rgmii"
diff --git a/include/configs/s32g3xxaevb.h b/include/configs/s32g3xxaevb.h
index 7274f56a29..a84c67e530 100644
--- a/include/configs/s32g3xxaevb.h
+++ b/include/configs/s32g3xxaevb.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g3xxa-evb.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE			"enable,none,rgmii,rgmii"
diff --git a/include/configs/s32g3xxaevb3.h b/include/configs/s32g3xxaevb3.h
index ce58fa2943..8c33269e47 100644
--- a/include/configs/s32g3xxaevb3.h
+++ b/include/configs/s32g3xxaevb3.h
@@ -9,6 +9,7 @@
 
 #define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
 #define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+#define FDT_FILE			"s32g3xxa-evb3.dtb"
 
 #ifdef CONFIG_FSL_PFENG
 #  define PFENG_MODE			"enable,sgmii,sgmii,rgmii"
diff --git a/include/configs/s32r45evb.h b/include/configs/s32r45evb.h
index e76a16127a..a338ad50fa 100644
--- a/include/configs/s32r45evb.h
+++ b/include/configs/s32r45evb.h
@@ -8,5 +8,6 @@
 #include <configs/s32r45.h>
 
 #define EXTRA_BOOT_ARGS		""
+#define FDT_FILE		"s32r45-evb.dtb"
 
 #endif
diff --git a/include/dt-bindings/clock/s32g-scmi-clock.h b/include/dt-bindings/clock/s32g-scmi-clock.h
deleted file mode 100644
index 0babeedfed..0000000000
--- a/include/dt-bindings/clock/s32g-scmi-clock.h
+++ /dev/null
@@ -1,65 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
-/*
- * Copyright 2020-2021 NXP
- */
-#ifndef __DT_BINDINGS_SCMI_CLOCK_S32G_H
-#define __DT_BINDINGS_SCMI_CLOCK_S32G_H
-
-#include <dt-bindings/clock/s32gen1-scmi-clock.h>
-
-/* USB */
-#define S32G_SCMI_CLK_USB_MEM		S32GEN1_PLAT_SCMI_CLK(0)
-#define S32G_SCMI_CLK_USB_LOW		S32GEN1_PLAT_SCMI_CLK(1)
-
-#define S32G_SCMI_CLK_PFE_AXI		S32GEN1_PLAT_SCMI_CLK(2)
-#define S32G_SCMI_CLK_PFE_APB		S32GEN1_PLAT_SCMI_CLK(3)
-#define S32G_SCMI_CLK_PFE_PE		S32GEN1_PLAT_SCMI_CLK(4)
-#define S32G_SCMI_CLK_PFE_TS		S32GEN1_PLAT_SCMI_CLK(5)
-
-/* PFE 0 */
-/* SGMII RX: PFE_MAC_0_RX_CLK -> SERDES_1_LANE_0_CDR_CLK */
-#define S32G_SCMI_CLK_PFE0_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(6)
-/* SGMII TX: PFE_MAC_0_TX_CLK -> SERDES_1_LANE_0_TX_CLK  */
-#define S32G_SCMI_CLK_PFE0_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(7)
-/* RGMII RX: PFE_MAC_0_RX_CLK -> PFE_MAC0_RX_CLK_I */
-#define S32G_SCMI_CLK_PFE0_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(8)
-/* RGMII TX: PFE_MAC_0_TX_CLK -> PERIPH_PLL_PHI5_CLK */
-#define S32G_SCMI_CLK_PFE0_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(9)
-#define S32G_SCMI_CLK_PFE0_RX_RMII		S32GEN1_PLAT_SCMI_CLK(10)
-#define S32G_SCMI_CLK_PFE0_TX_RMII		S32GEN1_PLAT_SCMI_CLK(11)
-#define S32G_SCMI_CLK_PFE0_RX_MII		S32GEN1_PLAT_SCMI_CLK(12)
-#define S32G_SCMI_CLK_PFE0_TX_MII		S32GEN1_PLAT_SCMI_CLK(13)
-
-/* PFE 1 */
-/* SGMII RX: PFE_MAC_1_RX_CLK -> SERDES_1_LANE_1_CDR_CLK */
-#define S32G_SCMI_CLK_PFE1_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(14)
-/* SGMII TX: PFE_MAC_1_TX_CLK -> SERDES_1_LANE_1_TX_CLK  */
-#define S32G_SCMI_CLK_PFE1_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(15)
-/* RGMII RX: PFE_MAC_1_RX_CLK ->  PFE_MAC1_RX_CLK_I */
-#define S32G_SCMI_CLK_PFE1_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(16)
-/* RGMII TX: PFE_MAC_1_TX_CLK ->  PERIPH_PLL_PHI5_CLK */
-#define S32G_SCMI_CLK_PFE1_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(17)
-#define S32G_SCMI_CLK_PFE1_RX_RMII		S32GEN1_PLAT_SCMI_CLK(18)
-#define S32G_SCMI_CLK_PFE1_TX_RMII		S32GEN1_PLAT_SCMI_CLK(19)
-#define S32G_SCMI_CLK_PFE1_RX_MII		S32GEN1_PLAT_SCMI_CLK(20)
-#define S32G_SCMI_CLK_PFE1_TX_MII		S32GEN1_PLAT_SCMI_CLK(21)
-
-/* PFE 2 */
-/* SGMII RX: PFE_MAC_2_RX_CLK -> SERDES_0_LANE_1_CDR_CLK */
-#define S32G_SCMI_CLK_PFE2_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(22)
-/* SGMII TX: PFE_MAC_2_TX_CLK -> SERDES_0_LANE_1_TX_CLK  */
-#define S32G_SCMI_CLK_PFE2_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(23)
-/* RGMII RX: PFE_MAC_2_RX_CLK ->  PFE_MAC2_RX_CLK_I */
-#define S32G_SCMI_CLK_PFE2_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(24)
-/* RGMII TX: PFE_MAC_2_TX_CLK ->  PERIPH_PLL_PHI5_CLK */
-#define S32G_SCMI_CLK_PFE2_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(25)
-#define S32G_SCMI_CLK_PFE2_RX_RMII		S32GEN1_PLAT_SCMI_CLK(26)
-#define S32G_SCMI_CLK_PFE2_TX_RMII		S32GEN1_PLAT_SCMI_CLK(27)
-#define S32G_SCMI_CLK_PFE2_RX_MII		S32GEN1_PLAT_SCMI_CLK(28)
-#define S32G_SCMI_CLK_PFE2_TX_MII		S32GEN1_PLAT_SCMI_CLK(29)
-
-/* LLCE */
-#define S32G_SCMI_CLK_LLCE_SYS			S32GEN1_PLAT_SCMI_CLK(30)
-#define S32G_SCMI_CLK_LLCE_CAN_PE		S32GEN1_PLAT_SCMI_CLK(31)
-
-#endif
diff --git a/include/dt-bindings/clock/s32gen1-scmi-clock.h b/include/dt-bindings/clock/s32gen1-scmi-clock.h
deleted file mode 100644
index 9b8add9985..0000000000
--- a/include/dt-bindings/clock/s32gen1-scmi-clock.h
+++ /dev/null
@@ -1,121 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
-/*
- * Copyright 2020-2022 NXP
- */
-#ifndef __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
-#define __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
-
-#define S32GEN1_SCMI_COMPLEX_CLK		0xFFFFFFFFU
-#define S32GEN1_SCMI_NOT_IMPLEMENTED_CLK	0xFFFFFFFEU
-
-#define S32GEN1_SCMI_CLK_BASE_ID	0U
-#define S32GEN1_SCMI_CLK(N)		((N) + S32GEN1_SCMI_CLK_BASE_ID)
-#define S32GEN1_PLAT_SCMI_CLK(N)	((N) + S32GEN1_SCMI_PLAT_CLK_BASE_ID)
-
-#define S32GEN1_SCMI_CLK_VERSION_MAJOR	(1)
-#define S32GEN1_SCMI_CLK_VERSION_MINOR	(0)
-
-/* A53 */
-#define S32GEN1_SCMI_CLK_A53		S32GEN1_SCMI_CLK(0)
-/* SERDES */
-#define S32GEN1_SCMI_CLK_SERDES_AXI	S32GEN1_SCMI_CLK(1)
-#define S32GEN1_SCMI_CLK_SERDES_AUX	S32GEN1_SCMI_CLK(2)
-#define S32GEN1_SCMI_CLK_SERDES_APB	S32GEN1_SCMI_CLK(3)
-#define S32GEN1_SCMI_CLK_SERDES_REF	S32GEN1_SCMI_CLK(4)
-#define S32GEN1_SCMI_CLK_SERDES_PAD_REF	S32GEN1_SCMI_CLK(5)
-/* FTM0 */
-#define S32GEN1_SCMI_CLK_FTM0_SYS	S32GEN1_SCMI_CLK(6)
-#define S32GEN1_SCMI_CLK_FTM0_EXT	S32GEN1_SCMI_CLK(7)
-/* FTM1 */
-#define S32GEN1_SCMI_CLK_FTM1_SYS	S32GEN1_SCMI_CLK(8)
-#define S32GEN1_SCMI_CLK_FTM1_EXT	S32GEN1_SCMI_CLK(9)
-/* FlexCAN */
-#define S32GEN1_SCMI_CLK_FLEXCAN_REG	S32GEN1_SCMI_CLK(10)
-#define S32GEN1_SCMI_CLK_FLEXCAN_SYS	S32GEN1_SCMI_CLK(11)
-#define S32GEN1_SCMI_CLK_FLEXCAN_CAN	S32GEN1_SCMI_CLK(12)
-#define S32GEN1_SCMI_CLK_FLEXCAN_TS	S32GEN1_SCMI_CLK(13)
-/* LINFlexD */
-#define S32GEN1_SCMI_CLK_LINFLEX_XBAR	S32GEN1_SCMI_CLK(14)
-#define S32GEN1_SCMI_CLK_LINFLEX_LIN	S32GEN1_SCMI_CLK(15)
-#define S32GEN1_SCMI_CLK_GMAC0_TS	S32GEN1_SCMI_CLK(16)
-/* GMAC0 - SGMII */
-#define S32GEN1_SCMI_CLK_GMAC0_RX_SGMII	S32GEN1_SCMI_CLK(17)
-#define S32GEN1_SCMI_CLK_GMAC0_TX_SGMII	S32GEN1_SCMI_CLK(18)
-/* GMAC0 - RGMII */
-#define S32GEN1_SCMI_CLK_GMAC0_RX_RGMII	S32GEN1_SCMI_CLK(19)
-#define S32GEN1_SCMI_CLK_GMAC0_TX_RGMII	S32GEN1_SCMI_CLK(20)
-/* GMAC0 - RMII */
-#define S32GEN1_SCMI_CLK_GMAC0_RX_RMII	S32GEN1_SCMI_CLK(21)
-#define S32GEN1_SCMI_CLK_GMAC0_TX_RMII	S32GEN1_SCMI_CLK(22)
-/* GMAC0 - MII */
-#define S32GEN1_SCMI_CLK_GMAC0_RX_MII	S32GEN1_SCMI_CLK(23)
-#define S32GEN1_SCMI_CLK_GMAC0_TX_MII	S32GEN1_SCMI_CLK(24)
-#define S32GEN1_SCMI_CLK_GMAC0_AXI	S32GEN1_SCMI_CLK(25)
-/* SPI */
-#define S32GEN1_SCMI_CLK_SPI_REG	S32GEN1_SCMI_CLK(26)
-#define S32GEN1_SCMI_CLK_SPI_MODULE	S32GEN1_SCMI_CLK(27)
-/* QSPI */
-#define S32GEN1_SCMI_CLK_QSPI_REG	S32GEN1_SCMI_CLK(28)
-#define S32GEN1_SCMI_CLK_QSPI_AHB	S32GEN1_SCMI_CLK(29)
-#define S32GEN1_SCMI_CLK_QSPI_FLASH2X	S32GEN1_SCMI_CLK(30)
-#define S32GEN1_SCMI_CLK_QSPI_FLASH1X	S32GEN1_SCMI_CLK(31)
-/* uSDHC */
-#define S32GEN1_SCMI_CLK_USDHC_AHB	S32GEN1_SCMI_CLK(32)
-#define S32GEN1_SCMI_CLK_USDHC_MODULE	S32GEN1_SCMI_CLK(33)
-#define S32GEN1_SCMI_CLK_USDHC_CORE	S32GEN1_SCMI_CLK(34)
-#define S32GEN1_SCMI_CLK_USDHC_MOD32K	S32GEN1_SCMI_CLK(35)
-/* DDR */
-#define S32GEN1_SCMI_CLK_DDR_REG	S32GEN1_SCMI_CLK(36)
-#define S32GEN1_SCMI_CLK_DDR_PLL_REF	S32GEN1_SCMI_CLK(37)
-#define S32GEN1_SCMI_CLK_DDR_AXI	S32GEN1_SCMI_CLK(38)
-/* SRAM */
-#define S32GEN1_SCMI_CLK_SRAM_AXI	S32GEN1_SCMI_CLK(39)
-#define S32GEN1_SCMI_CLK_SRAM_REG	S32GEN1_SCMI_CLK(40)
-/* I2C */
-#define S32GEN1_SCMI_CLK_I2C_REG	S32GEN1_SCMI_CLK(41)
-#define S32GEN1_SCMI_CLK_I2C_MODULE	S32GEN1_SCMI_CLK(42)
-/* SIUL2 */
-#define S32GEN1_SCMI_CLK_SIUL2_REG	S32GEN1_SCMI_CLK(43)
-#define S32GEN1_SCMI_CLK_SIUL2_FILTER	S32GEN1_SCMI_CLK(44)
-/* CRC */
-#define S32GEN1_SCMI_CLK_CRC_REG	S32GEN1_SCMI_CLK(45)
-#define S32GEN1_SCMI_CLK_CRC_MODULE	S32GEN1_SCMI_CLK(46)
-/* EIM0 */
-#define S32GEN1_SCMI_CLK_EIM0_REG	S32GEN1_SCMI_CLK(47)
-#define S32GEN1_SCMI_CLK_EIM0_MODULE	S32GEN1_SCMI_CLK(48)
-/* EIM0 */
-#define S32GEN1_SCMI_CLK_EIM123_REG	S32GEN1_SCMI_CLK(49)
-#define S32GEN1_SCMI_CLK_EIM123_MODULE	S32GEN1_SCMI_CLK(50)
-/* EIM */
-#define S32GEN1_SCMI_CLK_EIM_REG	S32GEN1_SCMI_CLK(51)
-#define S32GEN1_SCMI_CLK_EIM_MODULE	S32GEN1_SCMI_CLK(52)
-/* FCCU */
-#define S32GEN1_SCMI_CLK_FCCU_MODULE	S32GEN1_SCMI_CLK(53)
-#define S32GEN1_SCMI_CLK_FCCU_SAFE	S32GEN1_SCMI_CLK(54)
-/* RTC */
-#define S32GEN1_SCMI_CLK_RTC_REG	S32GEN1_SCMI_CLK(55)
-#define S32GEN1_SCMI_CLK_RTC_SIRC	S32GEN1_SCMI_CLK(56)
-#define S32GEN1_SCMI_CLK_RTC_FIRC	S32GEN1_SCMI_CLK(57)
-/* SWT */
-#define S32GEN1_SCMI_CLK_SWT_MODULE	S32GEN1_SCMI_CLK(58)
-#define S32GEN1_SCMI_CLK_SWT_COUNTER	S32GEN1_SCMI_CLK(59)
-/* STM */
-#define S32GEN1_SCMI_CLK_STM_MODULE	S32GEN1_SCMI_CLK(60)
-#define S32GEN1_SCMI_CLK_STM_REG	S32GEN1_SCMI_CLK(61)
-/* PIT */
-#define S32GEN1_SCMI_CLK_PIT_MODULE	S32GEN1_SCMI_CLK(62)
-#define S32GEN1_SCMI_CLK_PIT_REG	S32GEN1_SCMI_CLK(63)
-/* eDMA */
-#define S32GEN1_SCMI_CLK_EDMA_MODULE	S32GEN1_SCMI_CLK(64)
-#define S32GEN1_SCMI_CLK_EDMA_AHB	S32GEN1_SCMI_CLK(65)
-/* ADC */
-#define S32GEN1_SCMI_CLK_SAR_ADC_BUS	S32GEN1_SCMI_CLK(66)
-/* CMU */
-#define S32GEN1_SCMI_CLK_CMU_MODULE	S32GEN1_SCMI_CLK(67)
-#define S32GEN1_SCMI_CLK_CMU_REG	S32GEN1_SCMI_CLK(68)
-
-#define S32GEN1_SCMI_PLAT_CLK_BASE_ID	S32GEN1_SCMI_CLK(69)
-
-#define S32GEN1_SCMI_CLK_MAX_ID		S32GEN1_PLAT_SCMI_CLK(32)
-
-#endif
diff --git a/include/dt-bindings/clock/s32r45-scmi-clock.h b/include/dt-bindings/clock/s32r45-scmi-clock.h
deleted file mode 100644
index f327dc2abd..0000000000
--- a/include/dt-bindings/clock/s32r45-scmi-clock.h
+++ /dev/null
@@ -1,32 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
-/*
- * Copyright 2020-2021 NXP
- */
-#ifndef __DT_BINDINGS_SCMI_CLOCK_S32R45_H
-#define __DT_BINDINGS_SCMI_CLOCK_S32R45_H
-
-#include <dt-bindings/clock/s32gen1-scmi-clock.h>
-
-/* LAX */
-#define S32R45_SCMI_CLK_LAX_MODULE		S32GEN1_PLAT_SCMI_CLK(0)
-
-/* SPT */
-#define S32R45_SCMI_CLK_SPT_SPT			S32GEN1_PLAT_SCMI_CLK(1)
-#define S32R45_SCMI_CLK_SPT_AXI			S32GEN1_PLAT_SCMI_CLK(2)
-#define S32R45_SCMI_CLK_SPT_MODULE		S32GEN1_PLAT_SCMI_CLK(3)
-#define S32R45_SCMI_CLK_GMAC1_TS		S32GEN1_PLAT_SCMI_CLK(4)
-/* GMAC1 - SGMII */
-#define S32R45_SCMI_CLK_GMAC1_RX_SGMII		S32GEN1_PLAT_SCMI_CLK(5)
-#define S32R45_SCMI_CLK_GMAC1_TX_SGMII		S32GEN1_PLAT_SCMI_CLK(6)
-/* GMAC1 - RGMII */
-#define S32R45_SCMI_CLK_GMAC1_RX_RGMII		S32GEN1_PLAT_SCMI_CLK(7)
-#define S32R45_SCMI_CLK_GMAC1_TX_RGMII		S32GEN1_PLAT_SCMI_CLK(8)
-/* GMAC1 - RMII */
-#define S32R45_SCMI_CLK_GMAC1_RX_RMII		S32GEN1_PLAT_SCMI_CLK(9)
-#define S32R45_SCMI_CLK_GMAC1_TX_RMII		S32GEN1_PLAT_SCMI_CLK(10)
-/* GMAC1 - MII */
-#define S32R45_SCMI_CLK_GMAC1_RX_MII		S32GEN1_PLAT_SCMI_CLK(11)
-#define S32R45_SCMI_CLK_GMAC1_TX_MII		S32GEN1_PLAT_SCMI_CLK(12)
-#define S32R45_SCMI_CLK_GMAC1_AXI		S32GEN1_PLAT_SCMI_CLK(13)
-
-#endif
diff --git a/include/dt-bindings/pinctrl/s32g-pinctrl.h b/include/dt-bindings/pinctrl/s32g-pinctrl.h
deleted file mode 100644
index d6585c1857..0000000000
--- a/include/dt-bindings/pinctrl/s32g-pinctrl.h
+++ /dev/null
@@ -1,676 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
-/*
- * Copyright 2021-2022 NXP
- */
-
-#include "s32-gen1-pinctrl.h"
-
-#ifndef S32G_PINCTRL_H
-#define S32G_PINCTRL_H
-
-#define I2C1_SCL_IMCR		(717)
-#define I2C1_SDA_IMCR		(718)
-#define I2C2_SCL_IMCR		(719)
-#define I2C2_SDA_IMCR		(720)
-#define I2C4_SDA_IMCR		(724)
-#define I2C4_SCL_IMCR		(723)
-
-#define LIN1_RX_IMCR		(736)
-
-#define PFE0_MDIO_IMCR		(837)
-#define PFE0_RX_CLK_IMCR	(839)
-#define PFE0_RX_D0_IMCR		(841)
-#define PFE0_RX_D1_IMCR		(842)
-#define PFE0_RX_D2_IMCR		(843)
-#define PFE0_RX_D3_IMCR		(844)
-#define PFE0_RX_DV_IMCR		(845)
-#define PFE0_TX_CLK_IMCR	(846)
-
-#define PFE1_MDIO_IMCR		(857)
-#define PFE1_RX_CLK_IMCR	(859)
-#define PFE1_RX_D0_IMCR		(861)
-#define PFE1_RX_D1_IMCR		(862)
-#define PFE1_RX_D2_IMCR		(863)
-#define PFE1_RX_D3_IMCR		(864)
-#define PFE1_RX_DV_IMCR		(865)
-#define PFE1_TX_CLK_IMCR	(866)
-
-#define PFE2_MDIO_IMCR		(877)
-#define PFE2_RX_CLK_IMCR	(879)
-#define PFE2_RX_D0_IMCR		(881)
-#define PFE2_RX_D1_IMCR		(882)
-#define PFE2_RX_D2_IMCR		(883)
-#define PFE2_RX_D3_IMCR		(884)
-#define PFE2_RX_DV_IMCR		(885)
-#define PFE2_TX_CLK_IMCR	(886)
-
-#define USB_ULPI_CLK_IMCR	(895)
-#define USB_ULPI_DATA0_IMCR	(896)
-#define USB_ULPI_DATA1_IMCR	(897)
-#define USB_ULPI_DATA2_IMCR	(898)
-#define USB_ULPI_DATA3_IMCR	(899)
-#define USB_ULPI_DATA4_IMCR	(900)
-#define USB_ULPI_DATA5_IMCR	(901)
-#define USB_ULPI_DATA6_IMCR	(902)
-#define USB_ULPI_DATA7_IMCR	(903)
-#define USB_ULPI_DIR_IMCR	(904)
-#define USB_ULPI_NXT_IMCR	(905)
-
-#define DSPI0_SIN_IMCR		(982)
-#define DSPI1_SIN_IMCR		(987)
-#define DSPI5_SIN_IMCR		(1007)
-
-/* PA06 */
-#define PA06_MSCR_S32G		(6)
-#define PA06_SPI1_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	DSPI_SOUT_PIN_CFG)
-
-/* PA07 */
-#define PA07_MSCR_S32G		(7)
-#define PA07_SPI1_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	DSPI_CS_PIN_CFG)
-
-/* PA08 */
-#define PA08_MSCR_S32G		(8)
-#define PA08_SPI1_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PA09 */
-#define PA09_MSCR_S32G		(9)
-#define PA09_SPI5_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PA10 */
-#define PA10_MSCR_S32G		(10)
-#define PA10_SPI5_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PA10_SPI5_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PA11 */
-#define PA11_MSCR_S32G		(11)
-#define PA11_SPI5_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_SOUT_PIN_CFG)
-
-/* PA12 */
-#define PA12_MSCR_S32G		(12)
-#define PA12_SPI5_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_CS_PIN_CFG)
-
-/* PA13 */
-#define PA13_MSCR_S32G		(13)
-#define PA13_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	LIN_TX_CFG)
-#define PA13_SPI0_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PA14 */
-#define PA14_MSCR_S32G		(14)
-#define PA14_SPI0_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PA14_SPI0_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PA15 */
-#define PA15_MSCR_S32G		(15)
-#define PA15_SPI0_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SOUT_PIN_CFG)
-
-/* PB00 */
-#define PB00_MSCR_S32G		(16)
-#define PB00_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB00_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB00_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)
-#define PB00_LIN1_RX_CFG	(LIN_RX_CFG)
-#define PB00_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PB01 */
-#define PB01_MSCR_S32G		(17)
-#define PB01_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB01_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB01_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB03 */
-#define PB03_MSCR_S32G		(19)
-#define PB03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB03_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB04 */
-#define PB04_MSCR_S32G		(20)
-#define PB04_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB04_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB04_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB05 */
-#define PB05_MSCR_S32G		(21)
-#define PB05_I2C2_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB05_I2C2_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB05_I2C2_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB06 */
-#define PB06_MSCR_S32G		(22)
-#define PB06_I2C2_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB06_I2C2_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB06_I2C2_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB09 */
-#define PB09_MSCR_S32G		(25)
-#define PB09_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	LIN_TX_CFG)
-#define PB09_SPI0_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_5 | \
-	DSPI_CS_PIN_CFG)
-
-/* PB10 */
-#define PB10_MSCR_S32G		(26)
-#define PB10_LIN1_RX_CFG	(LIN_RX_CFG)
-#define PB10_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PB10_SPI0_CS2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_CS_PIN_CFG)
-
-/* PB15 */
-#define PB15_MSCR_S32G		(31)
-#define PB15_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	I2C_PIN_CFG)
-#define PB15_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PB15_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PC00 */
-#define PC00_MSCR_S32G		(32)
-#define PC00_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PC00_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PC00_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PC01 */
-#define PC01_MSCR_S32G		(33)
-#define PC01_I2C4_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PC01_I2C4_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PC01_I2C4_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PC02 */
-#define PC02_MSCR_S32G		(34)
-#define PC02_I2C4_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	I2C_PIN_CFG)
-#define PC02_I2C4_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PC02_I2C4_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PC04 */
-#define PC04_MSCR_S32G		(36)
-#define PC04_LIN1_RX_CFG	(LIN_RX_CFG)
-#define PC04_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_4)
-
-/* PC08 */
-#define PC08_MSCR_S32G		(40)
-#define PC08_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	LIN_TX_CFG)
-
-/* PC09 */
-#define PC09_MSCR_S32G		(41)
-#define PC09_LIN0_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	LIN_TX_CFG)
-
-/* PC10 */
-#define PC10_MSCR_S32G		(42)
-#define PC10_LIN0_RX_CFG	(LIN_RX_CFG)
-#define PC10_LIN0_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PC14 */
-#define PC14_MSCR_S32G		(46)
-#define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PC15 */
-#define PC15_MSCR_S32G		(47)
-#define PC15_SD0_CMD_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_CMD_PIN_CFG)
-#define PC15_SD0_CMD_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD00 */
-#define PD00_MSCR_S32G		(48)
-#define PD00_SD0_D0_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD00_SD0_D0_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD01 */
-#define PD01_MSCR_S32G		(49)
-#define PD01_SD0_D1_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD01_SD0_D1_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD02 */
-#define PD02_MSCR_S32G		(50)
-#define PD02_SD0_D2_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD02_SD0_D2_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD03 */
-#define PD03_MSCR_S32G		(51)
-#define PD03_SD0_D3_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD03_SD0_D3_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD04 */
-#define PD04_MSCR_S32G		(52)
-#define PD04_SD0_D4_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD04_SD0_D4_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD05 */
-#define PD05_MSCR_S32G		(53)
-#define PD05_SD0_D5_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD05_SD0_D5_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD06 */
-#define PD06_MSCR_S32G		(54)
-#define PD06_SD0_D6_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD06_SD0_D6_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD07 */
-#define PD07_MSCR_S32G		(55)
-#define PD07_SD0_D7_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD07_SD0_D7_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD08 */
-#define PD08_MSCR_S32G		(56)
-#define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PD09 */
-#define PD09_MSCR_S32G		(57)
-#define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PD10 */
-#define PD10_MSCR_S32G		(58)
-#define PD10_SD0_DQS_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
-	SIUL2_MSCR_S32_G1_IBE | SIUL2_MSCR_S32_G1_SMC_DIS)
-#define PD10_SD0_DQS_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD12 */
-#define PD12_MSCR_S32G		(60)
-#define PD12_GMAC0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDC_PIN_CFG)
-#define PD12_PFE1_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	MDC_PIN_CFG)
-
-/* PD13 */
-#define PD13_MSCR_S32G		(61)
-#define PD13_GMAC0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDIO_PIN_CFG)
-#define PD13_GMAC0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PD13_PFE1_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	MDIO_PIN_CFG)
-#define PD13_PFE1_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD14 */
-#define PD14_MSCR_S32G		(62)
-#define PD14_USB_DATA0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PD14_USB_DATA0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD15 */
-#define PD15_MSCR_S32G		(63)
-#define PD15_USB_DATA1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PD15_USB_DATA1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE00 */
-#define PE00_MSCR_S32G		(64)
-#define PE00_USB_DATA2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PE00_USB_DATA2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE01 */
-#define PE01_MSCR_S32G		(65)
-#define PE01_USB_DATA3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PE01_USB_DATA3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE02 */
-#define PE02_MSCR_S32G		(66)
-#define PE02_GMAC0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_CLK_PIN_CFG)
-#define PE02_GMAC0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE02_PFE1_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_CLK_PIN_CFG)
-#define PE02_PFE1_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE03 */
-#define PE03_MSCR_S32G		(67)
-#define PE03_GMAC0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE03_PFE1_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE04 */
-#define PE04_MSCR_S32G		(68)
-#define PE04_SPI1_CS3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	DSPI_CS_PIN_CFG)
-#define PE04_GMAC0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE04_PFE1_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE05 */
-#define PE05_MSCR_S32G		(69)
-#define PE05_GMAC0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE05_PFE1_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE06 */
-#define PE06_MSCR_S32G		(70)
-#define PE06_GMAC0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE06_PFE1_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE07 */
-#define PE07_MSCR_S32G		(71)
-#define PE07_GMAC0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE07_PFE1_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE08 */
-#define PE08_MSCR_S32G		(72)
-#define PE08_GMAC0_RX_CLK_CFG	(ENET_IN_PIN_CFG)
-#define PE08_GMAC0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE08_PFE1_RX_CLK_CFG	(ENET_IN_PIN_CFG)
-#define PE08_PFE1_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE09 */
-#define PE09_MSCR_S32G		(73)
-#define PE09_GMAC0_RX_DV_CFG	(ENET_IN_PIN_CFG)
-#define PE09_GMAC0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE09_PFE1_RX_DV_CFG	(ENET_IN_PIN_CFG)
-#define PE09_PFE1_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE10 */
-#define PE10_MSCR_S32G		(74)
-#define PE10_GMAC0_RX_D0_CFG	(ENET_IN_PIN_CFG)
-#define PE10_GMAC0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE10_PFE1_RX_D0_CFG	(ENET_IN_PIN_CFG)
-#define PE10_PFE1_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE11 */
-#define PE11_MSCR_S32G		(75)
-#define PE11_GMAC0_RX_D1_CFG	(ENET_IN_PIN_CFG)
-#define PE11_GMAC0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE11_PFE1_RX_D1_CFG	(ENET_IN_PIN_CFG)
-#define PE11_PFE1_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE12 */
-#define PE12_MSCR_S32G		(76)
-#define PE12_GMAC0_RX_D2_CFG	(ENET_IN_PIN_CFG)
-#define PE12_GMAC0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE12_PFE1_RX_D2_CFG	(ENET_IN_PIN_CFG)
-#define PE12_PFE1_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE13 */
-#define PE13_MSCR_S32G		(77)
-#define PE13_GMAC0_RX_D3_CFG	(ENET_IN_PIN_CFG)
-#define PE13_GMAC0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE13_PFE1_RX_D3_CFG	(ENET_IN_PIN_CFG)
-#define PE13_PFE1_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE14 */
-#define PE14_MSCR_S32G		(78)
-#define PE14_PFE0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PE14_PFE2_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE15 */
-#define PE15_MSCR_S32G		(79)
-#define PE15_PFE0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDIO_PIN_CFG)
-#define PE15_PFE2_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	MDIO_PIN_CFG)
-#define PE15_PFE0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PE15_PFE2_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PF02 */
-#define PF02_MSCR_S32G		(82)
-#define PF02_PFE0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDC_PIN_CFG)
-#define PF02_PFE2_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	MDC_PIN_CFG)
-
-/* PF05 */
-#define PF05_MSCR_S32G		(85)
-#define PF05_QSPI_DATA_A0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF05_QSPI_DATA_A0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF06 */
-#define PF06_MSCR_S32G		(86)
-#define PF06_QSPI_DATA_A1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF06_QSPI_DATA_A1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF07 */
-#define PF07_MSCR_S32G		(87)
-#define PF07_QSPI_DATA_A2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF07_QSPI_DATA_A2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF08 */
-#define PF08_MSCR_S32G		(88)
-#define PF08_QSPI_DATA_A3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF08_QSPI_DATA_A3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF09 */
-#define PF09_MSCR_S32G		(89)
-#define PF09_QSPI_DATA_A4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF09_QSPI_DATA_A4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF10 */
-#define PF10_MSCR_S32G		(90)
-#define PF10_QSPI_DATA_A5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF10_QSPI_DATA_A5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF11 */
-#define PF11_MSCR_S32G		(91)
-#define PF11_QSPI_DATA_A6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF11_QSPI_DATA_A6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF12 */
-#define PF12_MSCR_S32G		(92)
-#define PF12_QSPI_DATA_A7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF12_QSPI_DATA_A7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF13 */
-#define PF13_MSCR_S32G		(93)
-#define PF13_QSPI_DQS_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DQS_PIN_CFG)
-#define PF13_DQS_A_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF15 */
-#define PF15_MSCR_S32G		(95)
-#define PF15_SPI1_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PF15_SPI1_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PG00 */
-#define PG00_MSCR_S32G		(96)
-#define PG00_QSPI_CLK_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG01 */
-#define PG01_MSCR_S32G		(97)
-#define PG01_QSPI_CLK_A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG02 */
-#define PG02_MSCR_S32G		(98)
-#define PG02_QSPI_CLK_2A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG03 */
-#define PG03_MSCR_S32G		(99)
-#define PG03_QSPI_CLK_2A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG04 */
-#define PG04_MSCR_S32G		(100)
-#define PG04_QSPI_CS_A0		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CS_PIN_CFG)
-
-/* PG05 */
-#define PG05_MSCR_S32G		(101)
-#define PG05_QSPI_CS_A1		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CS_PIN_CFG)
-
-/* PH00 */
-#define PH00_MSCR_S32G		(112)
-#define PH00_USB_DATA7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PH00_USB_DATA7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PH01 */
-#define PH01_MSCR_S32G		(113)
-#define PH01_PFE0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PH01_PFE2_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PH02 */
-#define PH02_MSCR_S32G		(114)
-#define PH02_PFE0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PH02_PFE2_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PH03 */
-#define PH03_MSCR_S32G		(115)
-#define PH03_PFE0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PH03_PFE2_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PH04 */
-#define PH04_MSCR_S32G		(116)
-#define PH04_PFE0_RX_CLK_CFG	(ENET_IN_PIN_CFG)
-#define PH04_PFE0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH04_PFE2_RX_CLK_CFG	(ENET_IN_PIN_CFG)
-#define PH04_PFE2_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH05 */
-#define PH05_MSCR_S32G		(117)
-#define PH05_PFE0_RX_DV_CFG	(ENET_IN_PIN_CFG)
-#define PH05_PFE0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH05_PFE2_RX_DV_CFG	(ENET_IN_PIN_CFG)
-#define PH05_PFE2_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH06 */
-#define PH06_MSCR_S32G		(118)
-#define PH06_PFE0_RX_D0_CFG	(ENET_IN_PIN_CFG)
-#define PH06_PFE0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH06_PFE2_RX_D0_CFG	(ENET_IN_PIN_CFG)
-#define PH06_PFE2_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH07 */
-#define PH07_MSCR_S32G		(119)
-#define PH07_PFE0_RX_D1_CFG	(ENET_IN_PIN_CFG)
-#define PH07_PFE0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH07_PFE2_RX_D1_CFG	(ENET_IN_PIN_CFG)
-#define PH07_PFE2_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH08 */
-#define PH08_MSCR_S32G		(120)
-#define PH08_PFE0_RX_D2_CFG	(ENET_IN_PIN_CFG)
-#define PH08_PFE0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH08_PFE2_RX_D2_CFG	(ENET_IN_PIN_CFG)
-#define PH08_PFE2_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH09 */
-#define PH09_MSCR_S32G		(121)
-#define PH09_PFE0_RX_D3_CFG	(ENET_IN_PIN_CFG)
-#define PH09_PFE0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH09_PFE2_RX_D3_CFG	(ENET_IN_PIN_CFG)
-#define PH09_PFE2_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PH10 */
-#define PH10_MSCR_S32G		(122)
-#define PH10_PFE0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_CLK_PIN_CFG)
-#define PH10_PFE0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PH10_PFE2_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_CLK_PIN_CFG)
-#define PH10_PFE2_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PJ00 */
-#define PJ00_MSCR_S32G		(144)
-#define PJ00_PFE0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-#define PJ00_PFE2_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	ENET_OUT_PIN_CFG)
-
-/* PK03 */
-#define PK03_MSCR_S32G		(163)
-#define PK03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	I2C_PIN_CFG)
-#define PK03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_5)
-#define PK03_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PK05 */
-#define PK05_MSCR_S32G		(165)
-#define PK05_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	I2C_PIN_CFG)
-#define PK05_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)
-#define PK05_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PL08 */
-#define PL08_MSCR_S32G		(184)
-#define PL08_USB_CLK_CFG	(USB_ULPI_IN_PIN_CFG)
-#define PL08_USB_CLK_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PL09 */
-#define PL09_MSCR_S32G		(185)
-#define PL09_USB_DIR_CFG	(USB_ULPI_IN_PIN_CFG)
-#define PL09_USB_DIR_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PL10 */
-#define PL10_MSCR_S32G		(186)
-#define PL10_USB_STP_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_OUT_PIN_CFG)
-
-/* PL11 */
-#define PL11_MSCR_S32G		(187)
-#define PL11_USB_NXT_CFG	(USB_ULPI_IN_PIN_CFG)
-#define PL11_USB_NXT_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PL12 */
-#define PL12_MSCR_S32G		(188)
-#define PL12_USB_DATA4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PL12_USB_DATA4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PL13 */
-#define PL13_MSCR_S32G		(189)
-#define PL13_USB_DATA5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PL13_USB_DATA5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PL14 */
-#define PL14_MSCR_S32G		(190)
-#define PL14_USB_DATA6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	USB_ULPI_DATA_PIN_CFG)
-#define PL14_USB_DATA6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-#endif
diff --git a/include/dt-bindings/pinctrl/s32r45-pinctrl.h b/include/dt-bindings/pinctrl/s32r45-pinctrl.h
deleted file mode 100644
index 3a80e52925..0000000000
--- a/include/dt-bindings/pinctrl/s32r45-pinctrl.h
+++ /dev/null
@@ -1,422 +0,0 @@
-/* SPDX-License-Identifier: BSD-3-Clause */
-/*
- * Copyright 2021-2022 NXP
- */
-
-#include "s32-gen1-pinctrl.h"
-
-#ifndef S32R45_PINCTRL_H
-#define S32R45_PINCTRL_H
-
-#define I2C1_SCL_IMCR		(615)
-#define I2C1_SDA_IMCR		(616)
-
-#define DSPI1_SIN_IMCR		(623)
-#define DSPI2_SIN_IMCR		(681)
-#define DSPI3_SIN_IMCR		(645)
-#define DSPI5_SIN_IMCR		(750)
-
-#define LIN1_RX_IMCR		(674)
-
-/* PA11 */
-#define PA11_MSCR_S32R45	(11)
-#define PA11_LIN1_RX_CFG	(LIN_RX_CFG)
-#define PA11_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PA12 */
-#define PA12_MSCR_S32R45	(12)
-#define PA12_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	LIN_TX_CFG)
-
-/* PA14 */
-#define PA14_MSCR_S32R45	(14)
-#define PA14_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_4 | \
-	I2C_PIN_CFG)
-#define PA14_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PA14_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PA15 */
-#define PA15_MSCR_S32R45	(15)
-#define PA15_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
-	I2C_PIN_CFG)
-#define PA15_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PA15_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB00 */
-#define PB00_MSCR_S32R45	(16)
-#define PB00_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB00_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB00_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB01 */
-#define PB01_MSCR_S32R45	(17)
-#define PB01_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB01_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB01_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)
-
-/* PB03 */
-#define PB03_MSCR_S32R45	(19)
-#define PB03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PB04 */
-#define PB04_MSCR_S32R45	(20)
-#define PB04_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB04_SPI1_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SCK_PIN_CFG)
-#define PB04_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PB05 */
-#define PB05_MSCR_S32R45	(21)
-#define PB05_I2C2_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB05_SPI1_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PB05_I2C2_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-#define PB05_SPI1_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)
-
-/* PB06 */
-#define PB06_MSCR_S32R45	(22)
-#define PB06_I2C2_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PB06_SPI1_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SOUT_PIN_CFG)
-#define PB06_I2C2_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PB07 */
-#define PB07_MSCR_S32R45	(23)
-#define PB07_SPI1_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PB08 */
-#define PB08_MSCR_S32R45	(24)
-#define PB08_SPI1_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PB11 */
-#define PB11_MSCR_S32R45	(27)
-#define PB11_SPI2_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PB13 */
-#define PB13_MSCR_S32R45	(29)
-#define PB13_SPI2_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SOUT_PIN_CFG)
-
-/* PB14 */
-#define PB14_MSCR_S32R45	(30)
-#define PB14_SPI2_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PB15 */
-#define PB15_MSCR_S32R45	(31)
-#define PB15_SPI2_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PC01 */
-#define PC01_MSCR_S32R45	(33)
-#define PC01_I2C4_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	I2C_PIN_CFG)
-#define PC01_SPI2_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PC01_I2C4_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-#define PC01_SPI2_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PC02 */
-#define PC02_MSCR_S32R45	(34)
-#define PC02_I2C4_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	I2C_PIN_CFG)
-#define PC02_I2C4_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
-
-/* PC04 */
-#define PC04_MSCR_S32R45	(36)
-#define PC04_SPI3_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PC06 */
-#define PC06_MSCR_S32R45	(38)
-#define PC06_SPI3_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PC06_SPI3_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PC07 */
-#define PC07_MSCR_S32R45	(39)
-#define PC07_SPI3_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PC08 */
-#define PC08_MSCR_S32R45	(40)
-#define PC08_SPI3_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_CS_PIN_CFG)
-
-/* PC09 */
-#define PC09_MSCR_S32R45	(41)
-#define PC09_LIN0_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	LIN_TX_CFG)
-
-/* PC10 */
-#define PC10_MSCR_S32R45	(42)
-#define PC10_LIN0_RX_CFG	(LIN_RX_CFG)
-#define PC10_LIN0_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PC13 */
-#define PC13_MSCR_S32R45	(45)
-#define PC13_SPI3_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SOUT_PIN_CFG)
-
-/* PC14 */
-#define PC14_MSCR_S32R45	(46)
-#define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PC15 */
-#define PC15_MSCR_S32R45	(47)
-#define PC15_SD0_CMD_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_CMD_PIN_CFG)
-#define PC15_SD0_CMD_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD00 */
-#define PD00_MSCR_S32R45	(48)
-#define PD00_SD0_D0_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD00_SD0_D0_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD01 */
-#define PD01_MSCR_S32R45	(49)
-#define PD01_SD0_D1_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD01_SD0_D1_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD02 */
-#define PD02_MSCR_S32R45	(50)
-#define PD02_SD0_D2_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD02_SD0_D2_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD03 */
-#define PD03_MSCR_S32R45	(51)
-#define PD03_SD0_D3_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD03_SD0_D3_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD04 */
-#define PD04_MSCR_S32R45	(52)
-#define PD04_SD0_D4_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD04_SD0_D4_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD05 */
-#define PD05_MSCR_S32R45	(53)
-#define PD05_SD0_D5_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD05_SD0_D5_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD06 */
-#define PD06_MSCR_S32R45	(54)
-#define PD06_SD0_D6_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD06_SD0_D6_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD07 */
-#define PD07_MSCR_S32R45	(55)
-#define PD07_SD0_D7_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SD0_D_PIN_CFG)
-#define PD07_SD0_D7_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PD08 */
-#define PD08_MSCR_S32R45	(56)
-#define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PD09 */
-#define PD09_MSCR_S32R45	(57)
-#define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_SMC_DIS)
-
-/* PD12 */
-#define PD12_MSCR_S32R45	(60)
-#define PD12_GMAC0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDC_PIN_CFG)
-
-/* PD13 */
-#define PD13_MSCR_S32R45	(61)
-#define PD13_GMAC0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	MDIO_PIN_CFG)
-#define PD13_GMAC0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE02 */
-#define PE02_MSCR_S32R45	(66)
-#define PE02_GMAC0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_CLK_PIN_CFG)
-#define PE02_GMAC0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE03 */
-#define PE03_MSCR_S32R45	(67)
-#define PE03_GMAC0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE04 */
-#define PE04_MSCR_S32R45	(68)
-#define PE04_GMAC0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE05 */
-#define PE05_MSCR_S32R45	(69)
-#define PE05_GMAC0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE06 */
-#define PE06_MSCR_S32R45	(70)
-#define PE06_GMAC0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE07 */
-#define PE07_MSCR_S32R45	(71)
-#define PE07_GMAC0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_OUT_PIN_CFG)
-
-/* PE08 */
-#define PE08_MSCR_S32R45	(72)
-#define PE08_GMAC0_RX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE08_GMAC0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE09 */
-#define PE09_MSCR_S32R45	(73)
-#define PE09_GMAC0_RX_DV_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE09_GMAC0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE10 */
-#define PE10_MSCR_S32R45	(74)
-#define PE10_GMAC0_RX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE10_GMAC0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE11 */
-#define PE11_MSCR_S32R45	(75)
-#define PE11_GMAC0_RX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE11_GMAC0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE12 */
-#define PE12_MSCR_S32R45	(76)
-#define PE12_GMAC0_RX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE12_GMAC0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PE13 */
-#define PE13_MSCR_S32R45	(77)
-#define PE13_GMAC0_RX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	ENET_IN_PIN_CFG)
-#define PE13_GMAC0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF05 */
-#define PF05_MSCR_S32R45	(85)
-#define PF05_QSPI_DATA_A0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF05_QSPI_DATA_A0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF06 */
-#define PF06_MSCR_S32R45	(86)
-#define PF06_QSPI_DATA_A1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF06_QSPI_DATA_A1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF07 */
-#define PF07_MSCR_S32R45	(87)
-#define PF07_QSPI_DATA_A2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF07_QSPI_DATA_A2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF08 */
-#define PF08_MSCR_S32R45	(88)
-#define PF08_QSPI_DATA_A3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF08_QSPI_DATA_A3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF09 */
-#define PF09_MSCR_S32R45	(89)
-#define PF09_QSPI_DATA_A4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF09_QSPI_DATA_A4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF10 */
-#define PF10_MSCR_S32R45	(90)
-#define PF10_QSPI_DATA_A5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF10_QSPI_DATA_A5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF11 */
-#define PF11_MSCR_S32R45	(91)
-#define PF11_QSPI_DATA_A6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF11_QSPI_DATA_A6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF12 */
-#define PF12_MSCR_S32R45	(92)
-#define PF12_QSPI_DATA_A7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DATA_PIN_CFG)
-#define PF12_QSPI_DATA_A7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PF13 */
-#define PF13_MSCR_S32R45	(93)
-#define PF13_QSPI_DQS_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_DQS_PIN_CFG)
-#define PF13_DQS_A_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
-
-/* PG00 */
-#define PG00_MSCR_S32R45	(96)
-#define PG00_QSPI_CLK_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG01 */
-#define PG01_MSCR_S32R45	(97)
-#define PG01_QSPI_CLK_A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG02 */
-#define PG02_MSCR_S32R45	(98)
-#define PG02_QSPI_CLK_2A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG03 */
-#define PG03_MSCR_S32R45	(99)
-#define PG03_QSPI_CLK_2A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CLK_PIN_CFG)
-
-/* PG04 */
-#define PG04_MSCR_S32R45	(100)
-#define PG04_QSPI_CS_A0		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CS_PIN_CFG)
-
-/* PG05 */
-#define PG05_MSCR_S32R45	(101)
-#define PG05_QSPI_CS_A1		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	QSPI_CS_PIN_CFG)
-
-/* PK00 */
-#define PK00_MSCR_S32R45	(128)
-#define PK00_SPI5_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	DSPI_SCK_PIN_CFG)
-
-/* PK03 */
-#define PK03_MSCR_S32R45	(131)
-#define PK03_SPI5_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
-	DSPI_CS_PIN_CFG)
-
-/* PK04 */
-#define PK04_MSCR_S32R45	(132)
-#define PK04_SPI5_SIN_CFG	(DSPI_SIN_PIN_CFG)
-#define PK04_SPI5_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)
-
-/* PK05 */
-#define PK05_MSCR_S32R45	(133)
-#define PK05_SPI5_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_4 | \
-	DSPI_SOUT_PIN_CFG)
-
-#endif
-- 
2.17.1

