-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Wed Dec 29 10:14:12 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal \^rc_addr\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__1\ : label is "soft_lutpair29";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair29";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
  Rc_addr(0 to 3) <= \^rc_addr\(0 to 3);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => \^rc_addr\(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^rc_addr\(2),
      DI(1) => \^rc_addr\(1),
      DI(0) => \^rc_addr\(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => \^rc_addr\(0),
      I3 => \^rc_addr\(2),
      I4 => \^rc_addr\(1),
      I5 => \^rc_addr\(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => \^rc_addr\(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => \^rc_addr\(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => \^rc_addr\(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => \Addr_Counters[3].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    earlyAckHdr : in STD_LOGIC;
    callingReadAccess : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair35";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair35";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(2),
      I4 => Tx_addr_0(0),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => Tx_fifo_wr,
      I2 => Tx_addr_0(1),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(2),
      I5 => Tx_addr_0(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2020"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D55555"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I2 => \^tx_fifo_data_0\(0),
      I3 => dynamic_MSMS(0),
      I4 => dynamic_MSMS(1),
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => \^tx_fifo_data_0\(0),
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => scndry_out,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => earlyAckHdr,
      I2 => callingReadAccess,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[0].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair33";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[1].FDRE_I_n_0\,
      I3 => \Addr_Counters[0].FDRE_I_n_0\,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    AXI_IP2Bus_RdAck2_reg : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.Rc_fifo_rd_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[2]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[4]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[5]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair50";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B888B8"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => firstDynStartSeen,
      I3 => \cr_i_reg[2]\,
      I4 => \cr_i_reg[2]_0\(0),
      I5 => \cr_i_reg[2]_1\(1),
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => cr_txModeSelect_set,
      I4 => \cr_i_reg[2]_1\(0),
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[0]\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[0]_i_3_n_0\,
      I4 => \s_axi_rdata_i[0]_i_4_n_0\,
      I5 => \s_axi_rdata_i_reg[7]_2\(0),
      O => D(0)
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1110"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[1]\,
      I2 => \s_axi_rdata_i_reg[1]_0\,
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[2]\,
      I2 => \s_axi_rdata_i_reg[2]_0\,
      I3 => \s_axi_rdata_i_reg[2]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[2]_i_5_n_0\,
      O => D(2)
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(2),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in13_in,
      O => \s_axi_rdata_i[2]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]_2\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555010055554544"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i_reg[4]_0\,
      I2 => \s_axi_rdata_i_reg[4]_1\,
      I3 => \s_axi_rdata_i_reg[4]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => D(4)
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(4),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in7_in,
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[5]\,
      I2 => \s_axi_rdata_i_reg[5]_0\,
      I3 => \s_axi_rdata_i_reg[5]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => D(5)
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(5),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in4_in,
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i_reg[6]_0\,
      I2 => \s_axi_rdata_i_reg[6]_1\,
      I3 => \s_axi_rdata_i_reg[6]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => D(6)
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(6),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in1_in,
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[7]\,
      I2 => \s_axi_rdata_i_reg[7]_0\,
      I3 => \s_axi_rdata_i_reg[7]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[7]_i_6_n_0\,
      O => D(7)
    );
\s_axi_rdata_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_16_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_17_in,
      I5 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i[7]_i_2_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(7),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_7_in,
      I1 => p_15_in,
      I2 => p_1_in_0,
      I3 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I4 => p_6_in,
      I5 => p_14_in,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_18_in,
      I2 => s_axi_wdata(0),
      I3 => s_axi_wdata(2),
      I4 => s_axi_wdata(1),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    \cr_i_reg[3]\ : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  signal rxCntDone_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rxCntDone_i_2_n_0,
      I4 => \^callingreadaccess\,
      I5 => earlyAckDataState,
      O => \cr_i_reg[3]\
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABAAABA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => rxCntDone_i_2_n_0,
      I4 => rdByteCntr_reg(0),
      I5 => rdByteCntr_reg(1),
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[3]_i_2_n_0\,
      I3 => rdByteCntr_reg(3),
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rxCntDone_i_2_n_0,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => ackDataState,
      I5 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => rxCntDone_i_2_n_0
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cState_reg[4]_1\ : out STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_3\ : out STD_LOGIC;
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_4\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_3\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair70";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_4\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I4 => \FSM_sequential_cState[1]_i_5\(0),
      O => \FSM_sequential_cState_reg[4]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5\(0),
      I3 => Q(4),
      O => \FSM_onehot_cState_reg[4]_3\
    );
\FSM_sequential_cState[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_onehot_cState_reg[4]_2\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_3\,
      O => \FSM_onehot_cState_reg[4]_1\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen_reg : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \timing_param_tlow_i_reg[2]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : out STD_LOGIC;
    \sr_i_reg[2]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC;
    \sr_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_1\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rc_addr : in STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_Data_Exists : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dtre\ : STD_LOGIC;
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \^timing_param_thddat_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_7\ : label is "soft_lutpair31";
begin
  D(0) <= \^d\(0);
  Dtre <= \^dtre\;
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[6]_0\(3 downto 0) <= \^timing_param_thddat_i_reg[6]_0\(3 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_1,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_1\,
      Q => \^dtre\,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state_reg[0]\,
      O => \cr_i_reg[7]_1\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => p_1_in3_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => p_1_in2_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I1 => s_axi_aresetn,
      I2 => \^msms_set\,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => Rc_addr(3),
      I2 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I3 => Rc_addr(0),
      I4 => Rc_Data_Exists,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      I1 => Rc_addr(1),
      I2 => p_1_in2_in,
      I3 => Rc_addr(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_1\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[6]_0\(3),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[6]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[6]_0\(1),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[6]_0\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => Timing_param_tlow(2),
      I1 => \^q\(2),
      I2 => p_1_in2_in,
      I3 => \s_axi_rdata_i_reg[2]\(0),
      I4 => \s_axi_rdata_i_reg[2]\(1),
      I5 => \s_axi_rdata_i_reg[2]_0\,
      O => \timing_param_tlow_i_reg[2]_0\
    );
\s_axi_rdata_i[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(5),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(2),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(2),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(5),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[2]_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^dtre\,
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(7),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \FIFO_GEN_DTR.dtre_i_reg_0\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => sr_i(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => sr_i(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => Timing_param_thddat(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[6]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[6]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => Timing_param_thddat(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[6]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => Timing_param_thddat(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_rd_reg_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]_0\ : in STD_LOGIC;
    sda_o_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^last_rd_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal rd_data_o0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_data_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_9_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of data_reg_r1_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of data_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of data_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r1_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r1_0_63_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of data_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r2_0_63_6_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair89";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \last_rd_reg_reg[0]_0\ <= \^last_rd_reg_reg[0]_0\;
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
data_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => p_1_out(0),
      DOB => p_1_out(1),
      DOC => p_1_out(2),
      DOD => NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => p_1_out(3),
      DOB => p_1_out(4),
      DOC => p_1_out(5),
      DOD => NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => p_1_out(6),
      DOB => p_1_out(7),
      DOC => NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => rd_data_o0(0),
      DOB => rd_data_o0(1),
      DOC => rd_data_o0(2),
      DOD => NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => rd_data_o0(3),
      DOB => rd_data_o0(4),
      DOC => rd_data_o0(5),
      DOD => NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => rd_data_o0(6),
      DOB => rd_data_o0(7),
      DOC => NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(3),
      Q => \last_rd_reg_reg[5]_0\(0),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(4),
      Q => \last_rd_reg_reg[5]_0\(1),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(5),
      Q => \last_rd_reg_reg[5]_0\(2),
      R => '0'
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(0),
      Q => \rd_data_o_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(1),
      Q => data3,
      R => '0'
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(2),
      Q => data4,
      R => '0'
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(3),
      Q => data5,
      R => '0'
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(4),
      Q => data6,
      R => '0'
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(5),
      Q => data7,
      R => '0'
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(6),
      Q => data0,
      R => '0'
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(7),
      Q => data1,
      R => '0'
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => wr_data0(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => wr_data0(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^d\(0)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^d\(1)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => \^d\(2)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5504"
    )
        port map (
      I0 => \refresh[5]_i_3_n_0\,
      I1 => seccnt_reg(21),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(22),
      I4 => \seccnt[0]_i_3_n_0\,
      I5 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => \^d\(3)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(24),
      I1 => seccnt_reg(23),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(0),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(1),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(2),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(3),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3,
      I1 => sda_o_i_6_0(0),
      I2 => \rd_data_o_reg_n_0_[0]\,
      O => sda_o_i_10_n_0
    );
sda_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => data0,
      I1 => sda_o_i_6_0(3),
      I2 => sda_o_i_6_0(0),
      I3 => data1,
      O => sda_o_i_11_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => sda_o_i_6_0(1),
      I3 => data5,
      I4 => sda_o_i_6_0(0),
      I5 => data4,
      O => sda_o_i_13_n_0
    );
sda_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00470047"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => sda_o_i_6_0(1),
      I2 => sda_o_i_11_n_0,
      I3 => sda_o_reg,
      I4 => sda_o_i_13_n_0,
      I5 => sda_o_i_6_0(2),
      O => \cnt_reg[1]\
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \seccnt[0]_i_3_n_0\,
      I1 => seccnt_reg(22),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(21),
      I4 => seccnt_reg(24),
      I5 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \seccnt[0]_i_6_n_0\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF57"
    )
        port map (
      I0 => seccnt_reg(19),
      I1 => \seccnt[0]_i_7_n_0\,
      I2 => \seccnt[0]_i_8_n_0\,
      I3 => \seccnt[0]_i_9_n_0\,
      I4 => seccnt_reg(18),
      I5 => seccnt_reg(20),
      O => \seccnt[0]_i_4_n_0\
    );
\seccnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_5_n_0\
    );
\seccnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \seccnt[0]_i_6_n_0\
    );
\seccnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \seccnt[0]_i_7_n_0\
    );
\seccnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => seccnt_reg(15),
      I1 => seccnt_reg(14),
      O => \seccnt[0]_i_8_n_0\
    );
\seccnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(17),
      I1 => seccnt_reg(16),
      O => \seccnt[0]_i_9_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_5_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_update_t,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => rtc_0_update_t,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => rtc_0_update_t,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rd_reg_i(0),
      I2 => rd_reg_i(1),
      I3 => last_rd_reg(1),
      I4 => rd_reg_i(2),
      I5 => last_rd_reg(2),
      O => \^last_rd_reg_reg[0]_0\
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0000FE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^update_i_reg_0\,
      I4 => rtc_0_update_t,
      O => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(0),
      Q => din(0),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(2),
      Q => din(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(3),
      Q => din(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(4),
      Q => din(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(5),
      Q => din(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => din(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(1),
      Q => din(1),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(2),
      Q => din(2),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(3),
      Q => din(3),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(4),
      Q => din(4),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(5),
      Q => din(5),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(6),
      Q => din(6),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(7),
      Q => din(7),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(0),
      Q => din(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(1),
      Q => din(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]_0\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ack : STD_LOGIC;
  signal ack14_out : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal i2c_rw_i_2_n_0 : STD_LOGIC;
  signal i2c_rw_reg_n_0 : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^ptr_reg[5]_0\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scl_i_1_n_0 : STD_LOGIC;
  signal scl_reg_n_0 : STD_LOGIC;
  signal \scl_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \scl_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal sda_o_i_2_n_0 : STD_LOGIC;
  signal sda_o_i_3_n_0 : STD_LOGIC;
  signal sda_o_i_4_n_0 : STD_LOGIC;
  signal sda_o_i_5_n_0 : STD_LOGIC;
  signal sda_o_i_7_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal sda_reg_n_0 : STD_LOGIC;
  signal \sda_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_0 : STD_LOGIC;
  signal update_t2_out : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \wr_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bcnt[3]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bcnt[6]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptr[3]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ptr[3]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ptr[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sda_o_i_12 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sda_o_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_3\ : label is "soft_lutpair94";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \data_o_reg[7]_0\(7 downto 0) <= \^data_o_reg[7]_0\(7 downto 0);
  \ptr_reg[5]_0\ <= \^ptr_reg[5]_0\;
  sda_o <= \^sda_o\;
  update_t_reg_0 <= \^update_t_reg_0\;
ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => ack14_out,
      I1 => ack,
      I2 => sda_o_i_3_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => sda_o_i_4_n_0,
      I5 => reset,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      O => \bcnt[0]_i_1_n_0\
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => reset,
      I1 => sda_o_i_4_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => sda_o_i_3_n_0,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ack14_out,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => reset,
      I3 => \bcnt[10]_i_6_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \bcnt[10]_i_7_n_0\,
      I2 => bcnt(10),
      O => \bcnt[10]_i_3_n_0\
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sda_reg_n_0,
      I1 => old_sda,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => reset,
      O => ack14_out
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA8A"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => \cnt[3]_i_4_n_0\,
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(9),
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      I5 => bcnt(10),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[10]_i_7_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      O => \bcnt[1]_i_1_n_0\
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      O => \bcnt[2]_i_1_n_0\
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[3]_i_2_n_0\,
      O => \bcnt[3]_i_1_n_0\
    );
\bcnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAABFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(3),
      O => \bcnt[3]_i_2_n_0\
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[4]_i_2_n_0\,
      O => \bcnt[4]_i_1_n_0\
    );
\bcnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAABFFFFFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => \bcnt[4]_i_2_n_0\
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[5]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[5]_i_1_n_0\
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      I5 => bcnt(3),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000010"
    )
        port map (
      I0 => \bcnt[6]_i_2_n_0\,
      I1 => \bcnt[7]_i_2_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(6),
      I4 => \bcnt[9]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[6]_i_1_n_0\
    );
\bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_8_n_0,
      I4 => sda_o_i_7_n_0,
      I5 => ack,
      O => \bcnt[6]_i_2_n_0\
    );
\bcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => scl_reg_n_0,
      I2 => old_scl,
      O => \bcnt[6]_i_3_n_0\
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[7]_i_3_n_0\,
      O => \bcnt[7]_i_1_n_0\
    );
\bcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \bcnt[7]_i_2_n_0\
    );
\bcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDFFFDFFFFF"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(0),
      I3 => \bcnt[9]_i_2_n_0\,
      I4 => bcnt(6),
      I5 => bcnt(7),
      O => \bcnt[7]_i_3_n_0\
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888888"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      O => \bcnt[8]_i_1_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => bcnt(8),
      I1 => \bcnt[9]_i_2_n_0\,
      I2 => bcnt(6),
      I3 => bcnt(7),
      I4 => \bcnt[10]_i_5_n_0\,
      I5 => bcnt(9),
      O => \bcnt[9]_i_1_n_0\
    );
\bcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(4),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(5),
      O => \bcnt[9]_i_2_n_0\
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[0]_i_1_n_0\,
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[10]_i_3_n_0\,
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[1]_i_1_n_0\,
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[2]_i_1_n_0\,
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[3]_i_1_n_0\,
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[4]_i_1_n_0\,
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[5]_i_1_n_0\,
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[6]_i_1_n_0\,
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[7]_i_1_n_0\,
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[8]_i_1_n_0\,
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[9]_i_1_n_0\,
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F100F1"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^q\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => sda_reg_n_0,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAEA"
    )
        port map (
      I0 => \cnt[1]_i_2_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000004440"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => sda_reg_n_0,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => sda_o_i_5_n_0,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F355D1"
    )
        port map (
      I0 => \cnt[3]_i_3_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => old_scl,
      I4 => scl_reg_n_0,
      I5 => \^q\(0),
      O => \cnt[3]_i_4_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^q\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => \^q\(3),
      R => reset
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(0),
      Q => \^data_o_reg[7]_0\(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => \^data_o_reg[7]_0\(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => \^data_o_reg[7]_0\(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_0\(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_0\(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_0\(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_0\(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_0\(7),
      R => '0'
    );
data_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(0),
      I4 => underflow,
      I5 => dout(0),
      O => p_3_in(0)
    );
data_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(1),
      I4 => underflow,
      I5 => dout(1),
      O => p_3_in(1)
    );
data_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(2),
      I4 => underflow,
      I5 => dout(2),
      O => p_3_in(2)
    );
data_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(13),
      O => ADDRD(5)
    );
data_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(12),
      O => ADDRD(4)
    );
data_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(11),
      O => ADDRD(3)
    );
data_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(10),
      O => ADDRD(2)
    );
data_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(9),
      O => ADDRD(1)
    );
data_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(8),
      O => ADDRD(0)
    );
data_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(3),
      I4 => underflow,
      I5 => dout(3),
      O => p_3_in(3)
    );
data_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(4),
      I4 => underflow,
      I5 => dout(4),
      O => p_3_in(4)
    );
data_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(5),
      I4 => underflow,
      I5 => dout(5),
      O => p_3_in(5)
    );
data_reg_r1_0_63_6_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(6),
      I4 => underflow,
      I5 => dout(6),
      O => p_3_in(6)
    );
data_reg_r1_0_63_6_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(7),
      I4 => underflow,
      I5 => dout(7),
      O => p_3_in(7)
    );
i2c_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333A3308000A00"
    )
        port map (
      I0 => tmp(0),
      I1 => ack14_out,
      I2 => i2c_rw_i_2_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => reset,
      I5 => i2c_rw_reg_n_0,
      O => i2c_rw_i_1_n_0
    );
i2c_rw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => sda_o_i_8_n_0,
      I5 => sda_o_i_7_n_0,
      O => i2c_rw_i_2_n_0
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_i_1_n_0,
      Q => i2c_rw_reg_n_0,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_reg_n_0,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_reg_n_0,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => tmp(0),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => \^d\(0),
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE6A226A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(0),
      I3 => \ptr[3]_i_2_n_0\,
      I4 => tmp(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE6AAA22226AAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \ptr[3]_i_2_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_1_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8B00"
    )
        port map (
      I0 => tmp(3),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      I4 => \^d\(3),
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => bcnt(3),
      I2 => bcnt(8),
      I3 => bcnt(4),
      I4 => bcnt(6),
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      I2 => i2c_rw_reg_n_0,
      I3 => bcnt(0),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA66AAE6EA262A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \ptr[4]_i_2_n_0\,
      I3 => \ptr[5]_i_2_n_0\,
      I4 => tmp(4),
      I5 => i2c_rw_reg_n_0,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(1),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F707F808FFFF0000"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => tmp(5),
      I4 => \^d\(5),
      I5 => \bcnt[10]_i_5_n_0\,
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[5]_i_2_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ptr_reg[5]_0\,
      I1 => \rd_data_o_reg[0]\,
      O => E(0)
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \scl_sr_reg_n_0_[1]\,
      I2 => \scl_sr_reg_n_0_[0]\,
      I3 => scl_reg_n_0,
      O => scl_i_1_n_0
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_i_1_n_0,
      Q => scl_reg_n_0,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_i,
      Q => \scl_sr_reg_n_0_[0]\,
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \scl_sr_reg_n_0_[0]\,
      Q => \scl_sr_reg_n_0_[1]\,
      R => '0'
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => p_0_in0_in,
      I2 => \sda_sr_reg_n_0_[0]\,
      I3 => sda_reg_n_0,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
        port map (
      I0 => \^sda_o\,
      I1 => sda_o_i_2_n_0,
      I2 => sda_o_i_3_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => sda_o_i_5_n_0,
      I5 => sda_o_reg_0,
      O => sda_o_i_1_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => i2c_rw_reg_n_0,
      I3 => ack,
      O => scl_reg_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => sda_o_i_2_n_0
    );
sda_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => sda_o_i_3_n_0
    );
sda_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_4_n_0
    );
sda_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000010"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => ack,
      O => sda_o_i_5_n_0
    );
sda_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(9),
      I2 => bcnt(5),
      I3 => bcnt(10),
      O => sda_o_i_7_n_0
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(8),
      I2 => bcnt(4),
      I3 => bcnt(6),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_i_1_n_0,
      Q => \^sda_o\,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_i_1_n_0,
      Q => sda_reg_n_0,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_i,
      Q => \sda_sr_reg_n_0_[0]\,
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \sda_sr_reg_n_0_[0]\,
      Q => p_0_in0_in,
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_0
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => scl_reg_n_0,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => sda_reg_n_0,
      Q => tmp(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => i2c_rw_reg_n_0,
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => reset,
      I4 => \^update_t_reg_0\,
      O => update_t_i_1_n_0
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_i_1_n_0,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(2),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(0),
      O => \wr_reg_o_reg[5]_0\(2)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(1),
      O => \wr_reg_o_reg[5]_0\(3)
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(4),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(2),
      O => \wr_reg_o_reg[5]_0\(4)
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(5),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(3),
      O => \wr_reg_o_reg[5]_0\(5)
    );
\wr_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rd_data_o_reg[0]_0\(2),
      I2 => \^d\(4),
      I3 => \rd_data_o_reg[0]_0\(1),
      I4 => \rd_data_o_reg[0]_0\(0),
      I5 => \^d\(3),
      O => \^ptr_reg[5]_0\
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EB28EBEBEB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(0),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[8]\(0),
      O => \wr_reg_o_reg[5]_0\(0)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \wr_data[9]_i_2_n_0\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[5]_0\(1)
    );
\wr_data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => update_i,
      O => \wr_data[9]_i_2_n_0\
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440444"
    )
        port map (
      I0 => reset,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \wr_reg_o[5]_i_2_n_0\,
      I3 => bcnt(0),
      I4 => \wr_reg_o[5]_i_3_n_0\,
      I5 => i2c_rw_reg_n_0,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(4),
      I2 => bcnt(8),
      I3 => bcnt(3),
      I4 => sda_o_i_7_n_0,
      O => \wr_reg_o[5]_i_2_n_0\
    );
\wr_reg_o[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      O => \wr_reg_o[5]_i_3_n_0\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => rtc_0_wr_reg_o(2),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => rtc_0_wr_reg_o(4),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => rtc_0_wr_reg_o(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair7";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFFFFFCFACFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    detect_stop_reg : out STD_LOGIC;
    \cr_i_reg[7]\ : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    master_slave_reg_0 : out STD_LOGIC;
    \data_int_reg[0]_1\ : out STD_LOGIC;
    aas_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srw_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    detect_start : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    aas_i_reg_1 : in STD_LOGIC;
    shift_reg_ld_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair10";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => master_slave,
      I1 => \^abgc_i_reg\,
      O => master_slave_reg_0
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => Q(1),
      I3 => master_slave,
      I4 => i2c_header(0),
      I5 => aas_i_reg_0,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAAAAAAFA"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]\,
      I1 => i2c_header(0),
      I2 => master_slave,
      I3 => Q(1),
      I4 => \FSM_sequential_state_reg[2]_0\,
      I5 => \^abgc_i_reg\,
      O => \data_int_reg[0]_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => Q(0),
      I2 => aas_i_reg,
      I3 => aas_i_reg_0,
      I4 => aas_i_reg_1,
      O => \cr_i_reg[7]\
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => aas_i_reg,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => srw_i_reg(0),
      I5 => detect_start,
      O => detect_stop_reg
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(4),
      I1 => i2c_header(7),
      I2 => i2c_header(1),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => scndry_out,
      Q => i2c_header(0),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_2\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABBAAABA"
    )
        port map (
      I0 => shift_reg_ld_reg,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => detect_start,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000F00C00000"
    )
        port map (
      I0 => Q(1),
      I1 => i2c_header(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => srw_i_reg(0),
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(1),
      I3 => i2c_header(7),
      I4 => i2c_header(4),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(6),
      I2 => i2c_header(5),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => srw_i_reg(1),
      O => \data_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[7]\ : out STD_LOGIC;
    \cr_i_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[8]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_int_reg[0]_2\ : in STD_LOGIC;
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    arb_lost : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \^fsm_onehot_scl_state_reg[7]\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[7]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cr_i_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_5__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair5";
begin
  \FSM_onehot_scl_state_reg[7]\ <= \^fsm_onehot_scl_state_reg[7]\;
  \FSM_onehot_scl_state_reg[7]_0\ <= \^fsm_onehot_scl_state_reg[7]_0\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \cr_i_reg[2]\ <= \^cr_i_reg[2]\;
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => \q_int_reg[0]_1\(8),
      I2 => \q_int_reg[0]_1\(6),
      I3 => \q_int_reg[0]_1\(2),
      I4 => \q_int_reg[0]_1\(3),
      O => \^fsm_onehot_scl_state_reg[7]_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_int_reg[0]_6\(0),
      I1 => \q_int_reg[7]_0\(0),
      I2 => \q_int_reg[0]_5\(0),
      I3 => stop_scl_reg,
      I4 => \q_int_reg[0]_4\(0),
      O => \^cr_i_reg[2]\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[1]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_1\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_1\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_1\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_1\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \q_int_reg[0]_1\(1),
      I1 => \q_int_reg[0]_1\(4),
      I2 => \q_int_reg[0]_1\(9),
      I3 => \q_int_reg[0]_1\(0),
      I4 => \q_int_reg[0]_1\(5),
      I5 => \^fsm_onehot_scl_state_reg[7]_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[0]_i_5__0_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \q_int_reg[0]_1\(2),
      I1 => \q_int_reg[0]_1\(6),
      I2 => \q_int_reg[0]_1\(8),
      I3 => \q_int_reg[0]_2\,
      I4 => \q_int_reg[0]_3\(0),
      I5 => \q_int_reg[0]_1\(4),
      O => \q_int[0]_i_3__0_n_0\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[7]\,
      I1 => \q_int_reg[0]_4\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_5\(0),
      I4 => \q_int_reg[7]_0\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_4_n_0\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_4_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[2]_i_4_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \q_int_reg[0]_1\(0),
      I1 => CO(0),
      I2 => \q_int_reg[8]_0\,
      O => \q_int[2]_i_2_n_0\
    );
\q_int[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => arb_lost,
      O => \^fsm_onehot_scl_state_reg[7]\
    );
\q_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[2]_i_4_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[8]_1\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_setup : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    gen_stop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    \q_int[0]_i_3_0\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair13";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(2),
      I2 => q_int_reg(1),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \q_int[0]_i_5_n_0\,
      I1 => scndry_out,
      I2 => sda_rin_d1,
      O => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => gen_stop_d1,
      I1 => gen_stop,
      I2 => Q(0),
      I3 => rsta_d1,
      I4 => tx_under_prev_d1,
      I5 => \q_int[0]_i_3_0\,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    EarlyAckDataState0 : out STD_LOGIC;
    \q_int_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair4";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => EarlyAckDataState_reg,
      I1 => bit_cnt(3),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      I4 => bit_cnt(2),
      I5 => EarlyAckDataState_reg_0,
      O => EarlyAckDataState0
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2200000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_2\,
      I3 => \FSM_sequential_state_reg[0]_3\,
      I4 => \FSM_sequential_state_reg[0]_4\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE22E200000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => \FSM_sequential_state_reg[2]_2\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFFBBA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_7_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => bit_cnt(2),
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(3),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[1]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair71";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_0\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_0\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[0]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[0]_i_5_n_0\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(2),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_7_n_0\,
      I1 => \FSM_sequential_cState[0]_i_9_n_0\,
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[0]_i_10_n_0\,
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[0]_2\,
      O => \FSM_sequential_cState[0]_i_5_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(2),
      I2 => \FSM_sequential_cState_reg[4]\(3),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(4),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[1]_0\,
      I2 => \FSM_sequential_cState[1]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[1]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => D(1)
    );
\FSM_sequential_cState[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(1),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[1]_i_13_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(1),
      I1 => \FSM_sequential_cState[1]_i_7_n_0\,
      I2 => \FSM_sequential_cState_reg[1]_2\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_9_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_3\,
      I2 => \FSM_sequential_cState_reg[1]_4\,
      I3 => \FSM_sequential_cState_reg[1]_5\,
      I4 => \FSM_sequential_cState[1]_i_13_n_0\,
      I5 => \FSM_sequential_cState_reg[4]\(5),
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState_reg[3]_2\,
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(0),
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(2)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(0),
      I4 => \FSM_sequential_cState_reg[2]_1\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[4]\(5),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState[2]_i_2_0\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBABAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[3]\,
      I2 => \FSM_sequential_cState[3]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[3]_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      I5 => \FSM_sequential_cState[3]_i_6_n_0\,
      O => D(3)
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]\,
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]_0\,
      I4 => \FSM_sequential_cState_reg[4]_1\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[5]\,
      I3 => \FSM_sequential_cState_reg[1]\,
      I4 => \FSM_sequential_cState_reg[5]_0\,
      I5 => \FSM_sequential_cState_reg[5]_1\,
      O => D(5)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(4),
      I1 => \FSM_sequential_cState_reg[4]\(3),
      I2 => \FSM_sequential_cState_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      I5 => \FSM_sequential_cState_reg[4]\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
FV4z1W0a0QP47jMonUy69gpbvjq7sycBR0hNlegxH1gwc2JVjhf0lpr/w80cZefKAzRzcdWQe1gk
LTcmnG4JhjrgBEqiCfReZGK7Pyl9fELjgoSMOr3QBHsTXXGkgLqD5Zm1Ps38PGQ9MMBAvUVZpJpm
xn9/Yy6behTPa30msB2DZ2bkRS37RLuXeItxmoIcJvSBcaqgVUkcr5h4iHU2QyjICbVW0S6Um7Xr
rVFFz5TaT7hCEa6e3/oWSpR9H7z1Ac24hM463H7PrwK5Tql2Q+qgCn8eA4L+BYiUpebOeN3EmbHt
CLUV8pou2nD9mzm2kVoN5oeDhqUXzr5v+4YSt96VeV7iXq8xzdICB8K8WI7sKe6+aysmPIkXtNkc
ZpsIiz/cFLGFPOYXbUrQDkQ/3jNKvpErcLfwPcPZ9bET0W4JTNAu+reUJJtOy4TTOf9QF62iSGzg
S03BQgzyDK/Y1jbbOY6rGslAFQJ9WkneeCtzvQEkjECVUF/GCc3cMeidD4pSHaKOvUVFav1C1ePh
ax1Gl0rwzfdMxaTnqPYZdyEPihsZOiTDAa5RuhCIDlJ5pR8lEWPvH+U2dyLBZxFDcxfYw89M38g0
Slo9Gtt77kis2lduO/ktLPDJS9lJcLvrAkZ3/dcxt2pVeoKj1IWxiGkVo8pnSRx8V81UkTJhDnyH
L4WjfSZmSLFcJaqFbM+0mJOForv7jULRFfWVvqY2kvLTcP61AJ0//TNy8vHfA8PmJ7ZUExTffI1h
VdVS47vD/bUj58X06v7PmmmH/RaryZ4xv/6hYx7yiCPouUB4vZt0jcbDPOtigGUtkhmefdK2E8lm
9O6PjjFuKndbfeQUqCiCGzIoGiBO8+gqP+j9yp9iO32OCzyDM2NEP+Y1TgyGFfLIMqLl8VFHU7MU
3xW0TpjfDM2DI73U/0IMeMaUkM3xgLD9AWhWAC5IhHTegEj/xeQntyg1BszNSHDx+AQSTUkUyExf
DSxqvEEtfbyA3tbVrXeg74AUo3mO4jvcU0cwvfpPku+5xMVb+YuFczc/+CeNEnOxwhJp2ZgXU/gG
0rP1CehbfF0RXcephguMZwzVPwEril44X4oegcxPonrYox6BOu530nbTnEx09fJUbX3R2mlecN6m
jXD+lBOL9mjiPd+KjEqO8075bRUr1jT+RfsOU7uMo2pRYcl0QDOTz3CIVktOIsb2MCJXH9/q7T6y
YB2wFCmlHDs3dWnnACugCQGV3LOfkfAzswNLRPasFm+/dzo/3CgTZumWrzKloZQmMzsqsQGPa2rS
ly9n3gMtNskgHt7FsdGnILZJ0ZxjMinqsWTVpVVUcQPJArL8sBsNPZ9Z8+6qY6T8d8uUw8EOitaZ
1giEtQF1hWF1CMgve8Ec1P5cDu6OL+6tudM2O/t7TlyCfDdijxYZxYvzhFK/Cs/KFO9vizdsqb+Q
2/MgQRNHoNxExN7KCv9Xsa8wuT1rZIfdOxAjSz8JfvYev5bYOCf+sAGp9xpnGz5LlwcSASnqmsba
KFO/m5mbdEieOXtdDge0LkHf77h932mYubJeFTFqtqccBRhy3epTgHLthdhyd1btzo7LNKV1kXBG
rXiNjywrZ7jph0PM8BTKOHmpzGiLwsZa8pP3xNp0WamYXceSRlnVDwCc503KC2k7kq82Lwxeh6tQ
WUCr+LS3icnt4H0dvTQeqFCpyYxozHW/pjBGP6yiNbU8x0JOIJ+HtmDJ4/yqmq12P3F0Og1lW7AP
gLVUzl0nO36VXDrDwfdw62gQHiX6MFSpOIZ/aF6eNiSsQLPuB4zPC78tU953QhmX7Jqjlh5eXVdn
tZxCXkjsNOA1OAiKPawgPiybVf5NZy8P+iq4Kx9UCpHvgwiXfP5nb0u9zhGMQl3L+qfrkti2L/yt
9YET/akMvpZuarA25e0SY+jwYC+ev+yxNgzwdOTY+gY17HF77jSxcsItKxsr/Lv7v1+8zNUYSLlu
Wy2IPZQAideh33qVYIm83oictsfsoQKe4u6TxeC/5AHndN92oBvJ5ScPsz3aUyYWGB0kYOX6UH7H
Ul2VlldLn4Win+uFyWDwbaTyvC9uWabVKQZdk4A6Y0vdbNFJV/eiucnCJKbjgqrVq/uhrBKkVf36
UxbY5wjFEuokgmFISAEAhZ1KSBtxDHr4z66AUR2yfrkFiWxHz4Qjk/MyfalHSdhv5mLi0/cLlH0m
mNq/iQQoIC8wj/9pwRG+rD1sHKdYrBeb+8G/789nS9VKtGO2qjHmaRd84nHb7fhngLDj0+g9khwE
jZXLgPOActY0KXIfYDgYd1u4bfTG1RCDj7Tcd1WpzgUGVSut1ekjP4oul3ATC98giAAgjBhK1osa
5sz5OobheI51iNcwjYkA+ork6ozlyzHQXH69O+NvoleJM/dlsxpqbGo8o71h6VgLe9yuK2+LX5//
Hy6MLAUH+zEZgtEOm+8cDdVMyLbNasOYZ4nptJiNEkTCzL1nAH1p6eIuF3njynVeFBCTNgI5wd3Y
ERNsLwG1tzjBtwxWjMxiz0D5WxndHPLF6HPE3gmIGQk1jnALu839uT8pwjoe3IxwwGy90QJPUKTL
bEN0A7d2BGuJ2CDWHxdXIH79mtiqBpFrePmoi+0fdNW1K3fbKrSlRERpalIkc+5s2aaBtFfpbJ/V
6osOW7XZjlOIe4J3fFH3HEuSQNlZnhuEP0Xl1zhWsD3vmQtm310yPlYUImApPW39euyFRh7J99Z2
z/9jTTTEAXI/HRjx9R4w/temweAQNWLDz03SmsJvIrQv6rMgHGs1YH0M90LZDtsm10Y9vD/5qmI0
kDldISCpCltVAKkfNdiBsjEAYAkgrep9JZJfQC+pmfbClJl8LeNRMJbwkEnylIhHYvp4NAeUp3mG
6a8LxUQ/3xSMCAH8idK2lLgE0IVAKB+R2y+tR9JEyvhZ3oabgbjV5jcYwNDVOaAvyRxn1HdlGaJY
UrqjT52c9qiduIKFew1dkD3Zk00iVpGcbwBE+3m/DrV8oKMj/Jv7A6grYLHTfIBHVfrntUM3tIq3
bV5sHXP27nYJ73Da2hslW9ANSfAOdtj0U1sAvl1Dm5gMs4S5I708UEH7DoH86GpKipVMnKWqedJJ
gL5ZKwt5zT5bUWEFhe+Nm96x06KSxKM4rv2JcMkZxCLEBlMMKrVNA5RPbT0xfXwBRztuZtyvno2G
NSUaoEvNOp24kZFyOHEOg3qH2TAHSPVqv3uDQOgQNsN8kWQ9PgY1R922A/1x08siwUl0CSQzdl+r
lCVrRrCtH8WlRFX6l/CRtqSAKoK3jnM5UjrrSsQx//mC+Ux2QVG7FK4v1VTAIubHkACrIzqgf6H+
LmfntbCMXzPVfgGKiugBcJrG0D4Bv9l87e42mPzDvsasXMIsosRelDrAX7MRH//BYFEiJ1kOfUOl
b52CMf4bOiBqTbCM0kRlZSfn3GnrFQ7n11IcZ8u8deOoyZirsNj2TPPUaYMWhhecS9Mc+JPUvNnS
vsACw73Ru01Sau7r89SoOLksXApDZOhkfeZyU49LPxcOtKuXttoyLmjkPSQTvbP5yrCOanEbT1Mz
PCrzFQQ6ktdYczzrIB36Xec15n0EaZUBh4YBQU8xJdRtQAQ3emnGb0lMbTc+6f1Q70CsSvRVXxJW
DifOaRmxVpksztXpfKywxr0s51wLNHHCBLynbpOV06BOcEpDTH5tPcVJIeypdFo+gf9OcpeaymGR
+KdMX27S9QRW0qxwZXiPzU33OmBJLPSsa4gbgbYSG35GPVwVkrxSuWFKvuh9YGEODvY3QCTZrf+o
Oi07SxmA35nUkrr4esiQS9PjbDddMEEKA12bj4Xm6+2Iqg7Cf2BEO761N1855F5Oh4FkYxX0r4Hk
1NDCBiw8fhoWsmjr8FGKaIKHc94yGIRA+p4ujyvdr6KJ7BRGRi7nnQSzs0baMG8AAjXcfMi4FfIY
68eSR9wCHwNqdSBAcPvb2oGj/YUkE6tliYnHWfrOlVa9n2X6nO88MWiida3mN7MJwVSW5WgivYK/
NPZJT9yiRLG+7nWJ9f9c/F2ovKlOCvnCKH4zhQhL+x0UJ06OSm7ouuQ2tgb8uBcHqyvgbHObT72K
pZ0yn8TNjj4Zjip1TYQLYOrpp9OZYNfg74QyJyWrnsovhg0ruHI+VzzwazLYIlAIAyjRB8RxOFiU
vyUH5MW5KtO/KwvkVvo8MF6r26Tf2DK25Lp8OCX3MW4a7M7mIzMNYa/nRhYZw1z+3pqVi6Z6fUjS
ucBIrB4M4Q2mOmrBfYZL5Heb2gZPPwqPiWb/pSycZLWgfjaVXj+raF48D3jiyuhtS39+4X4gkDo1
HyGwd/3r3iHn6kBWYWTHUlYwZxNitLFU22nPoZoKPcYzO57SKyz/iMQjSCbTig1hq+QfaJ/0HUkl
JXo0Xsb5hjjt63a5I6zc6JmlB3DwMEkCZYnianRyr432GJEYDYk1VNQmT/o/oCFTS8PzGJ3wVo9q
ARDW13be6FfkgedA/0SBS0+ZzoDSSJdN+KWUb1f/mslXqrTs/rzfZau6dQOfLyk91JktFR2iVKHy
AHCBJ/vvuQrZSxjA9kg4882PbuwbLAJw2Z72DFL7+QKxI8pBoppF0s6ObdwfcPb52HKRySMwUU07
Ui3xwAFTalPAKqW63Iq+8Tb8+psVYNk7+XDJunet6uJRiFQx3HtvAsp2ugOelEvGxaIl5I6SS1JG
uR2KlRl+YVmRFm7AXoukYF06jOpOlYYLWH0dDp2q4bvkfLZ/Q2IhsXsu7FpqS+iqjKPi0hItl4Dg
i2w8UcFpqu6vm6OiMaTx0GKgZDf63sdbBCpueEwFUlPiA6u2ly2tuIArxLfl9dVsng1yz+yPqSdM
cPGtUD649SIKIjS7gsRblgU3Mlw0VKpXNZC5gaDsZOEvh774WqhQtXr4Yt7O4CZglxd4HIyj0pCb
Haviy/AHfIC0nU5rhhL9oBhlp8RGSK9XIGsk9bg7fdrHpnBAWBBaPzgg0gJbH84KqZ5tw/y2Fvpm
vtk2n07VKmW37x/1Tp01sKMf+2z8D8rIAolNxftOQ9KWfdk15cQtrZs8wz4jks+JuQDSPTHukBMY
aETQgOX/VFNEXqQaX6HBXuC7LEkp8Glg+fsStPVr+WwmLephYOzIXyqJoXpGqKSIX+lxnMtXvyEL
wk80+cDkfYCizOSbg4CWUCGA50duNdG3a3yg+Ll+ibDtOSTAv2COxYmIkvzd43OUkDmfB8foQGzL
OaLc1Hx4CMXwO/aqyOJHeGgj22Zma2ZWaqVzuJYup78rLceadb8fKJ7BFQ13oTn8xZhwKMQB5EDy
v9VJ/w5mrJZ5HzPB/yCHTlaDpFuOhEvKGa6t4Kutb5mxGiLI03sZyf3/fd10UzOfW5P7U+qXcjwc
PMNxQBYl+Ji3XoBluMlY2uPYU9Qmks5nSK4nBY+WHW4NuEF5Ah3/X4Qm9ogdRd/I6aogmZH+tNoY
nK1lZzuER0P7UoQOZqzBvI78qqj6r7KvNSsA5qjJlXGMIwjYIBCgZ2/uypJRvR+aY1uwzAubIrzP
aL4t805NYZYbSwB5uvhP6qvhL8D72MATmnMt8ab6b8IPyAixb57ta/vNsafnVPFYJSZkbs/ESPsH
jMZOCiXk9YzcmCiAx/NSctDC3G3sZ+wdaMDjJrVeJoYqZdacSPkTWDWWd4vkDHmRaooYTN+aX9qX
Lqo52ondJT+KtPs8fmqmVJOTIoDSuwcpjiRau2Pwkx2u8qx4XMI2ac2VWO8SARzhF2WZXqvu4+eC
RaBK1PJ9KcO2srdZXUBw9+qx52JTgWFtZR2/VYcReNiOn3VvX1TSBZ/yRBUfanVUMhbYRuY59JHH
ZIUzNYmWJdbkJOmxgShEtgsF3GFQs+4emYm2J4Pz7g+YwOJ4BIxaU56h14+YkDCQjHH5u8BQTLVE
7dGEHOOcI8VIctpPwgQP3gzYZPca746nhTTxREskoSuOi06kecZEwuZdqGJLmsE0XsEOYRUbV9s3
kL2KI50HyU5yxrgE5YfRCwSCuZi6wxqIAfq+X11Q9cHsiX+OqMLSbe15AhR/lkhGdXFm5scB3RXN
XxOdFCcMHjLzIzINbtTxtlZj83ynXzRLb8JY9RbdzqO3UejEJVZcyrvc/4+QNnS/vHKFNDjG6iiI
pE2f2fubsiUNDBUbvtcQKRrC8WXFRogm/yTBwhUeJTJfra+WOng32izWmrVlyJP9/D9OlEzjscpp
eEQtOeYCqzGuVL9QtvJyM1AWV1xhBgVO/tl1wb/cJffPMWe+doEa+x/Aq7S/0sbVoEkX/hFkZl1V
r2QrM68ppAK3KonhQ8k6M+E+oFs5vujShlLAJC7jehrvUyjEVauqweXEOdm1Qztp54wB+YqKFAoh
Yw18CTj/2m1hVLN37tZYaOr2ESKMunM8R7/4JZTCrvBIU9nxTM0s+HfQPvXflwArwe9PV9eAJpIf
HDOfoQBGDYqRqe5wGXJpXlavWktEzUhHPE5Lzz0G0lT8L/4yK7j+BMY4bh/hAM4+XpG5eBS0IjcD
zSH13fFs4ZJCzPOUCUnN09p5Rc8W3LbRgee/OQtGyY40CFiqOveIuBUvXQA7LcLhpZFHLHVJogD7
1p2cKvkqJ+80fSTHCEv3K9eIIdFI1P5Q6xY8eHO0MA7cBVwWG6ng9x9dT7T6vHZAr6mYK8XLPRiO
8+Iwv6gGgiuMUruAor2XG+6at/Ah6sap1Cmg9FrEHUdiVkzKILfpFW7TVtXsGo5ocQZcCijEVwl3
7H2vMeYy57v0VFke1r6Ea1Wiyh/XRMPDL1W8Exl2MszAxBBXmDUPcbAfV1nWYuOJ83uPA0PxguuT
xKJr8Uz8S1BupCCDhAhSRO7ex412P2FfbpXcgFCBFosmNWpxtwe5MEZl7UulOOwmovgfEsNnH4dm
ECrZeXY5HZtMlFLtTP3x9u42TMMLGIvnbDcJ2GCrLxjLx5RhoNHuytJVWdZ+k/yOLEcCC1QeVQeS
K2DtNkMG7sRxfVm3VrQjbmin/TDEwlWDVfA+GH9viMGCi07fXa42KIFYzJqtNZKgOMbuQqjG8Xiz
OFYUp7pZ/9vRUtmld07+M7FeIjx1NlArtEMaKUTckUyMVByFRtT7PABgGMeWIq3KrKOrPWJuWATg
exY+9idDsGFfQg5HyvGD7bzsYRP2Wb5CJOgpBQhC2lZJwRLe7Src1rApbaTMm0iGFUfCZuFhDaEr
GU4/lt5qwJBTf3WA9KsjopE0ufSuUmDABTN37gQFR+W0o4qWMpaqmvFJ/rQoZs/a1aRppp/de4Q9
ArPmN6tfDRM/elhKKYwwGHAMhaqMWiISKu4yUWk/IhqLXNNFWW5tJKRxo8ZTNp48JV4FmgRBiHya
3AzTFrLXE3Qsc4DeAQhswODUNajqX0v25OUMsdErC/2otpnb+3SSGkqLkZs1KsCkjfvPo4tJohpL
7/zu64MO4yAkf/lpVDjuXs6wxYI1nRW1ukw84rEfyUWEg3nWX6rAnmiR/rIP4yMWPN9I9CtC4k7f
5KVSNCbClziwvzDAHfuhm5Zm7KdPyH4SzOQ3Z2EOJcduhaTQG1/+T6j0NRHIM3FTDfYDKz6GAT04
KsazS/63IWZwuw+H83yUkXeHrrC2LDVsEaqXAbknkfoGJIlKmyVUWH1kOX3rB4+RH86KcCQ0oFMb
ALX2Qeh8DWYm8tcgkaeHS5W3Q0c3cj7LV4RG8aq9CbfKZwZ+kvgpdkEshGaLisGMiRfub4lwGWvL
Fuk/TBQtDnt1ijRmsA2oaQlEv68q5DmKzRKKBL3bpGsB2le/F98riw1pVsqIRBheDSSv1kr76Qtd
E8Hg70M9fkbES7dSyX5CKpCmCe7Vcb1STes5ejcsSkPawr9AiLBIMxvKIQW3hqmUpaWF9L9dI3E1
YE1oo2ehz/vB27gKRUxVGHXRsY3nsu8VV5yFvLGGXd7aYloCojm+7XK60uAeIvyEtd+/m2OVINXe
rlwu493qDftQSEhfEToYAx2bbCmv/4YbwaKaM3OAsPdu5rCD09NqqeZiE49oiulVsETk/mBhoX4f
slDrbJD2lSIIhWT++v7gx73kvrG8oxFhPjAa2xUTG+JxjEGpz+PY+8VsbTl3jUKCCWChONHGAlSa
pDw8XmjTdkEhOpq63kealyN+IU7qgVLUnuZ2Y8ozeSLXbkJpvKXq7RjZlI4aJZVptvyD+wghe38X
IXY2XNyypgvZeBSGxR5w331Nr7amJ0TKh9YTDw8lGPVWWW5J5kfEcdfTYSMkc7gBNVhmtpfhBXZR
UI7zpoJe4VT69EHAz2GB/x8Nzdb6ihN+ZP3I3yBFgoN5a/UhRKQtAJmLk/XPGLzh5BJGTMzt0G8y
rclVqhuN+8BtIq6hLC3fos7BAbJr36rg8oS2rOld8LZ7Hm5HBiPzkJHmLOd6JstQmpWK5p8HPIoN
m1NY5EkxzF2SzWtuJIR/oO8DfAAhqgLPw3O3WcTAidTF2azoD85gevg0s5XUdCtptwWUPNGXH3X7
D8DGo/nQmLqXjyetmWahyByzpwh6BB3+fyKiNLWGahNFddYiZirKoF0kkpQK3Vi2AlVzgoWPVjFV
KetySmYdx8pL0afEiDpGTTXW+q/qbc0eY4EJl1ZWmmu08+uQFgxVFyfzEjDST5ZkAdbMnqB9yxsI
Zk2xwdXYzRhzXB7hp1JxYZ55o8FGAvd4Ju6/iM62K9YLb87Xu8MvvzLXxCzVwh3xu752nMmsPmmV
gDe1/eBkQ+3YH/M1n+O102/3EGmUiBi7Y5J1EXmHQ289E9waJoNsgeeeSMXJqSkAdxpX+/wnrRTx
UyJ4pzhinNXlRtK3xo6AbCVY1fiaWemQ+S9GoUjF63c1WPbX0ylZIESHjkUsyveinHSyMyOE7lhQ
c9Sd/FJbkAke7pSNT7meLjZa7gGikg38Zj2uaDk3JexGlgUmzWLH98I9tTK6kG0TNUOEXVpcn0AM
zngV4yW6X2jnUwVTiNkE6yNCpoJMM/r3oFyniZHwYOi5tqu4gOzszWrLX4tsoEkr7oZxcw2/9AAK
d5noFuwcdhrIEBamDvJUOmhGtTGwPMMSSANTDHQu1PSm6XKnz7GS1bQi0Cun9caUcW/KwAjCj/YD
vQaf0bGbDvh+jfPkW664LZG7rNrAKjMgH6WKKZi694n6EBJR5h3hvmA96ZKvrW3KxKvT7QpuiL+F
HmRikwm89v4iJ9yOWQvjM9XOWFCYpE/IVk/mgkTGSg79ryXZt28nMET1lIyHV7VvK9+hmD0RJE1c
Xbf+ziko7E3YqEGd0rfe31qaehnyWa8hNZqqwKXoF8enmi3LYdoMqyQQQtBYXg/i2Tpp8RILlDJa
URL6EX66OQyUHeZQMoeZQYJKDFbWPHhYJnkWRvtgM0rLkk4z28TMKX9P/cNQUOBX2+lmzrGQYdlx
WTD3in6eGx+oo18pZuMyHeHKETbsE0LXtK+50Lsyh2+Rlbtzn5677oI6gQPuwT6P8Gxnu+EuMSrB
zJHK3D0J/7cQjaBktG+wmRcdBapNBMGQdqQ5M5Cu0/2PNU/RlliaKeX+gqxyR7LwIiTM5if2ZiYE
wMw6cKNLo0iHGNYZWg2kOuvnugufb/sDdCMORTa8NQBOIb4IArF3WkxGAxjWmlR7iBg6gQrgOQQh
4rHr86QIBPULlnyajJDS6eK6DHKIEnsgp0H4ngZ8i9406rUqGi7Rd8UMN4mccs3mkKUVCKgxdgbT
bQ76MYPVJusktK4dde0znvsX2U/RYV9R4t4nkqNbhsO1WgaauT3JidFz7YOIQNkgHmj/npWgU4bY
J5N0nkTFX5F+MGQHV3Kx6tiKzmU1M7n21NGkxgT/8ybc/egMZIeiCt9Mj8l8tcTwpb/nUMNOZa3G
2E6029p32jeML4wPDn7tiYcb25Rv/ICwEnFaC2A12tt+nHo30x+idOBCeUn6cUpmTvKoQ8sigGR7
BR8PTe0i1RQEBetUeoBOuhP0G3nXYg/nPXUWoKGGmgPATGlNuidwk0ObZ+ryyvMWVJQwXt992m8m
Nul/LB9i1LVFW3BVNoo/o0+t9L+Z3xpoO0Glwp9g99lw5fkLNwzf3/AHa+QwO+kK8Uz0ea+EfH7e
Gb0OS6lCL+1EO+/X1EFGtor9nzza3/QdUIUsf2xManpSjy6c1NmuqbBJB2QJ9CnuDCU7I7xaYaa7
PAIKiNy49qxuq/OAuuCLKaKKwYotB0HoxjiQ8UdHoShzR6Igblcp9cNi03mC7/JSCIvUHiZhYsXi
p42N4AYrtARfeOivfTYbNEuYA6/CnX7IZarPTgaHtts6p+g6fVXakiGXdyki5RmtprRE4VtG390x
VvO9P10vWJSMyCAud/ash6GauV44cNT0srcNUq8k5NvxaKeOWZn0QFQLasIRX1MbJ2ttub/u0i19
GzBYTGcm/beifdRJNlyT5wZH+KjmLi+ILLSzFvjITMplqe3VoBN683NiZwzrJB85rYA7trkghhT7
1xXU5o6JSuoa1eg7CNZxkq0qngKYqULDyUgB3wj8dK3M7YX+vWuzItJWXWjJM23xviABz/++II0K
oBbvEM0z/E0ui05B9Rw6RS8MTjRW6rLcyVMurL7JSzCKbRqzjHJHr9BEAb4mRZX/oqGz2AcwAYqy
qEg5bZCocQVn/IKSA76jQScS4FswTuln0RuESR4lcE5lhwzRC3kaJINH2k/px5HF1bIAaijkoepj
CgcFgMSslBztB1d5XCEHStctqsrqZFl6O+tn46GOMCgxGeUV3IJmirx8JbSZsqYRFDE3p0aEOKNo
4ycN8Kors2aLn7HVOgJpVUbfAdCHFpvX4f0FTYzsMUDcKbiqosDQsPDBSgvClsCR3i6YA32aI3bO
in9sheHBEerMVOvZwe2TxinU/IM7jUsHpsz3D+FCv2PhwRYMC1aF2q+zY9d7h11T92mtVmPGnh6g
/QG0q07yeUIsFbfOW1tNcUYeZo5lQWpYS7H8I0AnoIdw3d1Khp80ppYGef8/PjM2yTiroo1XuxY2
t41/n46ObNrgcOuS/9IgN8ZlKAPmBrunNFimiS3IkBdlsV7LrGtcDsJ9OfJGf6lo83NBQzOdlOIB
OMMP6TbJYEp0yb4VX3BIHfK4zqkTSGfYdIOkRYfLtAdMoxmjNvjqfnR5ct9nBzAfB2eSyz0oNrKl
8dzNAR+cujWk+H3Q5DzguWCr8LlhFdmbfQeL8IEaNS4ZrNRnYfpanlQEM7BOI/TneoTs2YB9xxdf
WBNv7NXIluAVoaAeTs4Q4PlWQqTM1+TNpDW/yYYQR07zJS24Dmwukyhupy4TkbGef0wOeq3qr4iY
+uMwjqEMyvHJzjl0Cv9IkJMHZeT+G+M29fkme5pWFrdAB+YkPjCywdnCIRs252pf4CHFrGmwTAT0
QepfV84ZmlUI0lNT/PZ/DXz2BpJw4sXHmJsM7bo5MsB5LbGIR2mBKfgbVTwOpWhd01jvlKLU/W9H
8UAbE7Nr7nw+dXV+Styl+Squ875yo8p9MvOe93M1rXLu9dZK8yT34XMCXPL/o1mxkvZpNPFew+mK
jGnjT35tjgaHfa2lb7qSnLDPQ+BC4zxgCYQexJB4cin8fQ4xhZfJyRKfuyu+hO/rtO+HteiINiQe
EoE1kdnI2On/OJOCyAV+yBL19RoCFO3w43xJONKnfC1B3gZ/Q4r9VBQbFfF6dtoTGzGF5LuVux9L
ldLxvMWLtpEJE05DbiD2NxpZdXCllIQttwQryzWZjJOJCNDFyOWC5ifN806PSElkzI7IOI8lTqtm
FzeIg8bw/Bv2nNoi/Ly5oxTc7Biv1rsPJihRmkfuFUHHBy+d7NtoyG6JSvH/lXGwNSrF0pfBQCOB
qcAHETlECM6wwnmQNltHsfSf9nGt5QAXtq+ltIHvljttQ7AHFUmdiJE83/z84EX9nOFe1jLlgeYq
No3r7Ldbs0UAlGDhfNOsyl/f4gtvtvUTs5ALlLQJzvt/A2NSVQ4F8DvBNp8InFparffrdie5Iyu/
ObqAZq1opmA1IF2mblUfHoJZBP4AAdy431+5sYGyoAzRoQzJwHU07DrsWMLR3+VzBqGAa4KRKxAE
O+YgEJ1oI8iansDx8+ZAHHOzZ8G+n/5jpZa38WOc5QQ97yGdvfTPu8kMaY0Q8AwSWoGNu5j4EU6z
1tyNgoRHvLfS9jWJvxUhxiKgPjHWXFKKAKxrY14Sb0JfIWUF5eWS+RHhvZQJnVjma3/K4lnpEp5N
nEGhWIbvno9seRf5tEugU/25NH+sWQZnCkP7zGZJhMHvv6u3qHwNd/l3zRQSNixL4TBAsJFb+x++
j8bhIC103BOZciHKvmaXw2oxAJXQg4ZJGtiXKsidWFdJxg+Jbjcs77mhbKWAzjMMS713Kr6wXCFA
F4fR1uk6Q40usisJD5rVhlGZtSX6IscEeJqNPJ9+h8yf8H6pqdily7ZZ4SuT0hPP7K8yYd7W2N/G
zrIVBFo8ilKRO/d4yOUvQJ+cfAdEBZ9+c+jxvUPVSbnH4sh/y9ciCbd6RnOt0L3CWZhtSWM4+Bkv
i50xy1A3DPAsjeWoo+wl7B5p/NsOoEvvKHchdnUrBothB0zA3u/0zqlxwGgMxcUTrlH+7QP+65To
GutWSUPfJijmfaedYMCt4RWQqD2R9GXh0zF10ven5x1Rwr4vHpBPcClb+7IuXVjuMHhVajMaqkUK
AQIOqLXyMvFAOU4oGfmj9oNZg40avuwlNXosaPSZRDGQaGDCk7t+kKIiubG7CZcocNJH2ZZ5AoQF
Db3qJPM4Es1/FLYrZApZS/uDjuYnLvB+XobGanhk0fdv1wzEOtx3c2r0SWgVDtgjlobccEBs73Xb
F89irucZGuDsxpZSK5Z9cAaQb6qW3FtmHiN2OAUY1iEI/WKRdeiRjxkmESBecrjeAphCpUEdPcIz
9RhcZAP7VIQw5s486lhxJuYhOeN7fOG9U/q8/B9M1G1t6Rmg+H9nrUDFTnyjHfXCL9cUEkOxdp5Q
QGwOkWmziHkKAj5HYrWGLo7afiGTVk7npKwBct6d3MWjTIQtnljTR+hlfd6Z9MN9HZWvegfP6nBA
AhdQp935a9RT6KO72Z2vfQgJY+LFpBSBu32AHPbqwUo9VKjIYomD/xQg0InisY93cO7M4MyzpC2a
glPHGYzwzgsFD5RJiRXU7esagsl27PD+c25DidZr0CcdGN/qqXyJI3MNIvmgrq40OUKBDcWJ5r9Y
LQ7BgYvo0yz9+PyNFQRBPkAioAJTVD4BzDKR6E/sBzrukD2P++tHOr4yC9mHYlZ0uDwLq+1bdMxA
R5JllY32rSdrv7+2irRFkzve1IV7RgvLTewPzJSQLQz8+UCl5ZJvddyou+5xJy/MMAup6BYFf0hi
P5iUqneiuN/4LfIgVDdy/OTxQpVABGDEhrMNVVI1oxacxNboj/5Ze4sTaCfhjVmuEez9savlGBvA
uDaJteGZvBwVofruhMnYqJAV19/m+fWP0Siq9A8cU/di6vOIrayy2Dm5ayjDFbAzoKDt3NH9zr1I
VDwx4npRsXTFNPvv9UNTnEPL1qu53MVvDQa1ZUtIbQjiyJlShDck+aHHdYRUi2hKxZjCcYwNPsxV
7f0N23kJgjiu0OWobrpF//wch+1KFDcoVs9RdGdzYO9V6VePn1ZUINNbfZlZlUJIs09C/qMZWA82
uUrTaWKRIupATKrCkrpwsJyQ/z+q2ohAan83GvEoLgVVnW3GvjVk7WO4b6unelNkrlNj0DwqqI9C
vmo43IKDIbNihxjJxBldRsDoDEV/Uqlmurx2hIF3jCHM4DxWrhoYlHLhPFm4/R/62erTa+r3MMx/
Zd0s/dDDC8D3FHOP6u/SSlXmFQS3wLnlXNXX1qJ4DQCQzrlx4m9KpQLvTAXSQrKCeXxWs7wYGuIX
vocB0G7hFsBAl7n9j2QATMDUK7nbFR3s+hyVaZ1stryVPdxo/SIRtdq23vMFMcV/CTJXlGT5YZNO
94stRLCh9nZSZoxeouVqXRaVilGFHth8YVJNBmWUCJVjJ4+l2eOnyToH0GueTg7lHLOkF8X3YPZE
xxDVd65EYZNnyeKsm4VPiALBaJqkuJvIaySqlTCELAGtwIMHXj7Ita+/zBhcaUA9rNV90fmSEapD
C3kJ0WeHFYORXjSC3IcezRuUmYnZmoKWhg81GxQO8kG5wRkUav6vcmrWwZxvTgmmqpTlN+BcO0wJ
l8TG5Mkyo2NceLxrtpp7GSV/NcBgnyaoHjksgbSJ/LWGpFxkVU17EM1YwIjf7M6oP9rwoMicLyTQ
2hpBj80MBzO6XTATitzqllz0nqMCmOheXOvXL7lyulsbGekmJ5fvFNeJAHd/vltJBhKaDmCT6Tdf
nq7bPWoyeo1FsgwlI81ZyyQz6P0+F8JVRk7p3g05pLk6f32KTRo4DsSTRb27BAfH0u9tw/y/IfP1
vBetY5+vOc1PAo5LiVOBnuGs9Py6q41ocMymUdHQ2Dwghi5pEHP7nRrNOWuy82HTF62l+zS3UfMa
VeGSyJT4p3InlY2m1Oa3LJQQrVmmHkx4334Od1WGgnxNaklXU1pOFks/SGIPCx3eP5S3fZF6XDBb
CzW/6f/S6ZVPpl146viIvF6FXfABmnSvTmIowS0aI4EO0wMqe5Kkz6m4+CGuWy2Vw8vvYMhdyR9G
oZ/rf/g7AtwowZT2gNqg+Wlj9yUZpoSDzoGSCOlh7f6o8rmI4jOz3OCRRSq1+5HXSVx01tt0pw8I
kmsneV0aZt1EiOYnQC9WqowvXBn4OBDMwRtp7oFYGg5bx5me9aWzMpLabKyZSJYz+ffZzSH7aihC
A206C4rop8B3G4JnceouHDN9GDbRxdhzAU2y/MtHOm93n8zCkWq+umCuPb4BZ+ctLn/6e5BwGdrA
oQj35o0E5MdZyQ7puWbKgQeuwc84yrJG/8x1WXeXdUsuO0x88+6j3UxXu6Bm/zbWQ10XyKzjfcGd
pXSRWANBjXa+d+coff+HdnWsMhNeu4EapzUOcBYuL8UnVd+C7QNz1a+BeOxlUQkSXE0RWVQ/w/7E
zqmPDQumcNf138huKEWPpEnperTV+jNkMd+yOTQhl0I9z6yle3sSKPpAa95ATLpcfShaISUAOEkv
Wn2jLzDrAOh+OWhPeZejgNxe7cxrfYFuf0n0aY32EbXKpfiWDZKAiaeeKY8FVoj5JnHXloMe7Lb0
r7TnJCF69TtxpXmbc4uXhReXScOEFOZ9X8yiWJF+nbJ7R0gFHX/cy0NNrSpoGlwKX9S+ofnriboE
sCgcdDFkZRf17SjU2LHEPoKNTFUqo1xHEvNhLnZlxH13Pa9ufusDSkNfOCEjqThFEfWT518ROgYX
MNcjarJhuBYgbO7WcMQ+i25n034QVgC8Kf1gaDc8aU+9ja9L6c0At2RFuRV0EaJLHWplXt9g8yHq
bbbXh6Rszjoc5vDbRZHa/H57GWtYun3dLzp3EgaZ8UCZtW2VR/a3vLJ+Rz6snG5XMEBSIrG9HkO+
yByYFoQlTQXUHOR6UBIQoHs1U/8AjmRt92CD10HPczvFqNDyjpvAsIAlMNjLywM9twvEZfqrjhU+
1Xy1MKOoqTbLhkF9FR/uyZrQArqX0UvfkajYKtUoAvs9EGEmm/Z/lWZKd3iRXdEvGRlq5GJiKCRO
MyhiamaLwVQsJfXw2FRiQAWsK6uo73sXtyLSDlvtU2XlvtNEFgQLrr7sYL/7aQtaMnTYsGm4u2Zx
7WthTrpUxQznD6NCUkQvFNMg4qt1G8RAd7B3tFavllOSnjVtDcCEQ1001ISJ9qFvJtIhXEQcraH7
aMsCNVkk8BNqQy99WEDby262cYGFAUvEm8qNqWY+Ls7WiOZqYlo1Yw0ZZ+1wHwhXV/eozh/HmCNo
iwbY4tFXV8hAcwqfAqgFDRRq5OU/NlVpocEmO7EAFz4tiDf6hP8HMfBn48vqY7zAOFyUpQaG1Qfm
Bg7avNSscfFv6reMZKfCP79s8AZRuSncU+DItRv+Wt1j8Lq5fINSHn2DD8JNAklc+POqNZnOecKG
oHa26rilmp3u+XU4BN+hivxT54WIQm0MP6E+lkxllkpcBhXdC0fq41/VWZGuCW1GMBJdnG5CHEhh
FVbkAQFfUINvILrzPH2bHnHbAsV3P5pr07Ui5fiAbvg/E50KKWhfqviVwUdOSQPlUffkQbddfrU6
Uki3SppEc+bamieIXd8ueP5MWjY1FCF74dGmAhqL6pNFzFJnOcPR2vFrFH+GE5YDGy0/Pk1btlbK
cawezu1Lk/hWsRkXdYn6coIER/qQoerUwjLA0BuQOhzEhsv7YiudOSQmcYfea30S24JL23OMz6zv
qONaMmM89PGXi2ulf13VfF7QLXwNuymPi+Lzm89yLUV5n80ww9+2FzpvBgrU2Oc5sFyELc96Py0n
Xg9S6b8FUGBz9OI0VefrilEd4Xy3Fn+fFkIXlzOZp+Gz4XSBlv0xXoNMq9NdKUux2ClQQnN7Pv11
AqoLiOAPzTE/gFEP8VN9qjLU4v6wVJvNPKHPYmZjvjriqp4HAmZ336+KDiwrK1LT2MaGgML7e/pr
LiuY0CFBs1k/cR68qpDngdC2OfOPLe7qKKE8Fpl0L5t2IuRkHAZ0ISjyhO8nx92e7oZXiIpKb4Gt
sHsZPpo7lrCGGMJYGsyFtXrHcey69pdtQDVgg9at04whtvHDX8mjtwMugJ8zLpg2UECAUk1oMTzx
bE9qvZtOpG+LgyUCord73jHE+zpXjXqWndN4/dbkXEiPE20uOILW3FbYZTM+jGhCTuvO/lb9YzhB
JqTRQk/SPf/CunQLgoM112EjI/IEwDyYjeDk0lyW7cXIJSYuz1kphgi+tMugEssbjollN2GQUNCN
43DJSxuz1IrhNgcMo++eq75VGUj1vMesRqWwup8zW6hC2jdrTy5vEt4NP3xubi1BwU6bQeMNPxnb
wjgiEj4h4ZgBtn5u/yEiVy7E3PcaS+1kHClXazTqSoqSZTOcnCuWpk9TZaE91ED4cZA7+4Wx6Bwg
jC0Qiqg46L12NRHYBnebxPp/Vxl4yeuDfwVuCZB8R28cL4ESZTj9a2frQUvVPH5fCjXvSRp5TDLy
dvTu/Gq0qKDRoP6yK0rKTZ+VyehsCs6K5AhK1VLdww3/txg4xSTKxJUQGE39YSqA4tcaWFGJcH4r
dU3GACwHeOILe2UA/emKSRHy+0LXNkCskiYRwgRWwm0yiH8txRIlP4hb2vh0Lu0LMJwLAeONxTb1
f4gOwusIey0IwIp69vuumJfw0PQZYVfM9Y+0NIZo7lZ5Oaw4OvbGZE/vO8MiJnADzT8tDR2ksa3e
Ds5gSLj2hw3w+XJQB+ij/mNuMz4FfnW6JjYNV27Q3a6G+dSm6lucALeLBjCYiSWjGUzDoh+6w8NB
PThMz6UcIjXzy6Q9RDA/z7qnia6/ASUfcS0CCorc7t+kUFkmRygbCxrbdPfPXs+5LHss6B545tdU
le2ejSh09HbpXdEMn9VzxdQTtwnYTQIa+sJ0RmJA2Lp4h6dWw+F3cfFZ9HrodQJtOQT/q9iHW/TU
ran0Io/Th5XC5j5TKm4Y8OCEvlYCH9SPnxtQ7kZEL6dtikDRq5f1fJ5COY9Lnb2Vobx68UTOwoum
J/vrsFGT08XK78p7Up0llqkn1zZRDzedkfpza2mvzMIgfQiyjJkTA1oA3Vj1DLPvU4PrtrUJtJXt
+obCivQpV8pX4+yg1SKF8fCMX2pOCMZ7NmUZoVt76BVzM5im4HxjxpE9IrdiTmJOUjSyBUHdkYmF
5CrOxkES3xxw7rWI9ld/zqnchaJObjrB5TTxUtQ1EolLaA4S5pUPU0ni5kJtM15wfV+qitRdgb7P
uAwLbz33OOB5SBtLbMR4KGXjf1TNTr+mjtwZGx5FYKkM3sFMYEs4Qa5jvD/+wRWJO+DuuHY4tiar
YjDAlcpQT6CX8intGimdR/QfS7Z0XIWhh4HFEtP3KlDPdTpumagHec+ppVH11Mxsij+TgaBYz/TI
0OLBImq+NzXG4K9OCpp3Rj8DhoCM4jaxAkiWUPI1ddjbBPZc08g+vWiqhLEUDFMrrXb8hW4wCux2
u5jEtcEcxogud6b+XC/cqV6QZswhy9pcqtZ1bSMmvz04F4EbMGT6SvZESKCRLA4sgA3PXkNOk+xz
aUCzVIX3784oINqFtdCfkU/RbOV2TvQhoKSlxUKHfL/afXzS3z+zfl9zjUs/k8+2GYUPgRBARx2f
U4z1a9ABRoEg68Hv5vxsGt1wjE9rbHPmP+MPn57Lh15rqMaX3jwWOXI5/ysORajeuLT56UvIzKC1
P76HB7AdnLOeKyf2QEHSy6U4z9sbvYW6XzEut/ztRgCZWD2/GMjB5tfxqSAotL15FUz8CFXuk6+n
/uUMgtkNCLyIcYV7x3uoo59j6nJkkgRD1d6xKG9AkC3u2647vP2Kk9ebUOom43jQue7m9JK8ohDJ
XTTailDLv6t2k6ArivqERZTiAqwjL+EmXEoD1r0E0I7Q5q05XLZ5okEjDfAhMU9WMBLemUNmnLV+
nFgW8XeqBBwkswhQ3pxWjkiIuPO7dYmcf3ZPvzkiZ4D1kFlGrtvAJ7O3S4zaFfAPXzmrVXNXJkIv
qhROEsHrQZ6R2lbc4xXpu1XdsNbuAP+6wLqmJHBSvjm0/Vtl78UsgLtv0zR1KYJrBq80MaTtPZHx
LBRjTWlI/GU/KeGmj+oE+JfXP/Aq1jaPDzTnK9f7lXCxtvzFyzX94VJ+HLBSZiKUwQ687CWuiyPy
DZHLnhLJsGwIh6KPjKloRuH7xsRDuaHA4fI0y7nNaGg3bg+pFEioX/EpwaysIWfFHVBvnr4r2zyH
ughGixZbS3i8dm8ItxqxsAMPyoWtKCPJ5EQyhwTi5dTpaHbqpJT6SUA++6jzE2bU3jch5M710CM6
y0DtiQPP32ATCTes2+PpQxqnibKS7RFfyBIU27Yv+g206jqzmpHRZZZmQTd+W7VQJUH4INSHl+iz
lTYpbDqPCLZR20L0/vnp1b/ZXf6JI+/571U8Yw2UDR3Z/Gv/pIdtPLaEkumMMohr/3/CciQTF85D
d5QacN1suWSDFKY/FB+x7F1UpYlR8to/4jXndUSgMHxaRSq3OCogideeDXOQ8O02SrCAs/sjQH1t
okFl+I6kYj6zHNwpkFYfg0EA4GAUxXJzFZzqPOGTvbUvrEbWkRFW3TXVqBfqSckCBNtKqTc7+6kc
L9h8GUSYHiJhuVnrOmLvzlvYEs5hrHkIQrekAPGUiZptNzEQRFlQaeiV04UCvJuhb8f7aE5SzESX
C2cV81RY1U2z4J/iakWYeFLuLJjI44WGUSvKob3RfL9jw+/kqC+CV4+tOMB5kznIGTRghZI+edYp
hchdt6dT0AJ4+QtbKbCFT3yvEyd0NyOpzdgpfJ/oxtP6Yy2qWIrHMO4u6QJfNXWDrKblq1JN7Bha
e4bscEXoz4tM6XwN4goEZw/veYD5QAVu9l01zXu3XuoYAfnSlWzLLR0G30jAPM/VaWn97P2fDACz
Z7v9LfkxrsvXvzW9z8b7680sT6X91wD23NOzcOzmCRLOJ4MJoTe3mJhE7RkfTQfO4ciH90aaRdzK
TuzYujbQK4UVmIIjRbp+c/0sHqR3wMHM6RNGWYIbAYGK+XMHymc1GR/9QFPgtuqEezgJTahzgpn8
5HExvb0UygdzGcThQmqrzWUCDVBumsuIOps3YrvI/xfBitUOJUIouuPc87v3wDoKXYmpgugsOJf6
u0Ht1aBVrEyV+sCC0oRdnZ+nFgUjI4LxHEI30DtWKSKFOlZleJH9hrydn4HHXB5S4GmUp9Rt8tCY
+8xIZ4uoq9jBzH8JPqJUqdHsIsO5dEQyWTCYM2PMnlH0L/vJWd04LuK1MdVuXvqplazyvmI6hQvF
LHAyJaewSLDc1wyakuBbdOI+uebV1hwJjvUPhGtH/aHidPR7LFZ/CDMLe8L/bGfZTob7jCq5LaTD
ZA4MS9gJSNhfKGWalPjPaA86A9QEGhOXewG4ILuONRl+q4J5pQyM/KWBqJDlx94isEJtMlT6wIsK
fP67ChCBk0Uf1QAIBhlxo3dxUaFVhkSYJV5zJ7kXPRs9Hi3afmVB3tuml/32yVTmsCRe9ZM/9Y5c
pf8hO27o4ER4D4dguSjeUEc+fyw4t4A+8CE+A1XAoh7oE4fexQVWD+X/OtmJIgZBxn3izZuX5U1U
PctcwtY1mlc56KOc0nqJwRZf+yfxGIWBYpu3fCwwAbs6AWEWxLELCWbHxe7rqJ5VVkkXvXPM//gC
8g5qI73ofBBbCak2Xc0mIptUx31hmR/nX9ICYLJN+343lf3ZQlXaVGTfvRV5Yqiu27QrlbQEZhEq
ciJKVqc104juiMPtKwwbiDqm+lMdkfRNGFDmHbOO7/SPfKYS506MSV3vOnNSERN6Db2Hv+k6nOwe
SdmzOpdY3uTYtJLXEh38tXFnU3c36U3+jA54lFM9k/vWIRBTZDDQe+qUqjvl+4idIh++cDnihMPG
Ot1FW6uSn5l4u854lQDlOq2cig/LKI3H4u3lWqqXO/lbBF6aKAQnB1TnU9RKr6AavBsF5iYf1+h0
bG9nhuRCkzwQN82YDFmukW+IIR10Wg/8ElWzDEq4+OWh6eRDB8a4VKEJHUiUDB6yPXWQwykEDpAw
sI1wj1jcxUjZDTJD4di0xKzSpm1o8PjXs/OTcFZvGiu4+Halv+YPq0VIxwiY357cA8XJldqlYJlK
T3GpbamT/9bmVS+st6hZG50f2ifN/+xMXdute7MKYLK9NACrC4HVUPXcyBsgLA7NW/aX/Fg7joOf
mcuIYyXGfWZ0LGuushKb6cD7mFkICiMPF1ZRfBC9wyQC9Wj9CtXyWO2oHQC/MpU6NDtBPQvszpw3
J8LidCvHfRZYBN+XLt+stXyZ4mhSw8kMal8e+zjlO0GEaLg3SlGjpXpbQ4wieKEKt+lm8jILw1eM
WKQ0GRky2baFns39Eu7mUrVSGH+0/PCVBMrDNOCuY2dDqqmvFuJqAY+L3riyp2/LlXyJGdsVSLc6
5/C6XYFMpMp4HbyVDXvHLDC9hPDHANmOx0tABHQXq7rtCASAvuJS1s9OfjrVW9oo+1RKwvUIZmME
p1gJWF0F+JYYM80ww15alDzG+G/kXyQQqApsW8eM/OjT1YUzUMkw6x13rfrtLtb3U46UlXxk2euQ
pJoPNSshpfYoBW3vII9m6GJ/ZfIDAsoEfETOpgRrFC7SVW8e2Y9kkxiJqh+7+Gw6UmE5BeHWe+0A
A8gxbqByLB7CmsE+BPkz8YbKbd/rS8k4GMJCdVFs1IEBmXamCSfC9AXerhAy3oUjYjdH2OIG25fR
1jzqsWOCrlWMarKEMHhbMCpInT03pKyU2neQ5HjHy7aRCet0LHjgh0scalM9foWFUTDxI9W1ZdbT
j18pY1mx4PfKplMAm5+YsqsdAwdqZfFclx5nRBXX7usKwYeWkxgao74R0nntaMxNltoNBGtTLF2h
tkJfL9OC3p4s81viZFui38xtDbyaueNyENHK1rIL0Jk1A3luCiLZsYBT9vZARh2Ztz9CgOGbxL73
IYzou2+Ho0ybUGEvxdMvn7BuVGWviJaMJfFSlX+vic0JMOImhfxjeteX62aM08fjTanyFsE/CPFa
+TBl3Fdi7PaV9A/ugbU9CsCYBsNWHY1asT1cEYf1pOo3d0taE6xGkORXgyjRrWvVOQKMBgG2Nnct
8fnaidxCKPZirdKV6wzOgmhOP/fITS7FFr5sMRjKUuhFranudwpzZJr5gTf7ciFkfFhZQyO/QkS7
2fNgebq2XieH9C6C/RLYaoJSJrEsPUObJv7+YK32ZdRm5us7AK27tmZYhdqlSdnN+Bv2r97d0NhP
xzH8Ts0yEoL+fWrAXmeukCJjVRT8HyLk7DU5Wdz9I6xcyuU8gxNVDZQy8MzB/oRS4c5VMoR69I1S
AhnxyNQmhnIEi9dxuu2AYJMmMVt14vjCJurSPf4LSfrIX0TxUAeDEojijt0qgY2bHsl8F6FE7Rxp
j+22X5ZRT//FV+lmBB+zS9flHSS0oS0Hx2RFyp+coOuLnLX7zgXxaI4hevpAhIx1jSdrjDbzNtFQ
UMAYOiuFajQapIk3LVzPAPBH5lL9C4M4X6tMY3Qm71GuJJL79Mn91b5TkqsRIRFWt8W4x25/17W8
p8DgoeMPJTBJghzg4VQ2MgW2iGNai01W6S3/TOC7JD6FpbwkTDiZKQV2xoFSr3WQpfIy1UoSI40x
6C5AiPeUbjXSeq6jnfZHOoIGQjZlrnwnNzj4EhjYXm58aqReTlFPD2I63CS3n86ZSwN0aSgSAOPD
yvgpZH/ykVfKa4feAHzCJX0Ra2bV0kupK9JuHma41loyRtvpMQDPrVnvqvMn3e8NCLANx+w2QdYe
pCCBYUFTd+ZXrf2iIeDHj7Ns7yDHEKCtFD7bi9gFqTGlMi8nARchNI+cyB+Q2PNdKk+5jmjuP0GL
aHm70jAgOhpFKSrRMBRGEriwYyIB8UUtvKkxLsyxnWyJZLs91hhR8vvEFkl6D4g4haO6+PR0hUs5
pbJxeFTePFQ/bHKcj+7DmYNHi5a9gOaSdMnhz1hIcA0+KsOxq9dnYMZVS9IYHl4c6MjBojg2QXiN
6JYSCKUyqYUXBhA8tp2hob1W9SdNLoSgShKwJVNtiy7EoY4xVRGqW5YnkdYAXQK2H/siFmstB9Ak
8LHuwcunQwG4gYeympCZ5SnWGhexpO7hhLuo1gOSrGZP8vP3EI/55mTOb6z206vBy/xT0W3ZCr5X
XiAiCxVgslxHk7IK+hsc/vuZ/WvfZ37yb3t3R/CZI/k3plOtz47NhypGCoEho2NaUsRuJ7qhsOCM
G6KE4xO/PqTbzmCOBRgzUIZv/muVavCUKkfMwMLNY7pVac1Bxyk4XwttKGF8JeY/wlJHZ5VZndX/
dx2tysH0p9or/xDv/nrceLziGPxyBVc7AyqvlZ5chVynIxg+pgJrj/R0LT9ofFpRLdKJOscRw3KW
GiQ6wJC2G9tRdxkENn+e09ZC0g2ZCDaef+RuxpJQ23e35WxGqm7rt2nsHwbkA2glI+3kH1HXhTos
X2S4cL/R8Jnu6uYLSwohgIjzLwIZ8PJVVuXKc7MPXygHajsJeOue9d/fQ9/Y99kzAxVx8ZvQv2V6
b6SLtW5ujpvh85XpLmN9UaVFAmbSVrlUU+0SiiBu0c/mHPODP04R3Eo/Q63WtVbpk2wzYxlPGHgj
J4yppPVdayQWC1H0L4C00u6ap3tBS/QaeX5NJ+CsPP4M36v4834tWK6JGRarl1MVfgAZKiMZjMR4
NLdHqUww1F+30qOd6WX4cDywwE+SC/OO0VGS9+XIDFHxItJNDh7056aM3zhMOjAAy9bnv/jDYqu3
JdhKotS5HiJ0jtlDBDC5IRcJZJ6EE8PfC4dL/yehJd5Je+qw4kLk2cR/xiBS20pcZ8jdUmpZXvme
EqNN5LwtrKZZOKH0EySaSIw8tWehU5snLiM+NZzowIWGtHsVsVnO2dzhON3rAsyezjCTqA9mDbYK
tT01ArMvoxbILw90+1Ab7cZmlWfrDDWLem1jrqD/+5XM8Tgv0V7queO8wiQmZeL5wLI2eGcjywqK
e5VWesip6X5WCa/khVt1zOlG6nYGNRvcJtv0DDvu6NGvXtoQN7P13Ray2xoia9Fh+OSxs17OBlCb
Ysk+CA/e+ELJduOIzeK/jC4+rTqrPs4IMtnHS41lnukaTFJxD3oFdGEHqARg7p+U1J9ORHdnG8ww
y4G5hbFB2LHGOrzuFSX2QG6eBPocKeN1hwK7WRIrtCjB/UasieTGE4yuLRZFMtfPoPznMSLr7oi7
w2lCWdAy91pgVe8goT3++Mlaty+ZEkh8YpmFUUKyyhzUSHkFl+5FWLwLoeTKBiKujlnquvR8am6h
ps5byIv1OyVdH1mD+9vwNK9ds3doIIcA0/G29Cop73kSUgKH0oeKq70INkn5+Wa8czNSnJjs84Wr
cRMSVFsgaKTYelWqUiBGLUSbvN5ukin23CkjEuLuQKYnPxZtkkDJg/qOIB315tbMl2olweQrW/63
m2SAuc+W3NbIG43zpwqXP0d2G12uodfkuhfPV/Brpx52tt+6bwED/VKzChM9BjRY7ftUsFK5zuVe
EzJEhSJabreOnIsC69c7P89ptakUS/yPgiZXAemjRxUHgf9oxJ3Mp5x8K9/M3Xht+L7kqxl4SyZC
vmj1iISGowJJnrnL2OEbz46q64awoNPH+J74b0A7UOI8cmSFWCwv/9q8cZcn3z3qDqxWsfr7MvqX
0TItZEUHM8+fnEP2+vD3pIr9zGkvLHNyn5hVKYNQ3i+buvMkLIjGd0Cgf7QTjcl1z0/CySnPCmie
kzKN+vCB6Gas3T+wIJkEMBHp+5WW5IfmaPxa/yiZeTqyIjFRTRcaVTdZftESYfgdFSTBgyxy7CvD
vj0mODbUrtdlc4sqrkZj5jZLOumXBu3vAPFff1ypeLeuGCV12eswssxD539qGdbDsFv1iilA6Drz
Pz+AhTM51DIIN9+F28KbMly5uq/iHtesNqFAQqJxw2EehWQdwQFe6bPvILqWR1/yKEbTlYDrIUXx
TYjrIB/pcgYcd0X6Hxl3fepdvD/F7VzVKzg0fQBPac6TKcIw/q2Yj/wwVVNRaS96nRqEmkgCCCgS
S9ZU1fottSbdJs+fGgszogyxo8wDA+FSZ//I13vjhF9tc2exNZtqjEXFkQ3Kmkvz2sr8uRsvvUjU
D1L4Ai3kOseRE5uW4+Jx+JDM/P+FkajWBo9Dvg4V9jpb4nepNTu4gMxR200GCrAZQjrxKjLeIbc6
Lexfv2p7edOYfpEYfcX8FxsyBaniWXlhuTrl5W1rZu0qxhd8+VjBTLb/sB4PuHL7QiGk/346wgta
qFG9nrscJJjYmhnVEzf4Fmb7oN8SHEIejLcFwwrfZ6dW8hlmhSovJX5Jfn7YXTlm6dS4dOMD8pAY
0SBOumcfAs0fhA2SLR8BiZeMSXhIsN2H2F8fITS9E8rn2pUXFj8bZDWIDlhGxTjWSGCz08IFUQ4y
1WqUw5Jb1JYPpdNyAk6TFkaO6bzxKX9ABY1CuWBlSXu9R2LoeqRbaYooOCZfw2ViwJkpjqXQhdV5
l2RbVndZlBJ70rZqjZ1RkT4b3Bn8D9nx2ylsF62thySghKEvG/Ly2di+Bl9fiWySCM+ssa4rABOa
JwHTVEgsJvaMoZIwtaFeslNCLaBxX8DkSZ00Kx9RMxHPFvs3isOWhB6DOgVv1as7k9FfQshwYoEE
/V4Y0Yiebo0Hez/OJ77E1/jqRhZq/07HQh3pFRTGxsMF37juRfPIUYHkhnfxnAcaxnPwanCoPzYu
AabHUftQbNRFaEn+nybQhbS4mjkQAhv/AS3X8uuG8//nUCUS+KUOhz5MmN4GxeGkg3VlV7WUojoH
t7B+WVjqpEvcP6Kgitsp8bKgJJe/FOkdV9QWjpfuYI5HpmYU00JYIimpV/2SFyCeW51/3VNhA0xE
dUcByNFyFoIMnda8+VzF0hcVGQUohw+IN/fXqfFjvFqaYPSQQ7JesnlBfMBVHzv7b9xEuZXpp4du
gEwtQsZ0it1HWfgo//u+zFGVK3L62qiqooqsm2NSltqLDe0YTHiJYis9xSvo4NZVkoSxfThmBX9b
zPtzFW+wglcRQi9rlypWR9qy7dRn1HlLUFji2oTnUQ4wq18kwzWq/HnPR96CD3SL7UmW08I5q4Kq
Km0rTgp4jBTu+jth5HI2Ug/PQIOalWdvadm7KSSOt2lC5F2Nr8pPiXLz5wvX0tzv6u3NUvQDZr04
JrxutVpJPdyV5V1Hf1kBkUCjV+NxSVWuv5L+pXGIQ2+KQyIWlJUbp1FFItEmw/hxHWVZZdWJL9JP
InO2Ql4QPbaTF8u7VGUT82sm0Oc9u+kLBykLZaGE5hgaHbCAHUTzLuuPtU3kehVx8wMlMqUBWXcf
Uthd22crYbJiiSo2yXP4/YgmojAh0TZCZ2OzoyE+qtfjBrHOcDSgdj2ynvzU/XZcmpvWa/u2RIop
FtYrQsr0nZqGiYnFWVXzzbR+GVL63J1y89zALUTZml7qxZYAEU8vDSCqEnFtjNJHQL1GxnUk3WLD
9anRxCf4V9/gh6Lj8EceEkRLKd43SrfLG3LBC7Qph84YQ6GsvokKmOmqwnKbtX2Fs/P3boAwycKj
FivmxDHVaPq8fSz5ZqFGbmfGBaIHGqqLb6G9w8OolX8SEohC9RJVhLJFU9NGQdeBqVEVJENX+arm
Id1NcJCRUa08qJv6FoVv+VoTrHX/TkXA0r1hcRYujLSSuwHYDzX6kHKbLQAwJOwgol1qkvjteMI9
Ahg6oECqctrg8m9q0JkvhXVzsMD1llZ2z9lID+WdHb1L49jfWnXawdK+RIiJ/RihrnAwuplU+0G0
o9f+6TS3obLTTuntLbbl+b+4SfvBrlvzZR8uXdaOQisqu5HgPeZGgciyJArB2mDo3O3HCtnLj3oR
u1+gNlIKnvz22zbLxWTehWtUvTcWUP2m6ftcAnX7jhZtwnfliyI6ApuB1mEmNINidAcPzPsx8YZm
M8FnoYpiMvA3LK2gttJYTYjssSFbwRveaowsjmmOnDc4OKfP0FNDKBxAWFGmSo6wJF8IuyGqJBNU
DH5DDcdvloiptd61yiHrq4Olu0ks09urwjbuDy8hsZPRlnkw/jkd0IChj6y0/2YgOmBcFWXdLN8M
vMFRHF9Loyt9bHgZmyzqH/MXn6d7E8a05ygYpJiZq+hbBeCaQg9hCyOAFO3cTKC8KjV1qWEjVuVC
4lYEQoOKadc695OubCTi4YF7jPgwoymwCC2FRSlqXK4ElUvG/V28dgyVQfI7ZBq7hV8so1fBIi8p
5+yfhqUCHDsd+34zxjWDXdMusm0pEQCkCzoB/0P4IPZwT3gmIVRZfLAxpp97zpAhxFSRmGJomYCg
ReIHh9Z866fAQwlhefdDECsmVRbmkxSQC3QvnfI1TvzKwg8pH7XGQ9/Q0142qeg12dnjXLbL1Sy2
GvszNAJMBikdroAfuCbh4YL4MoGW4NBUdEKz1HU5QakNMAWDOMxPtGJk9moCD6zARbZMvUd+h3lv
zRM4EjTdDICAQjIxC563eMJsBciCjkO0mM/su7mcYr3oejTV9hCvqxOpZ9cXRcG73IKfckE7nL/V
GM4EGAtHg7RkUdRKTOnskYzaN4GfyY+9AFuw8v6vIrJVYC86/3beVXtgYWw26RsNlYl6n+Cvwvl7
cPybrtmHgWg5HCzoA9b7iwjy0uNhG7reUgki/ZZ9ibR6hHQ68xZNvUy7Z6Qyq56BC965JEuiiI9b
8YQxQgDtq/1Xp14uGrdo0zf3xUZzaB7qaPErUYizLkHOcsnioxZAHAr9wha0BTjV6fp5UgHFi3px
yb9R8ZNiqA5QBJktr3xvLwqTPc7fkkYQON10LMzkeRxJAA6EwcLvj6Zh2/GNZwc3J4oRtwKxTFu6
XHt3WWaWTyhIg350XApN1xZ+w/EuPPCgitBMckt1d1/ynihHbbKWSe2HHioySql6PJsd+au8Ai+l
7dcKGWRLIbNp9drs0biRrOIOug95C4kW7bugT987tV6uPCabnsK1ycTVndn9KI+qISur5g8ttCnf
yMzAlnmcKVII5gBV4UBjVe3ZBeda1Nsxtrp+3hEWdTAnX1+Ata5+oJC1GN17kCYl6nkBFIpGndGU
Wp1dct6MsiJQoLSxd8p30mPxzwlRcQC0NsY4U8m2yvXevGDNguR87y9nQC/nczA3aqhokEBp1uhk
hJoXmHKzIlWNg5qf31OU5m5c8t8YaU/JNC+/bclmHJtubKL1gcphPQjXeDfn4ak0uhkW5MDhg45N
nEMoDpWxFDENTaI38VNOmTJzeoFVsCU0bi1OIv/Kqq+mKkXi7vIzPacXZzpvtDsSxqUg3vvPcTpB
WgXGWJFpeqT3uIlazYPsR+XJyrIJEnUJXvATVsSiUM8dv1eodYXf/xA9th90sexZrMdzaOJMCWiR
XDNKtGI7m12RITMGcfdzfNTRUhmKNTSXwVMjkxlZXoTJXPOJ0HPyHJ4PLN3JvgD3cakQxMZ4OGC2
EvItmy6N9gpRxSVZCoPh55gwIhGKoJNUO6n4WOxzCjWDqdQn8kyyxg1Vnq1PNUiLxFzKTap69WXs
DMCDE8sDZQ5H5K7T/WuLbRxnWp5BSmk212MJnotj8ZBxltpcv/Beq8q/76mtNyKt46ypjJo5NUzx
ZLBuRl69/hAyGP9LJydR3Vf16YF0P63FIxYuOPmhp+onGkbBV75js5L2MNIgypcSc0RBwQSiy4nP
NDgnJvuVcPEwOvmaP8qn8DAe9iLm5JdcSdQ9y8wBxx1Wf0PPh/TPK6J0gegUbfCZW8ZwlH7ahLUi
RGUoVQcsMOZAlgbUsDSy6KqiZZ8ovWcEG8azgKbZa81+6izocCOG/46redEybUd3CkvrQMs81Dp3
DltIRqIyQncadBRP+u3209hW/d/+6Nr3WHKWpT+GSbGlnUsu3zLg71UKcBouBGzTi5yL0szw4oJe
yhueRsOm1GqwahJ7hmht47i//t9cQ0iT+/eZb6Dx8X61HITsQ2dVPJ/v9RSD1EHwTUbFr26Xum0P
7/cinP6ZNUcdlLpg8pK7KxQx4KMe1heSE3Slw4xvbycCBrscQmiIbxVm4frSSwt0UzFRIQvGM/Xt
nI6wRSg5LASjM3mA33CIcf7rCEEPoZ7AGB+YEimrd3sTJ5KdrgHi900x97lai5OA4IXr3f9VI6hi
SJuxtl2oSnjf7foFj2NdEnNUEhd3oXfQ4/l7ORyDdc4ugCpGTb8FRa7LovckC4HN51MdJYibtGXX
tss19Bz+tjfPnhPXwDV0OXWIQ5V3lp0zBgNwWHWCgBPGCDQLfe9pnaOYUvtyWDwEoYDie+uDvaBC
Kt177AbZaCPyRAWy3lOzS65e8OivK67yZQNEAMKJg+Y/1YhtkckUZT5MrkVpNBnrgKeufWwmKSTt
yIb6Hz8ItAQaV9Plw7B1uNk89SckObjLr0mJVsI8aH2UL6g0fdr7sHPeEqbZ4zTFoavj4VG3Ijq2
QnKITK1wG3L08QaUqEIDVCebPNsack1Io1Mqs+xGAsXMO9W7NaF1woABSGGJHgNZVG36fp9tEgYl
mbV2jcEnWjlb4sd1qrx0yCEy75qNYAlyYGpKi7G2zo5APfS92Kuy0DMgWe/lD8VjymBJ8YEkigXC
/4rW4mqKRUimW+3ZIkmf4skBTvxDAQEij5XnUXk49RGJD0v1te3pC467ABm+AyXf6uvmVBFCs1Eo
OYlK4dwfL5QkP2KxUfhBsM1oxNSWP6ks5atr0phkxfgU+xCXSKsG1Ie6k39KqHmZxxKf1r8Yx3SO
yMPxNETOsxQTSdlrBtt57W90wmW0CQa1/0dRnN3HQsIqmZ7fvJHYxnFpOR9Lh2nH+3hq/W/dfB1J
Bw+04UhnSLt9Z/4I4vhcKALuzowlML4BxeS571srmHxsDvntPfj/62B0AP7CtfXFiNpiZHJi8/++
BWT2eW7JiRpozVDdU8TUUqLAgsZ169jWF8K/0wzidb+BK3nKH62Ggcv7jJgo5TQEoUwl8oWHOdDT
u7wmoTkqM0OdVA4uqvv4UZ/Y9jv+ytOt4UzJ/hQ/EB6KdTFCIZkq4/QzAR4GLnWjk27Oc4a1rBVD
gAJB5wp0O+FGbw9MieK9jHs4zixI5LKPxT953QmpiZZkEqdj3kACpWdLBV7UScgWzjYu24fdTCO8
GwyknNf9tLx9D8ubLN+Zyxy/cgaXfFa35EoJpggeRCnby7u4n+LdVs9nEsYsWlnMjBynErMLVKJN
16xnTiSFMEjRfn2Rox3EJUsNdH4yttciV2h1k/rJWIapCDG1NY6M8yw05i5JjsKAy9bMi5Mv56/s
kDsZeiMrj0A58GenHX75r6OQqapHeL5I4lqV6WG/EbKhKGa9CbtgchnUlWR8wlJU87jaljxSYz0p
I+wy7lVe75OrLDTCddkcIsruW10zVQsHzruOh6TEOrkFMWFXUhYJ4Dp+GZY+deIuXsr6dK+d7e00
tEJVGv5MUOjohrytaxK1W3y/CIkrdxpwa0lDx01T7TuKxMCKrde/hSIREFZ2E3/XY7kfhkwilJHY
qFSUUoGL+Rjs+POzppP21R1RfUW89IbeIvp0mj0u1+6+Ecp2n5xXJ7cDKfXafvuykm0Ue0E3jzno
OXGGJWZw0vlIlwAKwFhynFD2x89NZXPJWzh14tbZ4m2qG4khmuroJ+GFXDZa3oZPUFy0lOOkOUUw
n1dHfWtONrjAPN3x78blWlgwCcftFhLNPLZtr/KrF6BcI7JMPTEypRcyqmIROkzZNPGoO/Qmc2H8
8EvCdwA3hg2izT8LOh8cK4ujyFnOt/CHh2fCQg+QUcIbCf/zfoItlQrDRfSsvyOPnoy7JGpn1xOv
wK8YrfialbcLeUYGdNZggPyIRBKpY6oD+9eG8S3qEn5JbXCIINKJ4oFK5ai856ruYR7lQB1UvL00
YbmJzmaYjjHqn7EBxNW2gFKgRKsoSPzj3rXUCTXfjiYwo1SgDQGKPulxgDc4sXjcQBvfgfarlkS6
tRSDHDL/Fy++gCpRMRpEk3rSEbzNF8DWws7Qr9trOHocR8Bic+24yS5u4Vb83yQa1waYCKpVjK+w
T7DyjYhhv8ul2myZtPh3ODN4R40dJu0qrrCnAdl2A0vcCuw3OaEN7q9NIfHyfCSKYgm487+PSm8L
nYoctPSmb5TC9ZzeoEjAd38qJv4gwtK6w/LNHyxxEuJAIeucpiY8dG8A3vc5rR/2aJOuv+lOD9pR
vQ1JnrLUSDVNuK93Yw+knobQn9s6J4kkWkSpyQ0De98q3vwYxKC+N5YMerwJLTBXx/OXPwcdGO9O
K7id+vDvgkWfIrjLUGfHyz3FUqNZPEtlk+RrjV0QiM8Zm5iy7T/KSCXJt4TETgJkyge7FsqOJ1LQ
S0wZX5/PsFAWjUj70k8ZDuBgDbdL0poYxso9SRavklldlvZsNQEGzZv+GC8AbCHVIg4BC+D23/zm
rwaYZL6ERNOyNP2LFXre32gouUWQVrKDJqslqoBk7JH046s0XcvxsgkhE3DbPbIWXMt99S7y519n
1RVZnsCgLAtaNJA4nKXhQRn/2IK54/TbSBhKorWm21ftZOnOOmAYSi226R9Hs+kCCo/jhX4dBZou
L3LFXSkX46QFgUhHQ2ItVnwmWFuXWZ+XSae3H3UzFVeE4F/tRwfWtQJyxserPAIHGRvOHbNcFQCf
uaj13k5pJEeU1dlMpvPkFlYOgyod65qhD4uWnTjnfHye5peJ8nb6LTy1msMofc89JdU+icUm4GT5
jkQ7P9FVIgSgwKJ/0o8x+W2HqyWvkCQplqn88XpXXUZsuqYQoEVSqER0B4B5JZqAXaLrT60EeeW2
HbXSa1OKx33iMr4ADq5bEqcX+eHjA00g6oqL6zoCVEOvMqrIeouXVB1amwoYpv0j9XeD/K2Fqxwd
n8K+rTOq5CmVlVFkaI8g0fLOqE8Fw0GorEiJ66pI2I4F08YafCjCAR9qk6xCSnVeFW8ZrOKhYO+w
qbK8KSNYMsrLblL8PYEWSfAkZ/ThHyAk+J5ygwxTsl2Obwr6YBEXY+ZGaYaGnedgw/TI70GXtIhx
mOY5CB7WG2gPE9Tcbx4eXTin1c+u9FZf3ZLrpLi8ePbXbsJLz24F4ESlkc2jR67mi/2CfMsv5xjg
ycf8EAwksnUZjonSHrUjoVjG6Ms22BCljJtD8j976/cfVcx8zMK/2Jc6Ul7IPk/BxEhJuvQ1E8xy
BPDKdCKItXyvqNMmwgF/Dv60lzcWiwpglvKY+6MkDI7mkVceMERksZZ7NkFwXbKjX+GGRIGXaaFZ
dCM5Y1WCby4M1T/rnQsvORpSkHMEa8Yz67fQ+xz7xAoCHwc9OzM9tdrbRve/Bjaso3KfSoWXy76n
G49pRg/QFtVDad4pT23SJeS3vsXzULknr8QVqPBO5g8fM/CsHM6TAe08B/TR1oZJ+NPlvq3TO0+/
PgkSwjm+YbV1GvJEn79k43GoO11oomCP91nKB+OdIbNHQt4poCVGJR5tEFy8OMArWah6FGKvjEi4
ywBK3TSSH5maFGFSVvWCZ9Gx2sRS05rJ/Psv26L96J3n1tgiJSVaVVkIGkevb/vYzFJdjNKTAmZ/
7+TFglZpUji2AtvJJGG7RAlhLXWgunl8C1f3fK/HXg0aVTyx8en4ITJclG3DAILLFELIH1bH4aIF
FZHM2ck5z25Svkz8x+OCbRAJDTsqDfTs2JwAnfRIVrEi4qf4eecIrUmTYgnTmHRDQa134P7PeitJ
F/9XW4DinqZgyhUfuIEXXF9QLQmGPKurPsyYxB6diB7Zk7xPEsbgSBon1SSZjD7waNfX5CVY/hI0
A6n40ehx6oftqlaG10OJW2B/s1nFxe6IEbEIqmGLkERQEFJTyWvJ6lAVsta/O+puIg+63X9GSnLK
zrYvjJxcb7eWqYzIHV0gexyUblYMJi5jIqNbbeKLY1lBnoaB4BMyhV26ClCOBJuhdzSkqsXovh4A
h2+1sTl4MKMJdtuDvfxbfLQOIofgifBDa5QViFj3CaXLYKnFrhT5O6giXRrMtNPR+ATEUZq7YrB8
fQAOYL1Ww/2aMKPgVtrGO7S9yRff9jwbLodJHD3WFRU5ATmC5uMAXf/mLQSKTNPPvw6N9soVdiuM
g/rNHNGD1zw4R2O/5B2guM42jMUSiSLBZ9lmzJWhtmL61H4Rf3628PNCqcxjwIl9ZHlKVzx/sCtA
PsfLw07nRxzK1c4hQ8iVCtf9pxRoAviUREC5e1/5DyFQOWGyRMms9Zn5dHAvdrvchL57BMykN88V
7rbIgsOnaXGnULNXBl9vpcwFz2MPYkHcImpttgII1MismxRCDe9MR128PPguH7hppJGalTCQGgwd
Mb5B7Xdw13ioueWr2rRUTvqWcN38HLzU8/h2bosQC0ODDMewTWNEeGbnBjKPbN7OedDSnCbpIUzq
JpnzsHHwhYcmvpUyCOiFPEo+AXi+zN1uZzeLAehbNrI6AJFVj+5dPQoELHJUGxgRptIMsaTF8JjW
eWur2g53XUaeTqAoPcqWmbYW5nYbRbfcKHAXotwxid/CRVG/Bmvm1zSQWSCQuUUckNvYH2QBiQbq
3ofKYLeA7TbRWhsNN2DU09acxRJHuxyUmUNXuojoHXcptCrUvHLQlUdbhRP3uCv1n0WfZ8CCNioJ
bK+VQlzAFMKuTJfhHXOZdr9XLbWZWSgZ2vK0VgRJOGUdcSil4OgGx42RafAzDcBei3BZpXY42hnP
3F1/iW8TzwTiF/GoLTHaS8ogbl/p/siup2iGqqbGuxdCEu2CELEKLKXiCTOcd62Eo9ywl7grX1iA
I1qZlwSXSjRMzfKRk12OR/xPyj3UmnBgsFJdb15Sygm+S33iWimNIepEsK8PyhVUehVwLGHkWVIq
C1YMB7cgyOClnVpomQoBsXP5wMuejPIUA2vCUeFpfadw0gF+XaFExrKOeF4XHjmDtHq6TNGH7ouz
Po0ULHXFXPiwMB71Kw3181q2SpCs4G367WuppCJEcPnPBiGa/KqTiM1n+eR5gHGtY89gwYu8s3UC
cQIn7SqYhx0Ya9qClHcCqZM/2eFzFnaYF5zSApVfzb1fbWEYs6/J6I1/p3JVMMieaNWWTTAGXGI6
lp9xJA4Ksu4ExaXnowBBUvrLk3av1YiqLRaF2dUwl018/8mWyNEP4O9b6DQmgNAGgypQYgsBJURk
wr1AOyR2Rtr47kXaJ81g3ExohAqBEZiyqUCXSD7Bvfhk/FXbhcMiyFY2lQdE2PRcK4rSEKsYAJ0z
SLzWnopbHq13qf83G69tF8pw42dnXCDIxXXZW0rQziNXAECwWRz8u2OjA9OJ7VuhdDiwOK6HzU8a
FYHywuu4PyTVV/3FQWQD0tAjtAjeOeylVx7Us4p5TZDQO5SefFf07QRL76fJ9TvNhO21pO06S9nQ
N3+CxjgxcpG/gFb3D/GxhfPBODkFt1oWRX90x4OrsnQKJWvs2EWIoCx5GgJnIxM2PiEd1SKW088F
iUsEV1zqfviAcvhovR/9OS30YrhrNGDWZLHkl5dyhrBlGaifJSVCIJpNZIskFGu0x7Wu4rfgMY2B
S1eS+AVKuKiyp/skH+Z/BEiOAckWQ/6eAF6euLvtgugoZEY4xVvviFcY6hfY+I4dWPnptYiMgMB7
TSBq7LoUypoo2UpeIlthuXJG6s9t8+ahCe1N2Fluyo9FvcX7VuUKGFs6gxv+1jVGHIE4I/ITNaam
VqpInhW+4QxxN1RH0noObB5IG2exZCpaPvhjVIANmfmgCsFDX7CjRD4qBVD6KTpkb6aF1m3nqmmI
iLW3n8KfWyz9lPEPLYd6RVh684fBuzOgqhtvv8uDs8DjfS1S0joqdjrrvufkYkss1Hg3xTG5wb7T
HFPG+mjynvMfVdfyI1fZ3CKyiP22griqC1ivevcCB+f555XtvAxjst/sZidIjmt/PNf8HCcxa6dw
E2pEz1OpwrRIc58utUHrO+lK+lP1VCMJN9WSosMP3sfBc3HGJTD1Y2rHpI0BojgQDHXDTQaIDvOR
WVozDXUjO6y+jmh67+0shCGRYcN5JbZq02BMwPRCdfcNDK/7Frn76812zDe5TNlyhT7WKVYd/FNQ
71EpjPD8+dVnxGF3WdxjExM4t/4oisXqcWaR9TYnHD9PqY2KxzinYRviakm5K5CSu8NUVVBivwSq
K2kd9pRafodcKLymNFX1jE+42geGNK1UH5kOlFuJubb4qthEs8OgRo0v6R/IHNBpQggb6VOEL4Jo
3lxIOw83GUYVnG/x8F/lYkEjdWAnyAJ4IqKSAdBM8Bdb64SXYs+2X34yiRCqFgQL7E2cuSpVEKzQ
AhNYSA3fR3URp3WbXDs2PsFqN8K+xNZtMsUqUF0UTFxJoZrge0K/x75CZksaQ/hJkjJM5zp9vqLi
rw9QAJO8cTPSwCV1v03s/Oq4mBoxXiel69OpGsqX0QfKuc/FUbnnmjh5Eq8Tx+cP8SedvxH6poZl
mKY+6GaTFYWgzLq9ZptVUv35FAMN+CDT4YyRO0KWYSXICP7rzhHx1UFQd3U8MZnHnvFR6sI3Pk96
kBeEz/FcESoD3LoB0G6Yowv/l/oy4OhItGgdjn9/kTE7qS/jQSe7q+gZGUZAAwmtVIF92b2op4Qu
q5tQVR1+fEQrwkWsvrEFD+DQRxqEdRFD+NQFGCWIXzeHkbrORQ4EF25F56QguO+JybhDKCXQL2WH
P3gl6jbGiDYKgNeQrPfZd4Dik9rRPv93iTqq63p0W1uydIccmjurQthBAiaF7cbbZmAwxD5+amAW
98NHqEyu9U7iDt41DDHFNOfDGDs67rEr2zkHkvbSYlUyoe1QLar/VH9PZqrEfkYJ3Qgi3TQ3G2sq
lCKdU5oKNBxXd/mUXu66Vwm5IiwCQ3ce2EmLykJI6e6kJPvw/ryz/rye8xnTOslasO/iPiNxiHCw
jB5SEhGNdlHix3jO7mdolNV1H4vtRkLLhgdDQ83agDyCYs2ewVWu8TU3sDDwKMGThtSSOfQQFZ4P
8RJhPbIy2rVAwaeOc11TM/Z9pB2xJOGFZI7EBkG8P+t0cL0sA+LMDPjV7LhqgQCfwYtppd8INc48
ov3Ps9sk3hnZdoukkLo6+s29979PA7br4plv370tQeWdJ8lGQVt4nROwt1rVGwlZne5Bac+1ckB7
TqsZqQ8A4H1rn5jePGMhSnxrI6ez2IEklyaF/4JZohcLl/mau8IUlatEQZCCqw+9A0KISQpuudES
qYIXGFATblgBuIV9xQWiWm7Q1a+MTBLWedpvk+q8fCwI/tUjJL8PU9+uNB2e2kmVYvOsPMVQSVdK
eZFjpvyqzf8l1QU0+wncaN+vbIT8Yy+NUoSLMTmXbOUnIuX6yrVoeN62Js6LVS+jtrSP1hCWYYBk
mYxO5UDfR0ropJry8hm1w38nIQxJGZJC0QKLg+fh1lkXIr5jLNVIWQswl9n4T7GAcI3eZY9Ll0Df
PJiHK3K1Jqk/gEyUgN9LfOLARqj/k7+l1dnQ24/XzIeqp88XhPjur9iSH0gbZ0rlxbtpJuK3AryB
qljMqYaU6ZYErOosbyNJpIX+xCxfueraLT9K3/oDNd/fBwkilq9zVxnx/6fimKbGvfWMo/pcUm0P
sv14SB9MGr9boGjDe6ioOcKHrtVcSa7ojxe3pZjHcS37uOkg+KBOh4COo/74W0TjB2dA2qEfVoPB
hDy7nxQSI9xBfjOj81V9qTXAyS/c7XOYP9UwS4EtGVGbJw8WbUJUNHkI2DEMMrc1qQug04zuAFIN
F9SFFck8iqoUxQLKB1ShMsKPa6loGAA1kUnQj3eimCDd+5niLK001sF1QqaDtcKhA5hj32XrerU6
a0t/VF8J7HSBWyCE/obzH3+Vca/7htuo07MuTGD4VldzT7LVid6xnKEz/9KlnRUR/AF8njgf+jTE
Szb1GBJkj2PyQFJubwD11x6L3Xy0FGIGfwmunxlKRE346t+DCVjhjLAVmgaHS4I35SobHP6T187Y
0mML+sH/5UhAOmYaeJTNpQWwqvbE29h3CL6PlYdZ58mFhXYeerzAAs7kcuEIgcHc2syv5RSj274x
TS+0ichFRM8WMNNS3zT9RR/4c9U82Q+X9DJayxR1KtSfhNzf4tQrEOPYi0uAteV0KBNyUY/XPLqT
mf6YBr1eF+vU7vJhWiZCJHAQ+GYhG+ZoUJw2VdwVLE1ldOp0XtYak9pUw5Jb9aLkUjLWiVs0S/60
T5HMV5jJYRJuAyTzHFJh2xenvQEMPVr/uBwghKcPWteL/94MxVas7YN+Fyrx2HiNevQzPjMmBBU4
oSgYnC92gBrevRaVNqTdqZhNvQFb/05QdMsu41FAbfqdrCSXYrA2DkpLmpjrcuiTb64RF4F6Em8q
U29XZlZjW1s/KukVGUDsf8UDOVCCWX4HGO82C723cJYUtoIoGJl0/G9wPTZbMaYl9MiHOaZPmoCk
IzA6h2WI50oDB2QIlwHaNMd8O3kuMs4HsVMDuxwddeH/28b/EYP9z+M1F24GnU1417GJ3erWjTUu
yD345uadZDNvzdCKUs0ImEMnPIaCdkJWcAzXKSjufJaamb1fotKnIhCkYFbYae5mzBekMKSrAbi9
JAF0g86HyZrWwaBVFe+HZ1BpDshxh2rjrLDUKBPNZIACuV0ND2H/vHxkm6JGbX1817d+uyEhsf/Y
Cc4aoKK0bdDgb/LJmggfIkENZpt7ySJmS75d33A9nx9NynS4hH83u13QA+G2tkSIXKMzb6NCqNWs
6ejroFalHNkoXXOJElr8flu7egi12EnswgR3m8XLbKla3Q5XKIQaNBRjzh4C8/WcGcZwI6kN3bBV
G6bpUB3iBouE1QSboGlQPKBJVEQtN9M66gQ0pjKHXoOlqJ+9BRtSE6QLNA4uHSV4WT2vIpKsMvSk
eRVcnzfEC7PMUf/64BCKhfwnowd3eSmcPvx1EQN8atlszOmYWQvwo1oPG90yxMVr8xKflWruEBVs
pQ1MZca0qnLoRS6E0V558/ogulPbeZs4a8Eva9S2ZANHjQMMbEiiO8LEnPYr7fzhRBLBE7KZD/+H
fRlJZCTx1a0oxtPMHQ8+1nfNRsROJiwhFM119a5k21AbW1vT65lRi7GJl9lEl3/mDeBrbu7MWiJy
Bqa7/+Rd8kYsHuVi/+lHvEuSO0r3SilIAFpgjU870ui4MgBiUrcdJhmEPs5WZ6XTNMqt6MQPp4DQ
ZXGCRTxWYQdD3eobGLGDvkP30XYBBBhO8l5pSE/gVfALnb+89dqL0a9O5RXSESZ6GPoT5c3Dw6DC
OAdR9syS9529XdXQQy/TImYmXFMZFMW/+2dvn/ALdskID1OW1hhiQmMPcQySkeSZNqagpLsx9PPD
q5azfc8IMEM0UjRNimovptai7OwGmnpvXx9dn4lZBC66CP36scuASFOz61WBIYWk7dOs6AAaLume
/B6MK1lxFoPIgK1rPT2X+pOcJG69G37OOVHYdSHgXgFvBDACVYby6c8nbLg4fQNP8M5qqIIsC28G
HtO/PyiF0tfpwqlu7Iwceig/ltKAhCMMyfIiV22WyOD3xguQz/UcfVi5jlgGNEAN+R8wZ2SoUgVv
2XeiTFnqZK6pNJrg8it2oAQnluVm3dHuibkbGqU8/l2ZYQC5VEnBWbCul/O+EupX+cyVlTK7UDrx
weT8k/GfeWagGvD0W3pc2de6d6CL3C6W7edBORi8XNYsg5KYbgUK+d4LMCR2lBLZAUIV7yyRLe+U
RSmFZtmbDkxmwv5KpZI6CAtSWMyLVuPvYBHxrTAeuTQz1P9h2raDn7EBO/1BqaOT/QkM5xgJfRxS
ZDfspjjvgnnq1gG1mUrAV6t3XEKFtJKBqEuuUTFkEJqkeErQ/1aflMA1cG3+1RZaiq/GGvCLDKvI
piWuEf0mABfQ01xCBYIVjyvHuaa96YOEgYyEB9gHOv12kGl4zcMs5Kphiah0U6IZ+QtGC5WyFQN1
LBgNTsOpUkmUQ9WmoKOhMqFxoucGBJK42a2BX87cBteI99Dd7qJOCKVtyxJj+0nREwHZLCYvkaSV
Tx0jrZCpTeSARsoY1DDBWLgeqpNUC2he7sE2wClgX3mXgYndKBBql0aKKSpOzmTKdp5uM8rZoUVR
kB20tCNX0dP+SX0EeK2ezJpFP+eaZhSG4oZP05YHDgTgbYP1ScaWBt7V7rhll5cPrE1lv7bW3D8D
65qf8tU0eW1llSsIKzoN3Dwf6iMFDWCXaCHtW+BYp9XzktBpMBYYrFc+HCZUF5lwVNX6eBBp6H/d
Y67zeT1JgW2MxrEGxEXaQUibaF2QlRy97QFtyBVgIW286T13YxYd1xcD3WwaiJDsc3nPSK3NT+Cm
9OQueTR+yuERLaqDO8zpR3OaXVu3YEzwfcYonVbyhCV3VdMbiYXPDX6L3W6eD/hm9sBM0CbaAGY8
PqOZLPWGKixz2Lmet5XbKPV8NC48SAnesdoRx732M+PIFvbJZTSyhQyza2jRm0nyVTqWHhm5/s1W
HArQ/lZT8aO0QkXO1i487HplvbXgSlmROGv5ZcRqWhCTxtIGXdTVeJaibGyvRqcP6kLmVUr9J5bk
sXdC62/t6m9AOcb8hIk1PB23AbVFrqzFJ9e0OSyDMLR/u/tmNbgfT4M3stFBl5GzPQ5PGtDZo5nG
wNH1nCJFv+06/SpJSFegcXFznWUQ5g7VZ29NW3ZQ1r8QUV7i6TbZqOscpBYwoQjspG+n/66qBTVx
3ZQuPQCOIAvix38a+AiDMPWRFrq82cehRyyLF9w/z3w+UX8kUoEkbzLnO5nD4TEMYzugXPQQEWzb
f4kkhjRQstcVrCxRkkMLxwWLA+IDjQos4bzCMrA0RDXVe/+DAmfl8E09AE033bm4Wjqqn0r9W76Y
a8Yv2oWACV8QKuvLmP+gOszFGLnGrIVlhAr97GI82wiDwfhog4wyjcjPXd/Zkys04MYSPxfETCxN
ncF2+qsKQ5Q09Knk3VARiWfeLxdsb4fMHnSM5ifkgwFG9M/SdsC8sR4LTySTG6vDeObnoaZ231Se
pt+hxu+LU4VWkiJYg1PfXOoZU1ttYicFPcSWxsKUhtUXkS4opUjZCpNaOA91nDpqCGFYFunotCkV
Nyr1g/++W6JLisIP4jnKyua+M4fro/En9nj/2q1ydxyoNiqnvUMlR5PR1Pp9L1GE24Aw2YR1oFdG
49HyooLU6xO0Rx0S8KMkVY4Z/+6/KLfUuF9C4WpSioL0n+AQWPMrr0fwEZ60zFls7jEymvKFIYjL
bL65Vf5HjsNhcajjM8POAyRkHJIqqXelvQf5SV+BRa7gko/HZKG/KD6nkuD5i79BORYqPTwJWGfc
t94yGlf1yGsfvuIIGUf3ioXet7E0oCXQN1Z7lF0zSsoykGuoUF+63A+f64c2OiB3RfxKe2eZtUjK
r13rJBwWwKUD2MLgIvbGVLLpf4WHM/o0PuEToE/Afd7hxGC1ZK/52IeeZWaeBvVd0xaRcnbn0l+j
nr6i5FOODYvm/MUy5VWKOfC5G0o41HecRjXQw6YnEwy34a88MbxDd3SOmEqhkJKqcGSQPAlmIOw4
9DZQclfp+uqhrv2XoGMRuAIGmQLnVK9eU7qMsdOIZ5Q3HFTP4+SavNs7Oiwu4QSj5QYekVn9rAMv
DVAuPyaXR9JX1zSqBKStsMugWlktXOdtBvy8pib6RJwDrroP7zTcDQ/5EoiEDtYSCIZKfF9Cd6e4
uewViwIUecTmNMvUuDy+hQGnPqpTB56ZRJNah8gMo54XEI6NapfIZedKZ3QDxrKWnpTVI6bvtpHa
UwTJH35L8chHxCZvLiqrp9FrllOCeW2GBrZRUKttU4+Ts2RP9SCMy1fRib0B/TgFrXDV2NhpNG8Z
hZACAl9HvrH1UP4NLohySwGd2tbPtIsSNC+Vuo5CaXQh8047qJeIga5tAxfAMuYKAjkbM1xxD1Ii
7goZZIlWWPsSga8ZRzp8nKmX+jzWtXHjjmP0GZuYLzEu11JW+1r76Ys4hrylGkVmbAQxXCM/cG0Z
mA/P1oottLBQ/iPdBuxALK5DpBn1Jy7M+sKdS+zWdUHxjylo3CJ6wYF85L7r4iGf5jv2LiabPoSv
93AyA6UaaxUrMGSx9O/piG9OiFrIH4hFydxFCYwRN2XRxEqfdDo9X0C33/S6vhWpB0ccL9ySNiSC
edYe+8egvkm/NE7tm5eEuouhLnS7lPgB73Edlj266EKzcsTha1kGJlPeKHSK/poDScPPCfGVc3Wa
mkk/0rc6u6+XloHk3UwN9Hr1+/MWZhqOUrPul3ZyB3qpj6shfQwaD+3Hli6ydLJdhGyTJmlLH6F6
jow2Z9Eb3lVxHfZXj9N9nSCbZt962w9LAsCwU3JoN2fYmYG/UOb/3Je7KgyRAuwbctYYJE0qUWpo
UjezD3Y/oG2BmgWi7ZeMBYKjDLRxrh51AAvtzNslyec5DL/BdawdYtwDet8+r6ZstUaLjakRDC3K
+Qb/LnRnIUCbDUbYy4lnk67r0Q9rRJGnI+xUJC9MWOmWUUbk61z1ahtf7wVAh5aMmkGn2GKG1JZp
z5ZuhtA+KxQwk1acoLBjarc36iwMVpj9FNat0yJ5PhiXQpiOOaBXl3fWEqBjh1cLwwHbKsZevZ5c
PDHI80up7jse0zEdYg01IH+utTUct/A5eB5KmraeI+lmK/MYGYHLx4NR4gvJvpg7I3DG5XN9WsE1
YWwbugU/8+pXUFdjo8UTWRLqfr82BLgDRKGwK9LhN42RItH0q+qq/jXYQzFHH5pAJyl0l5ZaKpEU
bPY2t0cm1bfoTJyucfgtzlzS/T2STbZD6Wol6oFeRVNPJDolUUDIGP9WFNhbXwxpHVtFT48S0EJj
Jzo0VrTtvSOe1Bo50aa2lrYof3mPnZ8xIyI2er5eSrRzWYrKdKzWQiVSWdsNe7whXLy+Q9xzbS52
yymmC7rgAz+XP5iJ24V8ZHWLuyICqC1vwquKSU6OZd4I6d3dUSK5C3JMeMolJ6MreOohNffkqSBH
/8I+/UqMMRZ2IZEEGeab4P68mUSLqahzOr2RHMIfO1lspe6BYcgOxzkqcp/eCEKJXbZcU5cp+Vq3
tqCCnh521hunwYNgz+T7aLODBdqeu3gA7mqeKf9wqfEdClov0fEkxaAs2KaYjnwWLTS/cT3gs8oX
GAv37nuGOhWEIbLUTw35eyeOhm+pUizvC7NIU5eM+q3cbh7VocZfLdYinT7X2HkmYFM4EM/3On8+
4/VW+JVGiFJD4D2elVPd7v4FGWGPDraSrUzlu8ITLaYkfjW3yQLYD+JsQ/yA0Lo9rDYe7dS0xdIP
TnrXQ+W/yofJPrn+giF7YwPSybUmKEaeXw0ID5lkTGX8nhMbG467OD9IENbhif9ceMD8+C+1fYdg
Xrrsw0ZmhXNhXlmQ4pJysg6y6o+N8PRzZ6GKaoE6N+cRMu0yRSgVz1xyp/OGbfi1NweFDtj0+0qW
docuL1eq7XBioXHSGJmKR/wLiCN2vZeUp3Wa2VSn6+v1gNXbMTMusVk1GkOUX515me/N7/rTbgLY
sdHkV1DbQHBEmFRXNFVRjPG7QxwJdUayKUAnI2SAPd4Eenr4/5QbnKxnA+DopMsSZ/INaXo+yfbv
nn0keg7Xi8bYJbR8ez8B8F8odco7Dv5WaFwgdhpDegzcUWcivjls0CPGUjPCxA6VH4mCD4K5I5zY
QF7UPO57uuSiOeaqBi2ggeqUb9GmHf16h7R7SeSaO6vvTnJPzPcwQm3AcqzyoGxnLYuwhq6GABag
lRreVi/jytp0jS6LKL0kXjYJsZZl5V3rWQerJe4OozbaC/kN/h8rsASIGIMcmfdtjxea+NWN1d5j
asJ1PqtzqIs6DJGD6oKuELI3mL9YTDOZsKVpAvF7JBWSDIhRpp5MQHC74+tQrCRNLqy8hbKKmLEF
ocUTnrM5WAESZBjKOG8U95YEiErdsehE9p6fmhMPPCAv6SjXSj/730y9GxnHyGMUYQIk/Cy+3xVC
o6rewlav+aTnKhuGHZwAE3OQyPD2IFn/G8l5eDddIUJ40jlpGPyUuCLYGW8Qc/WDbel6MJEqVesv
8WRiI+EFVgLAKzw8VLdkDXXKtY+68uhNXVf8V+sUMb63K5f4m8o3btcduzdPJEyEpofvV+oSB61s
RFAHStUE3/yAev3jJ0mqYKCmyT7B9xA3V3PVEWn26foV0YGz9BIvrgYSO+mrJu1LK9moJaI/u+Wo
BebEcK+frj0zPaDl+T1u/Qm8lk7ML1EvxaTMP80cRekEHwxLRFotI+AE/zoGZSTd3/VNz7GLE84n
1ene3JqLheYVwSBAc9fnVm1FtNRyIsIe6DPbR1Q/nUrKEU5n0tEJIOiv5D2za6TWGcN8/F65FaPJ
2CzusRSDaOiaf5pjXKptNxCG4Z6KziVtFu4rgFV+4toC5n8laklMjLfgiphSklYKQqOUpWQODLL0
SX9IzybcJUA3ZWX3EjmJ7P7pdtsDQa4RbaHC/voa9vP05wC00CluNX0UU6AOPdnHLmjkvVdukeht
CARkvb/D4BnPa3ZfioYUuC+ofmDBZga1yTOiH7tQ2fpODcQrFzKQ0k2mn+LXSdXR4JXZkjH4qK8h
VT3sqG9x1GYZKPeizERu9WnAgZS4OyNmgL+Xth7KA6rBM54oDcReb+QpBApgRA9M6uErrdbeW1ES
epe6Kx6DoHRJl1XGHH0q9VUWglGyYOLKzfy+yUUTuc9aQDJvNokTMGd4iOs6yaN3xEk2zlrhyz3e
JicvToLX5/aSaTVb8xEIRfKatknF7Lqct4AeG7y+6lPV7CLE7DdsoF0EItMdCws0usOJHJQGiTFc
EfUjw2WJS1cgfL50TmKvs+0Fnv44wM3Kiwq8LgYEtII1F/vQmgHz1XT2DBdVb7+rD/D3FK+neh6B
+dfokS+n11cZLH1DPYVsn18vRRvgDVXHVx8htToda6Xfkijk9hVkArhRJcCtO0mnI0fZ1OrroOve
AcoTc6DGwqgg/mL5QbakCJ0NbGHqbqIo6rcgZ/ucHedEety+w+kHQxYh6zRTA804xGl0duqxr2A/
wyQKpaS97N1p3k/P0P3o1NwEWvhk7NzhxwaEFOMyMioSvuul9LUvWJ+SbwIRfe3balPc6Ezs/0nb
l3onzNbngDNnRtUVz+OBhpo7Qc33ZJOjKQQJgvp6+Rtz2f1hKlnubUoMM2HBDzczlvmnG1NXpSxU
x0Id1GBAiN1pz9dm/PBu3VG3ql4iVipTWxN5g/pdMLh2scZxwfLqZMpaJVQ7R7gZKF40ox1464kH
j1UAfqNVxhSOJuIIQZEzxaIhka1Ge5DMKeJGcKbG2k9wwO9YQ+Z7d1a6rHSKr48j76vH7ThUwt8M
Z5Op1rZ5kVrdzPrib5h+1N4OA/UhWewJkoBK3s/w6DRvDOsSVIv3h/F9EyeL2dQ/67fhsandy+D2
DjkPAvcDzX4lOJrZHaG1yWmuDmSYxCIcUJ/jpkkKUPAyoriX6kH/FzKp3h6jaWYKnlZZd0Wigz/e
LmbLT2tzuifVn4nV9uzscyrKP9UM5LJqC6c8CZ6S9PzNl3nklhgS9nqtKKLurnd03z7nK2au+TST
a+Wzk8WLPujOEu+tQTsgKmzxL+GeAXzdjcTvzv8GVxJWgfFG+siKxQFZLh8kN1kXzBYQc1oyl8Qg
UUh5BpEdSU6u/aZ/bSS4zqKlOCo3ej5BDI6p9cPXbcEI5dswO6OKw08/L7wKfvPsCFOabcNu6M/O
BTBlITYi69Bkgi4mTnl/Mzwghy4RjGMMwBySHtzUsyqo0hD0rR/cxtUBrzIakNuLprpnSHhVZLUj
AkX8splKNx+nOuaSKfFI+YNIoVLqLYYIn+5fE272BdKWnSgGkkZFvmOcXdbw4cXZSclc0V7WZ4ac
u7lUhijl6gpW3Zs4r2tNDv+n1zn/j0sIU8kNSSBF9ce0j6wh/iy6zdz3C6zEwLsFYlh4EWY8aXCv
kqMiCHUPzhICd/nJOwMNV7m8HEQEuv7xulI0S12rKQ94LOUq8PwS9i/6ApKoci8tD1dwUzcO16T+
reAFBNACnOxgkY4r7Y9FGSk+ARjqmPowtxJDKMoKcP+dRZgldl6I/I/2dz5FMhfF68ZjtJdDp1oM
uGgmuwjcWqxW5k58l6X1kMQ345qo/J55uV/BZPEFpw7Uzl9/qqKISFCHYNqymTjRchKyCZKQse+i
uY2Sp028XrPSC7b+iEi7ZUqgiQ9mS9K1DQIVe4HahMJF1ERrvLaL+S94HQXkJAzFX6tc2kgql+Fw
zv4fckqx56QefBOIY7HuqPtshnWaq+jiQN9ft8oyOMzCsLTzZ2C5FIB9ROGZvPIR/Gcy6vqO0SZS
XtMs7E0/Hhd/DFHaBzoaEH0gm7wTLfgkiG/HNxVnjF4Zng8i4RTpvCGhvz3VNRdudR3R707j0I9F
cIwiZ5HI6BrKmHXPhrm5QXow8kfTmwvGD0BTqPacggcrKoyww9y2UBBZ/dqhPZBBz0AHhOdRF/II
LzKjGjP1TTGPhP1CHZ9QlZttlnYkz+IgQStK/iZeevOZUnGqCVneZgp1VXYMXQhjbUmH9Fq2E1vI
vF7Th777MNU2AOP0g0gXicFhfXDoKHNOvIJVtL+uCeUbIX4ykkyl39f1uHnmp0XrLQEoxv9MxhHm
LIw4/QB6XJoU3WP/qMjW6mfvCkXYwSA+VriDwDWSp9Qf6+Aen8BfoojwGDi1hq0tVr5crBH6HixO
t9pGJcRbx4Q4Ik6mihX0eiodp5GsBeSOdHuMfHkayGlDcm3ijYy0n/fbdCAUkQYE/O7qTnq9P26l
3ZfM4uescgDABHFblTP5B71v84v2K2YAj4izPO4gk08Rvc/xAAkojeh1RmK6TZY3DzwDjiCagElR
iaAeYCdkV6G+gP3UChqgfjAKNdsDK32mG30xHd3qWggZ7wTTdbyPZywqedPGHzUjiWeLfZcOpHXp
cWNkqHuz5Lp/Q+snjg1BUOq56046zvu6Kw23uCzhkF6e/9bTIk6lfD0Dq+7TcDRfRr8aivsclNbw
iW8wIoCuJlY/hjjiyROYbLclZkSTktWXPuEvRDlg0P1bmPo2Gp28F0ZHS6DlaSTlLmDVu9b19SGu
9Zc9OsU8GAAQ7tuxKGAfCPljq/+HBoBKgkDXz8EAcCg9aTZEN6TyTXyW5UO1yH4f6En+M7huX14O
SMW70GcG3D32GFIe9A47IvgLt+mFj0BCA7Z8M+YXuq96cMvLiaLmwmK0DTVhrSp8wiQn+wMQTum0
nXnquwkkNjFU2zwfLdK/+gW0/lPg2cYKnVFGRqeG3776MDB/ZQ5SiOSJzInvUQKz3juEMAh5IGOH
nU4Mjs0jnW7ry5boiC2Bqyqo+GanR8j13+A2fJRS64qyEfbu1Trkm80u8g1r22+dwSJpbOfKTXUU
YLPmLm1Jxdf3KYWj+6WKzqgu/K5AL2O13G3OqYjd7BZpKZIloNwOkv2Z2GRym3v5bC4GTWC7PjQ0
JwdNd7GzKeG8H8RU2QKInqb6dZbUMkYhUVvhJ4EJTO86mn1EJjDVnF4iUCJRjf1zfYOL5pzZOWIS
8cm8U1naRH4CNTpHUs9LQBIt2akWBJ92tOFi23RVREZAzhgmqRXx0a/zcPs6omG7Rej2czf4iqnB
2XPAw1wyuIGdOyIpucphLA8YKVIJaxXtXq8v5q+h56NC5Z+Q30hygPA5GONtc0AUNIE28cY5um6v
q/Ti9wzMpSW4oD5mFUVNGzD0H9HrtRPmbKocNYCIdz8hJer9yQudsJ4oenG7/Oq4M6d45T/P6Z14
xMB8AMNFJjNnIOdl7o+UNR7byK2aQTmpA45mON/uaiFBZKrEJ5SpwP8PkzhcC16Yh8gJsQ27Maj/
xcL9dLI1uysLKObs7hpuKkyVUymlUubdtrXqU+ffVxcv0kMbvkGN2wJZ9IeyUTwozZjERch69Ozn
76AOoO1gao9AbJNL+uQgOoxkofchEcdhYWECaLtVnHACxbOKSxKDePDMToLhlwUOqDIC1U5AdrG2
ChVVXUIxA5He2bjHGjMrJ8U39eezBtgXz//CNupq/gL6vXuzs96ARXpeCzYqFwW2Non6X1PDn5Nm
0cFDy0dEKLsEre8LCH3WFQ6jlfGIoZOHb8DaN4GblNs7Z+pS54ZxMSUDpSe3YS0zoe4XaEIApg8f
ucS+Zm9ROQzAWDEY5/0w58n96RS25Whh3FoK+jdil1+ZYkRo5DQ9LMR1NdCgATd6f4NpnTR0cJRI
wgAh9OTO2MCOVv08GQxFtuFsZs2UkeV6Ef5LhtLn47luAslLtyFNm21djdNtVD1sy/kKLdJyQevK
t4W8qax3iT/LAlKH0a+B5LlDh+7YffHVSGW4SqHk1K726Cl6s75PXhk82yJvF65uMUOitdaw4ar7
AuuiBObpZhZRPCvLKmM8Vtdymtu8CiX96R5mOQZMv6maPTxRwwmYBh+rCXxud7L0NTzAJH28+d1T
H8ipdvDbd95C186zuYDiGhgcc/voOOK16sX8aRsncOkP7Xl5qSAKwCIqJda47PZgb3fO4vbefh/l
8HsdPMCtkgPabkAN3cyviq8MOAFgTVR0jN9/kHvN676px8aA66c9rRs1lBkvxKhHPRnX5uXUaKwF
XoX5PryXUrfZp41ZvIocBlj1XeyhEj7qXqWD4indlM08P4rP2QvT41U2cnv1GLDyRONERkx8agCk
HcHaP/bFtRlB8VeiaZUu4UC1/2Na/gqTq/iFFxS2r16czwvrrhaX/qip8b/MRWvHM3xo3ebsrhxl
Oedapj7hUFf3Is+nDFTUdnewmhDrtFw5t/l13jTEPnXRvtRxoXvOGcDqSAbxggvJ3p8u5qG8gIZg
xEXnpy4e0ZEKR4FgXHV7B6CIwBqWwYU9luZT3Ve8BkYr7Ic1ZtSlCIgsFs5RUW/ATbqKG5SU7GWA
2f1Hc52sIN/HatJHafL5ZkXY+o67Ob7Tlsj93Zr0qvyiKEuflbwYELfLQFZ7lb0GRyjnbk8N94xS
FXjrY1+Z6i314/XIO7pMaew/D8kf0QYzLiHA8DjRIM08Lj4VaHrKHCIEzOQ34TEPqbrUO8JoxBOS
nphPoBCG7p4AS26gTtwwcCIwpSq/A79BJ8mmzaGl8CWWNQ/Npgk7yRDiMQySWlU/8HlVMznafiUg
tF8R52J7iODDPJfb7XwjNDxVovdXHZ2AX7n1j5mRap9izZVu1KHtwYfe0K7cQpKvt1pkK7GLeEEW
TaDqqJXbtP87E4tBFcJdcU82SFthvoVChV3L1cU2U73y/TS4pVie18x7jqujCLHwCK5qEUiNykC+
Du/n1crOa53/g9TCuNtBwbUIDcnsp3GFIWILfA71+DyT+KFR6WGOgFMLNgstorUjWxCETrtG2AJ2
T8VG9DHU23OZ+RIqyuJIjD8NqXdjUgqkB7cWSYp+kayNYnEC4gvykVV5XtNUsZG0vI4b1veW3rvH
uUp7uDuVJHzK+A+otXKo6grRL7g5THV0gi1aDYNJ8qX/dviYYyRfJ6ZRUStp0tLrkgKUdKxhNXfX
y2rbPV/bFuwsx8VNeSjTegFc9OrPubGoNM2wvRr/isXieU43DlWUmqCoF3qgt/fZnzHTMqr2BpLg
nDZmnPfRiYr7YJg+ByOUIDJw9tyGE3e9C4wXsa9UJgbhBQQi+ENGj8qSG9L5s68ePjSzbx/+wo8U
9p+s5PhWvH1Fy1i33pEABKdqtY2iQP3MVjFnt6nULrEoSpV1O1ft4IIttsrMPMgGC9DIFEmtE0Nd
Te7Ba8ghZxftcVkQi3GN8nMzcU58oPKp3cmdt8Q3/YPYeO46nRZhBpdSSzbXjZUvDJId8/taUw76
XdzTxk/c0wTHsPsMkHiKzUhLZE/6ZXv07aCIV1fYg870y0K1cu9FrxQbPxQrMo2yzR6Nv4tYvt6U
RYfwnRKSztyJb2kq3GXx/4O9UMDoumoWYhPRYSQEQd9ou2QE55WgkkA2WbhUOjPEbwqYYU1SjvQ8
6fAYsPsDtHBi0kQaUVG8574clrBvu3FtlZ+d7Gyca9PKiSTKJLlXokU2fo/0gb/rb+xhstfRY4NV
70YXbDnIBA3u/xnnzDeiAvNQAdl5Kd3KulJl6D3yRhRoM/QzRBN/FIF+S1tWjq9SW6Xphxpxxe44
tyUQ3kvqzFgIoc/cCNamweN18tw4n0keZmxTePplKAnhFcU4Kl1fLaGgxUtM+tTqs5nmHEprq81L
sGBnNLofgVuWjfrg6TFjGSe8bQXB1IrsxgkeJ0K5fX0Hz6A0jAnnK7DLEpJNoRI1Ih9p0hdDQ7+z
0C+3t6DWsEWsr0IgaHvI3payEUU6cQ2UKzktO23p78CjzDD5S8kizfBYeVMHo2q2qt9ic43/LKtc
4tdkcWwVo3UEAsKzeb9hqVJ9Y9txCNfYiUiNv4M9yqZx1PXwhj5ktZwIZSINUGpRJSSUyxQRDtsL
FeXq8YeVoeZY/F904Wn8aMjOaldwGN6rZ2heq9cuHj3j0K8jMTxxGR67U9nPH7UvKCth9r1FRKSu
/qem4knTt6kxAkC3rRmzlPJDn65dLVoE9yk0eIyzDUg3HlQNzc4TTZNwkdsd/Hqx8PoAaFEUSVx1
DUtisKFQ5ekheKHCA1s8WAci9qdB0Z7Wk52frgIWCXkO7ZauV3XqgEA1UBAx11Qv8HrXDd6Pameg
3bqH5izAtmVVILMFLn+ikpd/IzUx5C7F7l71TJMGQJkr4c9x3qt7ojktzvY9hWr+xBprU+QGw/La
ml/+aXw2lgRniAwGspFUF0g/srmVOD8gmXF30MapCR+Bpoyi4ZUuBBDq3apHI4l0yg4nf9TKJxV2
BXFX2a/W10x/f7jiCF1z4QNp8J9yQHGC6VQn2qyqgKWoFWB1BySrlEDX8qFoyGeFlOe1iRHHgYve
W87TZVhLedeig3XVtbKyuFn2vW8XySCABoNhujguJL1LemZdbi3NyzVLhKFV0ba4eU987K4Lst5z
xg/4VMc5C55UtZQ1SKzZaXW3qCGY1yiHUFUL3TXStTrLKwxOHkY8FWLV6A+9ZtJ/k0y78zAFRUJM
Wwo6M82erGlmvI7IMMPgRdKzVuJjPI5t0BU4dbs61bt07PDHg3LAzng2ds7wI4tuoANOjT3kQ4HC
rXOrGKG8lTRgt2W8P1IZAwR3qUlEVE84Hg9FDlV58O5BwJRteybxeRKz46qyC/FFCSO8XlhSQgRK
zWn3jxVGglxhmSTRdS9Izq0aG4q+QnI2DD5NEwkSKbgvRQd1mDnKG+l5AGm972R4/P9kBBfmJkhw
KCvs3/9yqPU7ZlYIZ3eV/auMn9wn8/kylnb0Zk5IizMtuIx3PhypQ7Nxp8GDMVDj9Kj0L0npwBRC
8CKffOAnyfBiQqEwEk+ppDkcnUYacQyCqIA0tqQD66KS2Hab8S862wZMpNRVYMGyydUZfx3zxI+G
/J38cj2oUsyUKn5ItisCSm6PPZIgeccfY+B8c5+Yetn5U1D1sWH2xg8LTERZxktrXsnoSy1E/4S5
TmAirAShUN3Nz9Z4TFdLWEi3xGpID7FdSC5NJtJp/FWJkYrqAFgR0wFOVWfzC9Pm0qUNAd3mhWY6
8u2FFFnremsItB0wkziO2+zJtbGziMHN9c3Xn/jE/d4SaB3xD1aqYZI1lldX2oGDbwNFyzMVJvUc
3gKsg7BbI8XGFXats8oiqBZXzJ9tKuy3IXzeG4NRQD15z1rGAC8yjgNqj3hPxA+TfnTBdOBGxCMZ
QHhWHUt6BPhnsRZCOfBCiFEeBGjdXP0thmnMcGaF4Dvut48eh+INEsDrmdec7TjfcJlBN52zdGPv
lwJjc8g/RvMg/Vb/zOBN++qoIy6Pxw1xTLfizQZYFQL6Lk5HpD60CsayRfPQ3t+EwItiIUaZGkl1
CCWFqG33oNwztEWpOKXLGqwmKRSMThEEj/c09mcVQtvDNx4pe8+fTseX3qjEm8Hidu0XHXH0/zXQ
2pF7mkgVsKGZiz22n0ua3a6IygI1/FbFGQqR9AEuodhg5em4ofalh6FIq9nu76nxsHog5xkcq5IC
2As9OTvQNJmOfXjLbZEI0Z5DcVHzx9TCYUBNBhMe15yFkNHniOW3u7WrpC9crsUIBlDdaQgJn3b9
Yb7Xa0S1NQ1obTdsmy+QstnVc7nQ3WjKfTCRsnRXqMxvFpuqZaUGXU3XVCn5v4hyyPzzQBEpL0RM
TWZeE6fNUckifyaHYSPPKcm8wk8iubr75LWWAPQcSsEr8ZRPkQ6SZ1XnM5vKRsXiuNkmrc/yZZqE
ojTKsrf5w/q+Oqm1eqoHwtmexvfr2skbKKXbjY7WZsMZAR6O3s9DRDqMGsZp5UNAhL35L2P3RMHe
+lYCfpu0lVcN8oy/mJXtyb5HOcwMQlt7ugiq/yS6ZlO98Cc+ozQ/1I4gpfX1CvM2QrcdaXJMY/YZ
7SK9kBvigNQhkxpAZ73PudtwHmJjoW8YGpTuWVfvlnGzVDSyCCeobENkf1u6+mrbCxBfn9Y6MtUN
1RH9u4IKm/IGo5BaiS7joxqyvEF4L4gW0ynlpKhxZ7y0KVix0ge6ZVlQFakrwy5nputQiZ5k2AqE
bJ3LmXuyOxI12eGqYjUKb+9I6SuUd0fFYm+9w20HsK+I9ghitGE/bGQtudMkxb2+VvpKI2MlBEYN
DVREVNXPiiGXCexgAVoAMzUwYWsYrX62a4vVdZ86fgny0TmDAvMXbDclEmLv+4Ej8ejZgcBhdjhZ
/X56Iqg6IRvMPoIJf/nVI44VprtJZjY3pPxEwLnGmV++Zr4EewxTpzki+cmN/Dj4JF13RaQZFWVr
0hESkTOQZv1RH0reQFonBwewJTNOrvqsPqvPUUiWNBWtc6W1Zp/Vj9Zh0G08gSE1cy5rLGwMi8e+
UJqL9RIcqtr/vaEW0N4ACs1qtMlJV0MSUCKP4fFIu+A+lNsVSbX3lgSauA5g4LnlB0Hzo0NRvgnI
lo4fvuaDMOohUr5ZiwTpts9/WJ6qfNpwQMOw9Kr7pTmJRVVfEAcptNYn+FJSc9yKDsbBfcFGvYFl
9cbb1Eik5RXylktCaS5zVOctutTmx8747x+t+keCaxDmpCigRZ/DQs++vVu19hi6Fum9G/2IJWZw
dKS8eZDAuleV/mFFzcWZdFWbTirC0cJNui2PexqATnZGWjqnuFUsuK/1gqp+PMCpFGu9nUIsD6ae
CHw+GX447gEmJWFYGKE4Pz4BpY+RCnABMmBbs62vm6XnPtaW+Erxox0vm1WzGcsIGfuvmuXzQ+Wd
XCQsooZQieBdLon9M8OFXNsRwUT4TrAeRsFpiZukLMUuWBnkhyzom6skYOIqvrHeP16pdfPrJC9a
FWY22t57TQRKFGBUbupBoHkuSkpBWTTwVTQZosRYHh6FuaDZQmMpKsaz3JIddaEXNzC4NEHtOyyL
bHY1cFbnPEe4ZaFseaGPLxptzx3EBXar9FJTq5YbSD4vtujWADX8wP7n/0FyGXa+RG9rtebEsWth
e9CIJTDoZ4XdVhvhpdEUtMhO/oCrXtoyeqqXwzBsvg0adOXCu21xZEZwEJNlpXxrs6SFhYJh3pIN
KCSlajrTt8IL7Gw8EVRCE3Yjymn24+LGJ7QXzUAQQ4ff4Vuv8+SNcYGsHMs1UYmPAhR+Sd1uD8mh
CkpCacG5KzhYOnIMWmULik06M2sJYt0y0ZHZp59Tmi82pfIwDoPdpLPyWO9lxX4C3j7LTrAjes1o
HuRFuu0wQDGeP8Gh/rHQ+6BGmYm925nyLmvC1AHSFA5ZE/sRHbhUmGo01K4kh7enuiNYyaqIJcOU
Z8wLTvt5itudpt31n/nCHJBP+gbr5rihLyC0sWFomWdFAQDmO3yfoI7YYchJlzQNzzyKOibXp4Ih
raOuMM7AQ5bSBnzj0V5OhF5u1GiAOVGpBkvVC4WFLozIsPv9/5Md3zInhnYZVIW9fzXnuCPKTkC6
LQrjGo12bkZOu/KIJTAhkDK5fCtXx1/J/z1hA1E2qfxTwLveERmxPZdC5+bru6DbBGQO5klhCju6
Q4HbtMPkssAVy64/qKNXla4LJlHMKJ4E2ytSj61aOiFB8/tML3UkyuKyJkJrcG1Hkrj5EuG5ybzO
Aeq3Mr3CfiXIteFxVwcfprQnPy1BH1SksvQRzsJzqmAJ/fIepgx9gUXJtSb/4/V1os+M6j/hEmtY
uFx5ttahMuDKN3n2smwvG4cEEait3OztPvh90QXadubWCVMKbU87JieStMBVtkZBliXIJgx6P1iu
lSPaRnfbI1yQ0klzN4ifNGptHUdd5SSsQfZqnv/suJ6NIt5ZbdXDfP2ePQPAKeBTOO0ZvMWOV/TA
zw84mD6CNDrHtS6ttamJBidmPS+tRdMeLBUplL8e1gp1uOGmHQY5XkCLE4xCMPkV143+LiBuuJ1Q
0J/07agcPHAXs4eI2i1JDMn0Z5V29FoI8FUiXRF3nBwnYxO5zOw8O2NCvbYIHZiRInE/3t9LCdTa
/a/e9rBuZ/1TKli1EAwQY1jq6C40YHgQzFfu0X5LlTvbr9Mz0zGQ0We/TketD2PuHSFlcxGCeVp4
kVlfZUNshj80j+HtvsOtGtcBBYv1owSjRN6KGJ72C3flBvjrxu2fo0y74HMtKhvqIWXmXmBxkXZs
k32OiEnV02NWALi4Pl6AvcRZg4ufqu2xbA4jm9dd8i6CFaVbzO6Ns+9LqYxZ/HcBK0mfqcL7wMsB
4lITh6yQQWenktU0zGJ0MLLp+tBFAN7iO4Pyj+2xlC4lTfJbnzjavK/G4SPXP/7KWJ1W2798/vLt
IWBImg5RvjKPBivRIxWGlInz3TRad2YOOkiBCWS477ekwLgj+rDvkaUp9vzF7f6zBPEZMBgaqtvu
KNfoc1rsTd6/eZPJMAHIe9MWLB0l0zjRaN+HpcjplkbRmx7ryY65CoZzrGySAfhKRlKi/sLYlgam
CQ1T6KhLI6u8RxsrRjwGyhFmxegcHcS1PjvFo4F7aIX+Nhfx3b+yVLGHWCM0xAz6Ye43aCgsxJSy
WJG8EtAejGMb3/pt6fIh71B5F94m7jGl0/WFMz3uA3qALFx4xrK1YxxCaY/YAXSK19y0a6idq7cK
7rQDleaLasHMFIcs+mMxEq/cr8LWJ7L0vFMjH4dXKiMgOvuSK++L70NgZ6P0UDHzzOzEhLhwy8Hr
9ECRQ8Kc0iTixSh+N6MH0pKA4NMap30A/DeIv4sNarVulhlL65Dg8r2Anj7euWoPQTLyU9VOTNky
J3HCq9fpxSicYdBlGYMn8pRD9RXI3Pju0l5eeAf9SrxHc63byHWii04rGOb4vhx7qXjRgrIKist7
56xcM50Vvy+zTJnTJfuibu3T9P57ZboOQP/7kkDFmnzHSZii60iaXZQP1W7kk1cfCGN9PKs5mT9G
5mpc4jHE1CRB56/fQFKp6MNlAg1EdfXVT9H+OkLjuhZuLKQHfGEc8qkjqk+mv5+x57dPfXQVQezi
1DBJq80N0JoLHMXuLhnkM58B4Nd0XE7SRYCjD7k2t0XV6vVh+pGVvl8rLTvZqQ/7Y9WTzFE3CbFp
VI/g38KYSWM3a/u4XZA6rPFeX5nMe+52eFH3y3zrMkMfbobKfCE2YIn+jFCmZjrczSfcaRwgE4U3
fCtElGY6zMhj6eofvrOaWHZ3XumuDKnwLOVGwexaXjZhsw9tiF3UX0AJNI+Xyer7KgzHaIN6v2Ol
dBNXoaan73okZ3/LxNnOmRsg+mPgHXnrZTTzdHWyx7Rz/rA6TkDrTSDWXNPRrBZzYfN0ceK/jHwa
RSCSezVE1Q89gGc7IYVEu0BHMSCqXpmGcvA+nX4HMrxDux88akb82mot1i3S4EzId+GnE9GlLBf3
HrpW/+wgp+lwjCQObIQCdvftLBrPQbYuzTW+/9qjZls91JfhgbndWwyFSb2E4zoxFJhFt6QYw+QU
QRCdLS7yhsOV/BawTllgIlnWYDYi0boLCICD1qKBLGxmgS2hDDGzsxtlRaVO0V34O8Dq55mcs/KW
EsK2/UUgmKp3Qnrsykhyf+0siD/VrE3XHJKvFc6T8AY/HEqcHTJuZk3M2wOLWcYSkM8azk7+bktG
9uazoO1fHbSP3xT7KhVSr/FLmIR11NsY2Q45sENGNuRdrQhNlOEy0VzGSR6mGrCDDlWcW5DE8A8m
mUre05vAyLoRcKkm5R73LQq5sFrHjjAaX3108cAXmR+JwWQSuu1e0D3fo2XxDHN42ovtgnab0Pds
iUZx2l9k6SOrGpo/1V6QFWW8ROus+F/RT7ClG/w3fxmKZFgwAC+qiFf4JpVj9o6EW/3rzne+tWnh
THnqTjIvwi3+CzibJy0OaSolklGMkH6kZ1IUV5mpmREVuAeWemuyi9PHZV7wjlkoipcryf2qgyBM
Z1rzqxSixTcKhrFpqYQmZjbXvstqVqMoIkqF6sSP/4fwG74CM8N6kaZU49/LFhD9NnzH9hOw6anO
qkotRXs52dGMYWJLogafqljnjjfYd9wcjqZKEak8aB+rHPHwx3MqVBLanIBUbooGhmxQX+H3Ewbk
Gagy3WR4HFjzn6LsCqBbfgFWjWSWP8TTH0cM1+dKZe0hl4dTPBZ6jzoZOROimN5GqvJaeGYh/y/p
UGmu2u/pLpijd/YtlsT+W0vu+5ZDaegxJI0uz3UtJwojBDK/HqJiUO6CLO7IAT3rzojB7l5k4dZU
j2Z/G2E4RsEVjLdUVKRxQ7Reb2qspStaVjuHbeZxT2J2BV9wismXtxksqgqvVkoVJqf8bgDXeWEo
uJ2ZqTw2AVG6jBWFWJNH4bkPeM+2akaLgfBEtmI9grfeNFEkRr25tytLe2oxdD5p3y1cyWlGUZ+8
HWmbI8WZ5Nxm/FbyDF320olBX1Vv9ltTDZyLneJxz8K9slKMw/Q3efsf4vBXo+K82LGKHhrBT5TM
Y2P6bazjGSITPMeAAkoaIQeZb1Hl1xqJyKb0zPESqZR2WPKs+z6VD68Gj3Xtm3M3YzlRIPy/gIvt
WtIeJK7JseAMiseF9keBdf/5EigG7MvsgRMs1/JcEhehYsloh+2amc6CEt1hxITMoxHHZ9nQF3kd
K6AuFTJHMghq0KVr2ihPuklhJXnF/C5kZTTtuYhdjUxfw+gkoO1DbGRMDdC422eCPHi0aHHhaKMg
Q+LDEcuyNiFvU4BpIeBfEf7UUWpWKn2T0xeNgTQXac8jefNTzX+2tsG55SUTcQNp9QH44hpQJda5
wkGRalVy75lVoEH2/viY2eRo+r/MPfYh2b/6N2YrieeVk/1dKRK30pWDc4r8krdfk4NY4GZrKojD
P2jo5uqF6xwwmbTrgxzikDGcXHyxE+uGoLhArs1HpcDpOgoUcAZ+YJaNp4N3moH+CsZ3EDQGcEPt
6OMh7plhWSWWVgW+87hcR/ZrbXYFg4VN2TsFLCoTmCcM6dZ4AaAwK1kN+L9GjQbKPxyx1baoy7A5
IdI4x0QuIVkKs8yi2O3Ad6LYXwTv3AdRMd5+w8e0PuPtq7W9jsocCD0haF0wAPdENvtaUl5rztv0
pxQ9JX2H2Ww1DvDTurOu1RNauA6ep8b0LpXAvMGoVVUtAzE8100npbrdHmgj914ER9DfwQj5eI11
YxFgnJ/96u2yW3/Zfm8GXKwRRlCLQPngBH3qbt47xUQJr7XUNSt8fklJ0m56X1KCzv3yPPwYyhq0
99kc6jdmpXd1hftgqjnQ2iyWBpuVAvsgJyDSRLwdIABs3NtPJ6TGyk5brxcAVn9H9DbMhO77f3zu
ARZ5Cl9BFBhEnY/y1KxCkCK/fvSbvDVKixISW9XbCNY57uXsPBllA9Lj5iY4aRMiXjIKbIsekuyx
T0urwAvQmQcIXzMKwEWVaq9s8Xy9uxzLtFrhkAuZH2TIwQyuE6X2dd6NSG6fwbkEhiGCJmCuCNkD
bMH9G/Gk3Kymt4AzY6WHadI+eEcbeReHU8N4b9JFE+P3cqyNxWkzSfN/0ZKt1QxlIPpjCg+JYqMm
otVuCX0rz7uwIQOl7WfSZW4rZ3/Wm3NR3/9aFqQWDCKA7RueMHiEHEyo3oQ/itSIIN48pCSEIcKF
vY5dy9A1EWCDd6uxrBobYYnK2x1bQYJz7UhYMIfZKoaMEe870nTnVhzFx4gUPvI44JZedfsZyBQ5
KQnvrvBEqJYlviH8+wt0S6d9HJzDeABQut8vG6INdUbGxIgrnS8EF7FCd68BHbpsPtGZ3usdO78K
cG0Uz2j2iETpE+p+RXMA80spyteySjC27sZETntwOYU5mUPHhCT11Jr9B1Q6rtmY+KqssrXqevDy
fK/t9oRdlolP6LQCY/3rHhlQ5E0me5XuLWz/LpBdvVEaMZtZe6cmMaM0FSXN7Cy8/V9dN6Zaps2u
QsqdL6wI079LL9wPZSEzbX38zaVMRFZoXLfOt23Dus/3B31VuwZfNpZnTsLvTw1XUa1UpTm521KG
ZKkgZwvKDADyexH+voSd4C/nyR9ugO3DXmY9/7sCjeVNd0xpZYxZO42036glYYoiiTLItY9f15Yu
QxsXS+ApjJO2PpBqoYI8YfZL4Oq4b1w6fCGGNgnns7k/2is5+AyzZC2vdn2U4M+vHNl9GQO8dxHt
04rI3S2AKXtFHHbgxU879F7fTLvWTYwiCiy/D+8JX/UURNZ5MT/LjInx2QLaJhXbqNrgQf4lgpqx
Kmix1OYLHxWBpqh+6nFvy5+EBuL7ewB5w4k+NMHdqmxqTyS4aOnyoiD14favgMiAgY+cOett/8ei
p4zCHjSLBiUv96YZPOB/xHRVDXUdAiGFZ9JH3b/Zk0oc0IL3x9DtY9zgKRW6KN0/FeSy5hRN3vvK
Jfhe8IAfjFOZygQVJ9XZ1fzKxb1iqUrvYsSPrjhdD1AoraDP+9ZvvTsoKO2mHp9SH2a4LBt5D0dv
YcGeK5pt/Vy3YT3+tIkR1yTJb9VGNvbwidfqhKpGL7FLF9E5183zhq83VlNQZENfrsqBvj4bYzZU
9HoHknKCX4eJ9L91wY6Mcg3bwhuJVEQOIokVyPd5bFGTmUdiX/0jdnP2P632nN0W0xuGNFa1Adq+
IsEMDcdzIkAtcjijk4wcEcp2FNkhG1XD8xkGWKapCcnmJLc2frW5L9frQT6Btd+m8v6La8RpNzcM
o2OOe1/KbqyaQ1Zh13N209vBS2STe62tEcXpuuWYG4QW/Y55K3e+0QUjUpU/H9aFz/4744zOngFm
VOLY49rAdqSTScvdlogEpJCdwFAjhntYCvgea1QkvwJAcbEQazBMWBABa3vz+L9EeE56M9RZEqox
ybQkV+zrEX0UFJcSbKpoVHUHwqg0R5xkc5MOp0DtO6hzAm35ZHoRTvSgNHDrqrzevFPAEZpK5/EM
rEsB0qZj8zbXM6zMX5dgRcc96ggHrsJVyzzSC9zjTJdP9BRIce+IO6KZhyKC7gZwSENHL6CXkA9C
C93xmSd2ll6tNfrCWgljQrYZB++0RzU/aHkXD55R28hS8K/7+N0qG6rIhF4z3J8qrNv5PqyRZqP5
BsP8VM0Bn66uSfWDM+SKm/zLgRKIG8vgqj9PUfTRlKxKyjOTFE4nyzug0MqTPl4NA52+EITFp7wJ
dGh4GQXkP8THNLs5pZ6YakrLsfdX7r0/hMioA000ahmTsagz4EQPc1uAZ7OKJ1mF/H5vzb6RBVw1
OLEQFcAKeGKDw2BcXHdp1P1PceFiuKa0NSFTKu6WaBx4icUVvukC/zrKFVy19MCBtO+yBPIPp+oT
VpJRuG5fFkBTZztBQxF7xZZgZDBLyCLOZZqnVX6WtfJDjbbLqtpP0pwHhRfMbyXEPhARXRtifXX5
un8mQMxNkraXPdfibg4PdIDo5djndSX7ypgQl5tdhnx0C9zbbxn4g9TTHVFcC8leh2jVg+T/g+GY
Nstolq2GO3CMbLUsjPkGyNKIYI29OJJdCCrwl5rNH6PEEYWLiB4674Ai7E6YFeiX17yf2GgP1qZW
ru0C5mF5gr5KCbnRHltBMlCdnWtHzG6Gqm3zvvmWxZuoXHYPlMV5vfCTYf9iKpVUIzzRezdX6ZRK
SdGkE9ERLY1RvD9HSp1qReXk4fRtb5PlNNBF2VzitmOIZUo+5CObzGbr5XhmDhYAFIHKMgdYqHXy
+lTtxCCdvjRodTGOM54VfXf+t4w/rz4ZwyYotzpovPk4PQY5omxH0JRS6/WrNsVUwRWTzml+K3/t
XLfDFs1KNYk7WrjTIGpEFsQ+uvxAoH+CxIKg1V8+pV8SLG/Ixf8sqzb+Ve7XF9igwYa/+7/UyBzE
ktEi8NgwLn+hC2dfOJUyg6sSlmblHys3lxxvswavhlE1Xb6o+fuFL+zk6Pzw/rtPJU8pykJaspkl
OxlBH9Hlous1y87M8ye/3vGZd/UEdgLwW076JPvQ3Z92d9KGFjx+mUA6lCTuZKntBp1sJjjY2/IV
/YNiBY5usBaccHURQd26gXATmb3+J+Zr5r+9TUpxLq9eFbObYKebMNEu4jn8hSMZJUdMWElCDz7H
NQmkDVhomMh6zoUJ3ThaIoSHnnUgVhvFoYbbADi4nsi+ZOmeA9x1DkpengmwZESmNFTYzca8RgLR
t9zp+eGeoCjam09MLt7gu20/BkH8nH/LI+em1dwbPvHdhQaMCKJt8tHoLr8YDg5p2CmGqlq9nPWP
xJa88tE8qhFPUtmU3+O8nTHkt2EIksChPaYLs241ZGLVIuGMn9urv8VD1xCQczSwhPtyC4C/zO37
tsGW/ICHZK3TYv91WIpATOGPN02ibnoBVMAyQUOa6E+QQhWL13EJVzD4YtTuc5j6DFNTHZgg7O+F
z9hbV94jf06Gmpw/wXjL2wAHsjOvGI06H6sax4gsZ88vD+LmKljpMPZGZQ7CzZUos0lMOQVdNDyl
M+ZHrNLEU67ldXqmKmCzW5ignhVwpRS+/XthEek2t8UR0oHrzbc4XYJldc3B0WQHDrnbhfzsdEGs
AZpeR6PbZ/nGUIx/AhnKQKuGro+ouUIQmatHCjF6L6ytkWSEuAYtMvdgh0V80A3xyL5Oy/+Mexpn
FRF6HnbwZqMCJT62X665CcXKNNoaSer/UMSqhh9ju2PvW06clS24/ArKCPGmO+tBlGDNKC6NnSwL
Ug1m4R4KsEPl68xlGDgEhG+3Xsoi04gzS4SqCf9RsVrYSdq8NNgwZ8BWYaudwVt2Ub5mLSrnv/rF
zj8e6kIDk+or/4C3XcgT9JeN2Z9o+/MaVAbQPVJLB4mefT/A2HB9oivU7aqVVDRRP6j74wupUXWS
mHC12CWeaYoK2V80qYwwBsEpMYrH+TetXq8sa5TNwkkI+S314j3LXUJ2xQBF6OQVE+DgZhkOzC+b
MzRlbuzQBympeWFZXRyqw9piTWRfggpqLroJhsAeCxXNkRCcRK1WO3Nyk/dSgL+EDZk9JS1oQQfx
c1QGC6pXGAAhzjoyTnIkvCaEnw8OuX9rcrI/jOczuTzpSDLDy3hps7Cgt9sJCI8wMnC5bQ3QR4v/
YKOtLtPnwPyTxcCPY7jW1jvi9SMS3dZ4uvrsn8HMaMbVOJvub0Mfky9yb9AgunNjgysKQTGDCT6C
i2+wnLFYfT6mkxpK8fJPFJH1vjdkMqj1ZnGLqX9QEV+bCG2BPDCKTjiMTpcNfrVXMBNN2AL88+q6
r/7Xr+jojExYFMGU6+DWh7+GMYTwKs17rx9a64a6sU1cF+Dn5g2WteBzrIu8qyy0+ZFlGWgOH6nJ
blHzh2KOzSD6KuDuXYwJSdbEI1T/s/ZQPmts3BQUtU0rsNPj8vCdMagDZP1p//CoeFLHVzwLoDUJ
/YWEfEnAHj5AF58Q+AlQOqZBF4n7EtnsigV2c3yX8otkDd9mudEiS6UIkUPtkz99lCi+TKkAARGZ
Rxsc/MSX7n7IQ3buVJWIoGclA3OsgGotVeaDXu2GrajoLVpImJ1V294bR625QJRZebWcXSotXKnR
ONH412hr2tBjF++2BvdooOWIlkttbfqBFKhOsQgleplkEL5KxWcqLiMhQx9tcziFdjj/ltSf5yqD
zkai9D4kiiOrRlfLY+O0Ckz1ciHue0I5Lhb8fGTYTzethBUpwvD+gV2Ph6UZP/xi9hsjNp2By/v0
BQkjjbH++qOJFHfwAr0qV/7FCqlh7vu8s4yYIYX5jdyNxoGl5z3yn9oInurmI9pGZo+LPuCDrGOH
fgdhjXvhT6QakBZvr/r/me5M4AOkQ/pjln3jLxsPbkAhNU3DmeLrplaIkPAzKGHZbP5MH51bOWNt
DtGxLvFabBAiQcyaPoKHMII2oW5tyS87Mp4V43I53nwiOdQUCqoZXkkXKGMd2QT7PlQlKHUlFnru
Gxj/2vGzznsoCtGtJnhQI5NdEBbvT/LXR/CZTy0EQIHlWhAwRwaUP2Sou7Rq3TOwO09sCI/jEhm/
o/v0coK9qq7VUvveO+IGl779vT/d5O9qos4QiBNRa4fkIdlWsxYfOdRjM68E7ILgPfdNtJbz5TZ6
DEgaX4/Z7MQCpz4CgexlYa5cYFjW/osTobek1uXjIgjRtBsSxbvVksGHY4twE9mQzY/jTVvIGM/4
+9ynftvCn8u63d4VaR56hthEEra51l0RAT6jBVypGfC4g9/WS44fp09ETaHFjC2QN1MzyK1ZS0R5
CCGOACPHBACNNH+2ms0zWQPbnpU1i9Tne6kfHCdhHfy+q/CzBEYf9A750hPqifel0w9NtOpSwYcd
64M5+IEZDhEHvb58UBSVywWKSwz1DYHSAXE5sKie9jEwMnzpLg+mVJquO5OECN77uvyb915c/a1I
xK0liSavmHjJKasRkLrNopvSOHzlGIXV74DDHnW1ADpaE1obTqWPd6mkir6wB+wFJOStm3KxYIQl
w2lv8PnwxY6MC2hB8Re93mJUe0tnXBO9GjBI+Kq3LN89CoxnJ4/d/Cqt19xawArXn5TZGJog3oRR
IRW1kdHxhBwQTZgqrz8i6PnioCrJPzeoSU5br2uGBWpYs2DoOJrn9NVb2WnoA+AQnLs8U4ApSZ57
HE2jUhN4a+1a9HoDUY7X6ku1y93jf4iWLxzzSvW88M5aN9qR0b7xlKJIRjL/FkcMhHoDt/uGN6GE
KbfwcF5Q1LzZC4XuLU/gKCEXIWZyhN37BtPNat5GPi5z85VWkxAKj6o+2fu3Qv64TujUIhJF2ir2
x9p3MF4T2doKRigS/ZFvRtS5DXKqXIrfKuZDmw/+x4GjVNBWhypeL3AaB/IF+nbRWFm+OEbHcXv8
p6XMMdAyX79gWbIL0Zw8UcEqPM9OkHELMohM+9T3qOUW/EMOjiOipjbYyphNFTBzNNFWMYHkdAIn
IqfhrbMQbQTaRtQrAwpYXKbFBIJlhrN7JZLZV0wc/bAnZq1eHria0BBYvlZClejpVgZ/EMluaoe/
xO679XQS1cVo+c29bAXvhiMEeVKbRbjo+GbLM4b45wpZaXagcqtA4p87KLUYKCWiW8b0oAG90iof
EU8XdJOBMkqxD7J0LwMjBTmxAVs1eEr5UebLAPpPECyqv8WrRRApZeFA7QQeYy5hOy2sl8J0TTxz
TI8D8qJpULj/WvAa1XggOHZzwrYR0rXy9jI22rxVjCNlSI9V2X5EJa+dvJ2ZdWgK8aqms6KYHoVo
Jotix9yNe2apAW2AkDx2a3CaNi1/4ro8HXZVtPXs+dYRs6Eajl+41uS7Q55IaHyU+mUoNB+9HZXw
3sEUm2M4FptwOISPyP+/YdBkON5XWu3Rd87nANY4R1J/VZtt6A3Mqr/EyOMYIV4dBkzsmwKWG79A
tOe7wIxVGrbqRkCfhg2KvYi4u4GXH9DBVV0/3BguFSeBQDFgo8ZKX2rmmN729a5S+4tdWIp8WeIC
V4PzT1Rz2JKKe5gGmmX6vcwRLayTn/2letaKeyhbPd/SFoZl4zxgtW8WUTEUR9xhfZhMBscY+5fD
hsjxEhsLM3n3s/Bwi7g2F0mOV82iXpUJ1eZr45duXXvbBFbeutqE6gzZ8sq8HVPBMTtwZxoIldQR
GNNeo/Xl6DaLwKtaYdAWJ0IrYnoSwsa9csiew+uAy2EuR4FYaCd9MYrg24MLlH4vdNVsVf0UYWcJ
uvmHyXsUuKIb5UW8pO7sIwBbSCX8SV9oVYYfWlwZzGrW/WcRS1PBNds11FoUU9knAwlEUpBlDaqF
iIse2bK8L+piRykvqICFi8J1UQ+NUYHQRiPpnX25KEjZ/Ix/xMUj3LbG8lXXPQ55jEZUoAvW9REz
bVPdoz/HEVvvyWeKd0LmhDhmgQx34Rxqg9p9w8jxL3vA3WS6UhxuaDtcMorV1bDlc6WYxZfLCMGA
gCxX/s71PMq0Ozd6R17J5hSF7UNBsmGfixV2fkUUBnCmQyjDYAbks1Ny7J3m44h2oDpzDF3Q9FmA
xeZz4NszYS9bKmV4LDClT2Nqymo870T5dgJ7ofljpA5UHspexwOd+CReS6KNcdWDxCxM8oVYeXob
QQbCjqMOtTh3z9fvAsvYVEue1auXpP3qJabj8Uc1zx9AgsC61+O7+sNzDTHXJlJuZDuuAoM2Q9lb
PXzLDC4aPwlgFGRZMcoPFuvQKGW3euB3zMjKbsS+q1NW6eGngiEfC2rjCm1x09zbPlBmJYfCITRz
BcofRSWrm6hS5DQmRQgzg7h+SW6QYRwFWj1wWcShGTkAZAaLnC2ag/VwrbvH1jyIYkxObJRycnP4
RHcsxBWIZYs7EKWNMW12ggvatn7vToZsScXXe+icjlbewk7iEVCzfgBcvFNDnGbClHyIqyJzBjT/
hI79zdxLlvcBThZEgtD+ZzpcggrxDf5HWGv5mQyrrJhblNaOi80aa1qo0WeAOKluTWmfPiyvz5R/
E9gZ/mhnNxiFrZNLdR/k2TyflIAoOuw7cmh7qNEq0ULVTL1zfYjMhwMXFJJ6GpEoYfKcNFj6NONJ
Lg0I2fG+bXIbR1N436e5FXZWPv0BeMQ2+mdvR8CwYoMBRqPKME1PRdT1NTzmkCGFcqRqF5HRt4Jw
paUZJFn80bKaafSmhO96LUkiY6qNHaIblV/h+okpIgFe6fxsvaWnnOeI5cgBbSXaLnHPbnt9A4zJ
JrlRY6ZW9J1t+N7pTEMPQ8OgkpIw/hWXFHOxtBGiw3FL3Jfim/LT/j87YZcXdyCwSLtBJTHISP5q
qJG8lupbLZbpPdSmqsy9hi5dr+/K2YhD6II99sfpxyIU99xmPKD0rbIUnUjMVKg9Vr1BUaFIXXO7
jQpTOSDsLVYJu4mco+2dieE+hPUW7tLroikOeLkaV8Xpaac3Uh4JUYNV5C2n90CfcYCNFB6VNNa9
euthG2zExsWxrkyyAil6hx3Bt0epHzY76JVjlF8Gk887dtmkj00jCaiz7b5w4U3zyuPFwIlW6hGJ
lD8fHRTUtLUurnOET6F6QDL41a1SmiGVLCfHPJOrxe2M7okPjnmBq0qqSq2GBTHDZY8nIQ1qN13N
jhsFeciXONf34XppdJsIOW3JnOzZdS98QeMf5lf+UpY83P274qsGK6fuTs7JUpIxJ1eueBHxi9na
q10D9qUDsybyswWpz6WgTaX2gwdSvs+BwuxWwwlUnM9NOS0dm0IzZORJyGbXAZQR7SdUSWNV4AeN
Z4gm2sMyMtO3GEmJHbn3x3lCBvkr5bDO36U0DI7qC8pPiFSApsZBx8ahQPEzsO+9dLBbvIZqbQAH
VsSce7m8dOBeIea8jsQyMtvhRQPJimjhhDJtBg1EXDtd+fdXm1a3NM8cgp4Ya2HBj5KL84wHYtvd
LScHIBC6FN4H3yoxrkHeKTK6HtyfDsSXyG8SlDaDEjc3liPrX+GFjLEdIeDZFu8L0vhCvmA0EQ7z
o7dSBnR++JSHd4/lBQQo39DLhtKf+NYCY8c6SoyrBnK3nwFGU3S/5l0/9vEh6uRu7oyysc/QDdWm
yCevn2r7co00tQEwA62SIVaug5xXAMlErQoAmGTH6A94P2xIkK8vxqmJeTHQebRF3fhwBfRnZdow
3tgClqwbjUd0jNvmOaOCAXy5bPCvFmgBtrS3l+hxXPFSuAVioy36ymj+kW0xfNJIq0r+ilCuOAcr
Ly9Y2T9QoHbBrP+LjE7qPgKRxEdTHWnZWjgxkXKQhzY9B3eByViB+EGI9nmDOBxP8wXFUM7q/x/u
Jja3A0cnxsoihAtXIJ+HAvAcCFFs0WPoydcEbX8wYnFj+6fwJC5AetM8bsWzBrSRATWnHVFbLBfc
h/21WpSBePW6IKLesnTbFPFB2azlF7RhL+8cvRcrLOF2PKVP9XGLEn66rpY5IuCuHrVdAvj/AUmf
h+DSXFJu7fsvRvk5rR1SprTXv3n3ZOSJZPJIfH2NRXgCquTsAmdHXEG/3tPfCiZJxrrhxELCIWue
jZNzPdQFaDhyP7e6qO1N8Caert8hZpnvbD6BY0cBEaclErRrmOtNb31dMeasXCasLac1c7GPJXs/
477Vi0/aoXjhVSuGhP66YdvS8Rr/Yf7Y8peiLpLO2pzoKt8YeR3OmwvPevbYESUuyxoPHQo39qUD
K8Uwob8RKdIj+xvbNAR52Jf3uC+sTCVB2jUe+LgvnZxABG+Q33VR7idNjkZMJs6D94UESF/BsoIC
QJ2shPNY29Gf1JtQhiblq9rC6VbLHcGsy6CkHwKOEaOdiHzfKdonvCH3hIpGqtmQwwg4CmI1soge
Xu5/Zm3/MPM2dW8LWN7ZaYTG3bbv98s00WmMliNxB8AQG0Mf+2DY5KNyAcZlSsrUGc/6evQiwysq
tPMesHsvT855i5hBtfqdsnmA3eDGlC2EcknVZHIqZhqWK7avujXW8xrpl2EDgMGoMD6n6wlIN3Up
+M5lVS3gtjZe8N83yYntQjSfRIJTriQJXANz5yjoE7DSsQleaUajyoEpS9ojRIKpw5YKrjvipX1N
knB03O3y7PNKmNhZ3KN+lKXtVNUvf5Nmdeuzt87LWejPWJbWutmkQFKN3Q9knm8BAwTmZmpP7P9K
KMPZ2eWpKA7Y/7mcQ6J++N3ENzIa0syO8B1sVla8RNxVfU/Stp8/6jp9SD7VpmWy8Dr8ruJ6lQSy
WZvkDguyGzbYovA2LL9y5Nu4j3aovbeOcuXKjmBQwRG4Oc1f1m7g2IDqoPBPgXwNKXXzo72HJ1Yx
dFjnd4v+ydtRYADHzs/2xYBnZgWPdAIOpYJOtIk7/5Y2zhn4s2aIHDofh2B+UAGjXeFVXl/AlwD5
zDjEawM1v0B73HVyyfg+UOAwSXV1IVLXbt1Mc+D23VQ5yGXSnoGZKY+wo4MLe6D3AgIqIWVxquhG
YO/rUomLiAasqEU+gsMUt51s121QJyZueSiY7HeG8o4YR2UmZcHUr85UoraXedn6+J7Anx9nd2dS
Kjsjemfes6GT+gz/1wX9NvBnoRW9v+EtICGG/BbIC3lUA3PUtRmC2j5QEUiTo/o5yLffHf51Yhvh
+gNmR2feMOO14lfYBrCDkvRS4kgFT8ct5z6LpY/VsHRabamJXW61LDXrIYyVjK27MNO2XlQK6BUl
A4ZKvMeHKFZZ+W6M3x+i1UmeLrSCojgJDLumXzNdzC2yyW1H/+0Ysl0xFjkSn+zOpAPfqp0g6nFI
ubVmjE2GqHrOtxSD4gA0zuUZcScYDh8zHY9dNT61o9P8y6z7hTKNzwOeS7tlS9TOSdK7pR6CYXb4
EmeuRf5Bt7JVUKGvmltcCgRxl6LaH7X+QteEn/q2cabcHfVztEfv+e3CbKGIpNNvlNg2i2icl59i
vceaDElnidkcstOD3eZk0o5/JXb2bH4EESL+FCMTkorufk+qfc7JNBD2JS9r1Ig3PojCT9+FHRM5
5PZlOAElrKDEHm3VRFlu5fMru5THY8ZvZ1PEKguRANQKKHuBTer57i5cyeKpx4wFXTUiCNVOq2am
pLovU7oHJJ796zL1XDicKw2TZiRimklm9BvfMrS4UstQv1JECd91BTBmbDILPhbCi/tR+qY5T+b5
qoH7aG2DUeg6cy2V3Rja01jTQPzCdueTePIaKOwyy8MWXHZbzpNgFFAQMv4HpiQzNMmmXoPyfmLr
xow5yIsENYLiM/2paaYgzzXRv4yzW+H9H/21wsVW9F1mzPt03/5cdr9zlQriYxrmBKiB7VcbHS02
dUsJqkTQVrSNQFEiPKm6NdlIzmqjVXUB2QCfkWxqQeMvoGhqUTW54JqS+sArCWHL4fosY9ebUI3/
6uiHJ09gQbcYCAD/4H/sj5Vl4f0kiCNscCrD3Vu0DwIUv06QQ8y4alYoWJVESsWE4lUhSNLgct8u
/iNKaVaF60wnLYhRFvr9CsWXHAsGAeFTasbA/rkMclR2qOv40ZCegxewtBg8b0f7bBHWjgbuL2PU
BzX4h+ym6Ygq1zE5XY2ZUxkoEJ8uCR0rcaucX0XsckucahnEqrzXoCoIcy4NQUrX1ZP3CPkMnA+c
7immLT5c1J4L1ZbfwraMqMxe84GNwD83i+K8D9JVom6ZxEnw1Vv7SHM/RZnnUQiGBkZMn4h+1s3w
bKYk96Qb7OQUwgNz7+ZGSDxQSr315sBnyCej+wvcH7R3HPxRLij0S9szjbjo7xUpFvpPnqw9ZWcn
H1vTEx+rTHJpcraUNn+xXjJyaqknnvf5DLfPAhyxiew6nmQaIuXwH95mBsnMDmhA3XmfnKDg68HS
2MMTtFvbwS72gkz65kiK0kYrDPnvZRYpn15T60a5etOmrwQf0PaERFrTlO7xg6KTTHKgrrtvvaU5
iu95tNLdFjP+MkcqGNWS5VxmANegmGUA9mk/r+RzhR2DtnO+L0lIZ5iWa9WxdMYVStQXLi+83f4F
C/CIMTXF3x7cdyMBUE83xrpkf2S5Pi8NjqsSPaHH8Z+LhKemjRjIODmMPdL+OKte9jEJl0EILVNx
YFCh+9MJ6VQWlqwV5wj8dgjZuzLIpnC4J1cUNLDtGAR8AvADzyf5JuykUkqvnk4K6ZT/jUpttlO7
03gp+Q8H9vYTT8mJO4Ldc4Y7mY9ssiF8HA104yyv903XSDqbsOa7rXNtC6+oh0auhcK3dDg9Y79X
eoeQccPBriI1C0LqZQir1ClBmVPAKVhkWxMFcdXpEFRbKS95lNOMXPVRMjTUFuYfq/HKPWvcU3az
JgXVRUoudmnJksytHsGVqWgkxrYH6SBF2LtQoNjoLsH1QnVHZ5zTgBZ/mh2v0dlNbEyq9Lw3/cd5
hfz0+IwOadWPeTh5QlsKhxH0PvItdlm3wY3zsRB+NaJVbhPyfw0pl4H3obEKR5UDOq/C/pHXXGkK
ECZ9XwJGYr+xkHC9529lIBVjRrzEMWZNUOLq12ZujGkUhmQB651nW3UqJf50lgRvv0VuiWF1xno/
7NWZ/oOyAkKfR71mzrPbyZzJVSMfGk9aL64CSya7ImU50FilS0aOLjRyrJAQNxHacQWzaG0S2mPG
+/svY/o7cNRwlud+LVtM3QskjJCgF11rn0EkoBfE+fI2WTXdjiiojvItx5q7iKBqhJeg8dfHZagq
wUKkga750iLHkaSVxlUP3322Sn0swmDUFYs638EOxm8v78czAH3/WDX+IklCfXBeB6IwYnzg+HZo
6aO/Y5lq4JPbo8EA1aXQpcF3tGnoTf5cV2LSivQD8MxnaP+JBZ0SQ8pjpi5ZtmkbL5AbqLx8w0b+
ccg2ZPv5tJnevh53Y30fU1pxDey5CZ3qnWYLqs9kKizFgJvpp8QAuTo/+chClGmoRsTUVNUXBUW6
IDLnle1BFs5U76+2iPboWfgtjnGeobVyRYdLG6GaJp8Sf+v44IAOsQlZO9jotACgBxLcnpQCD+/D
OBrXQaHP8WQsXiySCi8vGmbxdrffA2CctLyqF0hLxMYgvCwc1WE81ogMBoFIPWP3w7yw7qVyIL2L
zM6hfbmggaqQBU/x7NcHuN7nH7DHu+SwIwyXdOcwfVvGR2B9ifZ2UrXwxqFB1JwMF5I0289w5qeo
Fo5Xx0rGF1AkKYNERgAhsnlhm2B8c+I2jOuCbUa+JrLN4So3n4je1eR1sS7bsmLWZdITAvFzryMw
YgjZxi032S+COCj44hScufhPWo6S3W3p4kYI09MCMaWX/nZ+sgBV40pxqJ7goUIc5ikwVlHNQ5Lg
YwMiS2A3FtkUDHlvRWUjirI0ZEx7WMcAr9LcZdM/k7ZOWMkk5siWNK9mOvH/XQkg8jUJuH96nx9n
EfeMsAh9Z9Ht9nyrKdKl3HOumnw1GQA0dInjrviKP4tomijGXZZw/Jf+WskUBpnV2mmzvw6bEsOh
0BVBvNA1S6DATRwMLGaCsy/gj6xLIPY9NsOfNOuzSzsX1cRYcP6MtYJ0T3e8mpS+6w+uQuBmfa1j
8xyiRPXL2P4nukZQvpMTXWjVW1WZzuq5IesSWSpt2RW6u5kR72KN5lDM+enGuORjiGGXJKIVTyAF
ml6TEMjSCrP7mpvq8cEmwQXujch/Sp4wnFDzeXqfKTAFDA5d41zmWbD3Uu999NLsqEl1FOoEASrb
VXgq83I7lJ9WKn2UGTF+8M4VUVNWgw3GiucEnyR+m/R+HZZjr3VweKSvnlLNmYhfikFKbdePkU5h
fa/Q8WmqqGSSuH6kBQ44QzLn/ot8o6lspQapoN3AlC1/Z6pN3bmFqwlCyBVUOWak28cyJWT+XPU2
XSkGReNsg41xXlDoXHxKBa8nchyFjT4r72OHZWThmnqxPg+dByhDwYzk8qc+1ZGlkCd+Hx7jNXbh
bp0rjtKdyRb3t4a/WeX29FpeFxKHYzS6K6H0SVEguc5Ah7l2va1RhzKbmYZmuBejAOJG6VhpZQHU
EIh5loK8dYnGZdqWSMo0PYc7jFIo9R9YuX8DWf57ZmTo1VaxME/jRnWbgp4V/fILk85DWuXSgfVW
dyqCmk8ekNAF755mCqfCuk2vnjLnCMBmKIRQoftr6Q6RgSCvXB4qkVt1liE3AH7y0gqv7sqqEcgy
M3XmIM/dQoctg9EFSOCHXhPBKK532juVjEJrlGudlsN4RJteDpOIVzTGkr9x2AKL37CMp/CQqqrf
d7imtBnAtra285IBj/GBhut7pe5KyRjqTLNSplEEzoPj3895tnehlQNfaNCGbw6181zI5sNZlbX7
QmnfQ+MhG2RzIA4dKrxZwTMOc67pp/WxOKNrkwJN0Ocm8l7BtXflERkIKf0Zx57mZZ9leE/IZnhD
w/9/wqNLHK2e8vx/q7Da3XB4j+ubN8T+CRpaduFt2yRqdXdHp9QsP2h8tUm2955414PmX5uycdqR
FwJH26o4aVKwDp3xvC067okGcALjjn9qrHTitw+Cz71guyGq/nwzPu8JTjKNOvh1gZv1xDrRquLS
IpUxKQyxsR5XNMuVcC4/tW83sFrRN91H6kEyLPzDStQUkTZOZIFukXRFnZ+vTHQs0ZBVZ5nxo/U6
J/drg0vamWQVi6cIT1HnRyaBB5dIvFq3iKuFvSPLp9wei38nx5t7wxC9so0g05/Zlg89f636fM4A
KVHu1Llg/29fDTDTv2waWr0oBA6Uxpuq14PT1IvZrUdHZ4QnUR+2wBL+nJ+k+hEJ6wGVyomUuEPM
zy2LTvJEPUsLqA1hp4pVgOFsgoHlI4wBJG3yM+aiQUQBzVtDL8VfABuvuov35unFjlayZr2V6d8C
PKAji43TyIoUSIgUHk1c/l2nfYEvZA+JXmAJdWxVUfkN9Jqi2UpvvIPdBM7Wo9o8AjdR6Vhs/3Pf
r5DjXu6zRYRo884DHx02chAMCDiRnasZSREsWAo0BfnqzO10mIk/+CeDYWXT5EVrn0L5LJ/umxi5
H7Tt1pKzfzvMF0c2DLogAIBiNdDIkmp72mboMoCDO9Gb5aCEigCjC7Mff51JM8w6O9qgFzvAqkyW
zXI3qwDw0jY+tk5Pa2UepZc/otn2w2SJmTEK4tkAzNT0I7QCMUvx1Axt+NCEDw+snMzzMAr9vGkT
RY3bTpv1MmDCeNjG2b1l9sjzkV2/5aUkJzxyu/kP15V1IJSmZlDNjNKjI3Yr7n0UvyeSbUL4ixsg
kbS+1LQF6ERKKhmdV/bu0SEKyjZRP3oUbZN2BjwMJYbKMhRKliQ/dz4oBxGW9fff5eV9L0kv+ROj
YAxwTvLPdJO9HexlupYoabuu4wQS+gGjk4onTUAPGtgSABOqdroya0p2zD4lu6Q2ZEG+AJoIVZtD
TsIbVFaPVMorthZPsKKRpRw8FoiZXac0zsZXTQDI5WD3wggGxycqNx/k1amxOgUs1Z3mjsX5ObCU
bZjL6R5AmOlIqTHztyBBjojs3RnGl2o/IktkzeAFTmV15WONg9dI1OqJ2GiamOql5NP7YVgF7zH3
dgXCtzL18B3XrQceqLpFkZPWAOeLpcoJV9Q8ADdFuiVmt6rQbri0M+hBxWqWVggw47N2o+IuZPyv
ufmvGtGEZjtLMi5+cw4esLmghbRoVgwh09tYQJjiEwud2TqAAiQMEozsvKazrcduaDv5Bl6e4AWr
NbNcFx8cHUPP3+qKhlLwug8//nFsg11QMUNF1HJ1z3DMNGmpAoEkAd9M9Cqby0N8Ya+TAAt2KQ5Q
Iso42uLpIN365G92G0nIsN6jsnSEEUsnED5T9a2uSsHewvIX2blLyRwAb1lOycZRNTnXoxf7fhhD
r9858xW58uBUjYCxGGdniSyOnG1+GWmDabvjMU3cDKVS7ET28gEaotCqiZdFudml8tSjuNIUu3Dl
zMdo9/HVqfbgsnOka9WxjQ16WAlZKX8xWPeH2ORo2VfztYhrNJ7WuRlsqz3KOoc3QmLX+viPSiG/
VktpsuqHmFr8KaRxKAil5sZcbOPxMR+bYvLTNIX9x+XKpjdpQgnVjLsJ3/RdcYNr6aEg8G56sr6D
gPL4L6fuWi0zTUn40rRzhxo71/k97jzwZglClHduqlITofrAHOdAtFFjeSvjhJeEioh66BGM/z+l
2K8ge2702yvSNqgf4lG5zm8LJwm+ZnEwKptHVr5xweSONiLuWAEo7F1nZ+1uPrD5EAIeFYa9FXgJ
tEK9eICNirozpQCDywP5PkvNDD9hUuHiT0chu1R+Mg5gxoix5YPYc80NVV97KFKbzLTzf+EFWLD+
+UHrPloXoSGD+UyFtvQapi1+pRpn05/aHBaZ7NS/vmlShtHNxa6SwVKM+U3GyA4rGhemxjj5kY6r
WzWgJvdrd0NIn7W6tymlhTEbRFBrExK1/hA35cBcM/PAZjNh1FMe0dLRLNitgkc7bHcWFPg6b49Q
XUU17IgShvIYEhOyhBCcaPRac+L1tULQVGwzjuNyTIfEQaKCkbsb1ZIsLaEJk/QJHKWGJHx8JRl/
qzBzpXOIboz2hbdu/GqvkV3nrO9Kcn9PuST5OAuNgF7TypCkja/kiov04npT/5LB+Ndd1S2EEqSX
KTX6WbMLmTOsGucYv+35u/MUjoYhohhSKTZlWMVpP2wlGW1kV9g4o/mU980THw1ZPsj7vfaFmVLM
HI9MHd1TVPlYby5tq0VKozGiVAoVngyiT00uHlxxSMhPv3rwGsd+mAVIvT/us9nSa+RpfdC8LpQT
2Hx8ceRhYhovjTBod3TGC2PpMLEh9vCIIF3Fn5t2C0J2lXwTFg+nnVxNzIcOYja5iuB00ZEFa58N
duD0SuXyUU/T87j/Xv6IDUfVKxJ5BROyFfYXJgH0FQm7UXvxJ07SAirxWDTiEWuKgQmiwzPQKMFg
uX3N+n8jC+2MNR/Y/2ZKUeYNyHLFeYK4eP7uNUyOPXTlPIco5vI2c6DCIGMop4PDLE1Vt5KOyPfz
hhOwCBPuLPiMkwD3PtaQIksjIKSpgZdgHT4BOJcVd27NXzKbfEMER7SE+KPY1lchx7G5Y4UYtP6/
dRA80n2u9CGPNkpwm47/gR3wi8Gpi2RIzOZXwfNkX6ZNv1g3oeN2GR+xFvGMNvOkpU09Oz+cc8Hs
k7f+muB+B+kagE2DQAuyvD58j19h8Lmq80qZ3PcGgY40zIlQmjErpcMRsaQL0KQ4eMWHdNIb55/e
DsLyIM0DZJxbgZUcWWEov76t7cuL76NPNRxcrUmtVIFoOaK/YGXe654AARqC+5HgfW7nF7eAIFrC
2qjA26bAuCFZ05SXyhyuJe8Lbb26XB/De315PfnGDPIjbkzwHMn7NJ2D5eZKazSkvunF7VFr4VT0
SaxpZE/tqDR8CerY4l/1gfpLm6269N08l3nCw0h42k4oF/oPYlIXC8fO/AJgYFjNPiRJGyY9r010
zPpklHF3OGQLaksZYRUzQDbTSteXmw24xzOC/BR6ou6c+C4Dmzi6g6ez0bkaHHv5OfC3wJFbIbob
iWdR2ZY554BhHhjPF8itfdjQ0RZiuk+d/dyY9tQkWRW4R4WbfYJpiWBWqFehIfM9a1jBM+QgrEPd
Y0bFJzubRt2HsrHOunU7eRxycChcxlZWlWsp2u4+7Ag8ZqWMVtFtsm1NVZQS86/wdb87O3yMxwRj
4WLLRGfrqvEZKit1L+Xrv0N68xRYtw1gcCb8bUu5AuPDV68n9cauHfTyq9xYxuhlTi0bizk47Db4
lGiyucdBf4OQzaiRhK6SItRjaoalMgSb1593yKC63K68Cu3ufaqKsdEO69/YSiMHswLxh+pBY0Cn
m1gu/cmC12A1RvVHNcNIX5waTEwRQIgaaWuyM28eXVi9TGIHhMxeXjzFiFNmj5Gh2orCXKxUbpzV
ttzaoVhjvjdnKgn5MXqxi0FhUepMRUBiVVyasMM9+l7+COoGEuenTVjE/zmciUcX8+wgcr8k5o8u
hZZ2
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qQnypT3iR+diBCCNh709qgJ/SZI1hTzol8/3be4kh3F+MloSLBRvLF+6oNd
5dd6cB13L5BrEdDu5mkAx1KfavFqafPcZnTPSfuT3hHr70177oY15DnQcCf5qhgeg42QE0qfM3Rk
0ZSdsaqQ2QGIPvb3YXw0BoNjuDQ1T0g+ubnG7y9esCBNDrdP4AawlbmBrLauVaOfjoGeWXyzZiwS
hYp20/7YELdM12dqCck+WXId14NnrhfBvxZncp/+tYaS4FxeRbrvoq+6bH/1OVEiIMVhLz3u4DAL
ibOgxTaK1IyNimXJTC2bYKcHtgSDpfVdk+LQybNoaJi2b4To1TGPrlIHTkcaYuys9vR2PdkcFd02
GcQW9UAqqPzyRmNHbU8T+bNlJFuJHJRATofsNn5rNBC4TZgV8optT4rFJKPEf8eLmyzYtD2CH6Ce
AXb2Im5thYXAYX1lXTWvRdHIPeMsk2XZkO3395aJ6ijTX+MHXu8B9qHofrpwkvElsb0zju56jKjL
sQfZ3Q728PWPUK0bz2hcxUPF13Tc/t/JKW4eEssam5hWX4uprcaTuVvAsNShS88s0EJAWZa5CWp5
SSgfEnfjMFSwil8eRvsntEGDVMv65efjm8ksxF+/46Fh9T4sFGvhl36THRP+j4QY8htqzfcqXfjx
uGap+9gYuKfkoMezKl//60Qi+u8gh7jGXKDG/3c1JwaV5ocMJ8qRNzA3uymbclbUlDdzePPiG0e0
KNTlytUuTrJv/8q8HfIxnKz1h75J/hQxFVOZQhebV/Yz/drbJYdfE5tJZyjelJtpz95cwR8ehFcy
btqtlfMtZjvzC04+s/nWO22lHdR4bIDIaUkqSrycLesIu5GmZ45Vce/21eN1PbMQ1/4WJ6VOrmuE
R+ib4UjvfDIYC7emD946ezyaDT1HGvO+lmEnNHnV85aA+7PNiHb58jsTTDjlJ0uoGHIDrH8q0ISN
X+3McnbSQFmdUc6uDBghklUuIDMN5MjUTTfSrCBQdBuuyFfg1M1b2RCnGnvkW5c1BWxSWdZXZZYe
DYxI9Do9OIzEFkWJPlNfX6eOd7HrP+NukXRqjyDZhUHhNJifnI/8mdZ7FdTzpEhF9KXDiC5Liog2
Ns1PLyCaJdZLo6U8P9BVuaimJhtodsqTxIy4E/97BzouIVnAlZcX5Y0ItXv9vVk91y8FLt/te/T0
Bh4jb5+ma4RdoLY33cbb4SncRSBNA/mDAQ71klB66EfGStXgM6vaheWXtUWBTXvw2wR+yWgnwDAU
qiJZxPPk2XcAAVsn8oNm6mS2ktV5/b9kuY+FjgCB7f+I6yGvyySUVZwi9yNMmWeKC2KfWg4/m29M
KYW7p+kkBQM50XkHMAS0xzny+s8bReEbkuugnD7g4pmZKjew0FJgM8y0zN5n/b2QeCiEAbCJbIho
ej8H0Y6Np/cRrDaAWt+SD6dzLbIPdOmYVnDBhryK3STi38YQ1+nTRi/fRdvtYvPC9idreyfegc1o
iw5m6COktZTHKyEU0HSqg7yubsMf3gpb1FmI+P90+BVty6HNb/h3spkTOoH2vVeHzIIh4uwucPUP
4YXTXlGxUJdRE2PDkjH3ZWteut8ruCihXEjpfrJYcFSjS0++UXccKDs0+27qCzTv9XZS29p5Jto1
7xxqZ9rBk0v6RsYbXN1dY5hZu07T0ioUIeocC/9KAhU9brgJamCqrSjaFHhCT9sX4iF1Lcs0/Ser
JLbrWqp0+grt+GucuD9hH2iGtVHgf+tt6nELVcAc8rc9Nw+LhBrWkl724z2ZgReiuEwxVQsVEC7N
eM7n0+Vf/Hrlr3B87DQ3wEX2YNvTvmQs1aD+VpwSBLGVqH5p0gFofKGX4ienRotRCuxgMDGTvZpA
AcM6SpSNmTZfrvk8Hb8hDGGqZtjjeiX3JSGUgtqyxs7IQAbqo9bwjRFU+M0vo3eecsyd5otY/x0r
35RStgtHT+d0fKGbZaeRbueZa72miF4zFaLxPiC558d4BqNire8fY9H2dxa2CGGrKl5IAd8qcCR4
ociIyVw4cmQ55mgfSmQ1hL8Ae9HfS2nyBZeonUocf9m+Ul6qs+I+c6YM++E0JQC3zYQB8oCSjLi5
kp1mSxNteigyEfpKuzJkLfNyRaLNL+JYuzlmrZ7nPzDaVidKlXvlQWhFv2AuvHjqCpKKP1oUnJwT
zNZW0ItZju/zUqyGBCfxmeqv8nURaQy/vaEIqNh3xemZ64UpG2Wr4qiyHhsFTUgDXD82UP9IUCHT
f1wjdrlaxWsE+MxCkO+lySGOcKEEEIoVdNOTlCyej0TkZGl237f77pphIW49MM2mGevT9M9SIx/o
nDLBz68ND6xBUDXg74odhgSKyiyQ+WC6Aa982o4VUONpO/w4Xu0s1cHYdi5erPMHJT51BXraR/sx
aQMzqcgblfLmhQBza2JCUyOo2DFu9sLRZqLVTF1XNO+4oLuQBje+O047Kh1sDh+F6QvT3+BBLSzN
1xLziZrPlfD2GFlh6jH3ANGuv2siqyfEophxcE0N0HCbW3UrLsFZgU43JR+cHUu6nWTWB6LdnZki
FUPR1rcKFIb5zTmLVNgG3ASzOqcarJNUqO9NIRyYSrPMQdK33bLHLMGTQglEyC7xoiXPOzxTwOmN
lwEyl3gENXmk5bbz2t84bbY1CB5ElyVEewZNKdMFKxgFJkgBB/hp4HlH61ys0rbT6RF93EJm1Ipu
mMbXP2cZEtz6fTlvN+JA3CXi/w5KzMEjqgGrYI/VwHUs4o6jNycyC802VA3FS/lQkLiKrBwBct0F
+ti8xdEzeb3U3mxAtdBwGl357v3L4qBm4ceNrcQ/YNoLdFsOkF4ynU2EWdzBUhKjk47M5tzDkPti
ynaDbZmuHp+VgDk+aGFu66qd/G9tNQg2HOrA5HwBElMdLkczn0s4FBSLMtJQJS55SItiUuYGYWKC
p0TXwn/HN6y5h85E/VQ9Gio1hpVHdHJB9JXH3BK24Eouj3CzPF+mudaQaezwb5RYAu0r5z+V6xP/
IENShoQWWaCX6M5Asoo0ncFhbwkvs0303hBK7hXmBlPcTg3AtyChPYMnfZq3b/yrzds+kuAHZFWv
GbjPDSqouos30SuCYkxfgRPX5QnrNSTr3Xt8bsnaqdhW4c5pPlxkOGCbjFhB7paS8anpEYQWdgx0
zcyCbCdWjxLmHihieJLb/fY8UjTqZzXw/nnzyJxRzuWkfV7/SPv/6rPvXPa6T1EiIoAUPAuDVGwJ
y7MlnpcIQMeqfJQBhu6LZvIg5H/K5G5ZYZ5qXM/sNS3/bWeCavwRjHk74Xc7VuDZ/apRJXEhLzGS
Fq5SMWdkakjhZKdrfqaLl2h2MDCg3FTBtzkSOFhx86TiAA28T8Xrt9twBlor2Dpzx7J6LdBSJgUl
0yl+lTy+7AmthSr3+CybCLaae9a5XynWx0hZzjXQ2vToI0hEw0bJwOSMfg9kaJYms1xw/DDFrEQV
GqihO43OWGtBOP+1txmBk6GtrozynNMy2M3v1DzM+D2cHnozW2MaGPHsYT462yrEMsb+okpM4XWW
HlVZbLaUL6dp58r88hID9ST59jrhk4VMTKHfsKI9fnqnjCCICctnh7DqQFkv+qG73vU+vD+VKiQb
J+X3MlHAVoYbbS5OtAukyAcRoJSTPwOYdgbw+HmlurEpKR5o3vOGhk5J2aI4GDsCf27fp3YaPkWw
YzDRGZkA7o7D71uphqtrycgIySguvKW81G+wzzKAMzjMjaOrmu15yACNsiDhTb1auvFJtPHWWxPf
oGEOVI6i+SEbBgBi7JnpHZOtPJmBXFsc7bnTjkiSzlHSvu4MB3kJ1pf0QBCobEVuOhjk4a5Pj/3H
bSFh0cB8zo94Lf2b59KHDKN/3MRRMOsvy3W/hEYB/vBYjz5bU6iT/SpjUH/AZe5KuTgaX6TqC68r
TxvSe6f8rF+6y95XPAok6AmZsBML/7lxNigN7xBcJwW052hV2/wu06VX4z3HYn77rfoKd8XbccTM
hRTj2HAVj6dIPDVE0oadtf2eZMo+zt+oXieLtScK2GZ/qZ74h5MQ7WF+sJdsQ7Bnvz0Ic3T7YN3u
NGoeLZMQkiqLkg2FrPQaULw/NETe2iCr6Xvlj8A9Fmaer43DEXnOWeyUSdjDyBDKGjn7d+cBkFlg
y3mk+m43f3aykVlSTT2S8NWeKttb7Qdn6gMhCk5h0yy5Z3vUEvdoJR9x9PtHrGdT/UmaBSthBPzE
fioYbOgZVT0/PIvAUvGzC5E4C3TjQto5BKWlmX3x28q8o5i7uLM4N52j5taaGHe5BVmBaLEIQdQl
h0lFvmAomvkmpfAF6ujSlN9llhxmuvCSTLkahn1ia2VxAi6ztAfjJRSbp5W74utc4/FXEA9hYILh
hT2szcaV7VmRMqacEdO7ongjeXh6g0Uo75oI/rt7D7odMc0BKk4FD/KRdHo16scOV7lgs7N1R5Pr
X5FvEgJyH4fPSS7rMiLyiBpDVDVLTQaMdOgkxP/9GefFHx2IS9fiQKS3Hn2ZsLugeU/T3sdl5GgK
3K/eL3Gvq8j7GHfuG+wcRw9UpZJ7GHUMoebssoWqpyl4ruJMrKnlQst9WnbUrgnwoJH8y3vS13VZ
L4qE0CwEEgi6GGMeh97Z0STlOVVQhcf9oVdWHnWTZAPY2G1SpB8DJxc8BG6YcfMU1mbDuEtunjDZ
e77rBLHQ0XCHHCma6SedxucMsD40+z1P6RCgSKp+a5wXD++Hlam/T/eFikAkjni1kAmGqrir9xVF
xgHiK9xv1X9o6FW5Xj/5N8Xh1XcJXnKY2Y78EqC9tgCEmqKhivMkxAMNQ5ijIhj0BXmTh27zT1LG
i0N/+Y6mSgzc9aTRjxpsRMl7GmvwagD30BFn2+PXwQ2N9F/G+Sh9uJocdygModAcPGYzmSKtl74r
D4TVNZ4IGVj/cyHek2uhhutDHMyhrGw8dXOXVg8urfJEUlGUkeGloNcdEWA/IMVRkCXgYcuBY9G+
i2Z0er3hh30bcq0TYqF+bZaorbeRNR5yFc6tmGqJWcwi7lR9hgLmWNGYVzUPVvDV64vl0ADxaQHW
o9J/ImksOpnaQ8SBOTzAvB22UC4RX7p5OPm0wGyvDU2WoDHEUmll9d7Bb2McJlEVgcA156G3YtYC
gByH74z2lps/Tjol4IjTcN8qyc6tr8vPYdBdkxGbgzvD4sa5dfjXoNzj+sMkkUaZqoWFcgqXQpbo
XJReC4QXMSBVQz+z5LShu1RuFnJSMpGxzYHEBlwErvwbxxYUlz/9vmivkPEV2UG2ER9vqpnPxtbz
DVVocbMkQgsU5bz4dk+sexvQzbjAi2U5eTmW2rqpTT29iZ7AzNhgrPhS3dIZHD0oo57nuGyjTv3C
m8CxlOCwrzvwGAEPWKMPufoawNN+bT6wjQRIjczxE3O08WDrSEGaGrlwzsDdRHVw40cKO3cehTPU
Y3/J3ZaT7knm6eLGRfwXQZNSHWbNXVHwy1tvJhXTD97MocXWL+f0O0CzRfnIQtI7tEXZurd1EmHr
qW9gzrJHpBvbK7WNwZJOxxnokA1gxxHO70WPpJYRTRvFvkAS45ct3OhMkPlCy9sKUzzRPsVt+PSw
/8SQD73vk0sm9GclXgcdOJ/JtAvb3hyqpJbzND86GNclJ3Mp0uPFlZNWB6aIQemctLhI0o1VpQIt
gW754CZgBq7jXZNmrVSk+K98ScFcQUt9sFcC91vqZjboYKnsxDYM3wXGWnCQgTPCNZAMg6+Y31YO
VxAGY8gV9SM2axWp0XT61fv5u4Zmz2vLclIYOecpccCULrf9xFZI+cRMayZpm/37aeuKLsggxGyn
r9/aae55+wrMBOKU9uW9lVVQKIKitJrWpRnMRxg7+4J/RibQimBfZSRzSDLMNbbyY3FHi24KCvxd
N2g1a21vqxQ68/Mnu95ClA5Orv7ynVjOFEIhIOzBehjjOtSTrL2b5/A+jwFMIzilfS+PxYgccjJi
VO9OmSktT9quTKHND+9q5ABCCQnxgmszFFlW8xDpMuJgFSTGrOVc5GT/IhhmGre7W0hETaIdLGsK
xiWi7BH7+M8M8RdcZud3j+D7vgq2MjhtRtb7TW6Udf2Fpiu/JmGDXeqb25NL0kSCKNDtn+UssKKu
Cj1WgK8du1ksl8RD+RGrn65mKOboZtEYnyIFc5DWayBjqdHjDVW4ckfR0vqhSIYswdw15AKJGSJH
6UXiHh7EfN9KraI1g5TpFrBa6QwsrIr+yT/fjLeO5KbRm0H728wM5jfIIC3peUaXwfefamX94C2D
nJr+RiYXysSYiMZA4lwxKaI/WihTaIrnCerNyctMv0NmMkkU8erZ0Ah3roU3b7Zk7RvxoCoC9Mk+
Fd+6O5IjxJ+PeZ1K+K3nMl8lQfzCMDymZFrAXTybh+NLAeTnaQbj6iStlcC2l0U1bnrF9GVS34XF
4w0kkbqok16aL7TYGud0ZFTgLbMeCMxPyfVRn8VqX9hMxqqd7AtyvKncEDT8HSEjWu1ditRYsdm6
AgUcPDi4FKrk7nhbPmd+IU602sCUKiVhlFBQDjIKPFTnhlyPq/ocm8FPtszl5mPqehuTqCYfD4mR
MUpHBXaPf081ssNqeRCWUiUJ8hkOkBlhmBEH8QDMopn3tyidCUwHpD2WkYNx9DQTMwBbCEDBHItV
q5ek7ADab2SVxsz3DNOZu9UXPBJ2afx9y+bJF8bIkGVs7fqCxUW+wDI10SPeEj7HxAxivNdWDC3B
NeKiSFGBRUCMWjHjg97Nlfl7jOllgsztSk0W2hhIimI8mbT1X1Tegk4lMi1g0HPhhMWGI0/eqiIo
PerIzm/xhql/4J2Tep5DKK147oR1QO1r9wjwp3ytbTW20bG9eFV5FZZ8eGh9uMQmMnr7X+wuiNxv
BAcMzga4FmnDmz+rBh2i03qwvHfyCp96l76bEo5qC1UVEAktwj9SEyPeAwli9bP7aUpegkCj40GT
P2QqR0h+syiTElFj8X68nQh438E+buFtsyT+e2if6nb5vQ5AyC3ZTxbOcTQkSK2yqlukXJ6mBk69
60lSlu81Z/SDL54mLg5NXVYgA14RiaEm7QmDOU2Q0bFgOEGriZVOM9edQXUrpqgKf50BkFeWj1SP
+hDGm9ri4sSTlxncWI+48ToNl7pQrVGOFeVkkjJ4k9I7rJKpUl6LUy4jmXrJjHjSkMoSbfetg5DZ
R8gXX53f9NwZA4wwiePjB9oh4khxebQFIKdSB8d1weIMNJDl3d+eFsxZR0NQU+L1QYedV2S1tRjf
Zjxi/W1s+WuM1FpTgEmXhjWL2OwqUnilCGurnm5zrxkMKp3q3kGCU8W1MIqLFnxuuukRymbzpMrL
iRntsUs0gvGPeAxL0eCB4HnegDms8SVbkMPYzDVKTyMWzncwPa7WIA8J9on3xIoyq1vZJQgI6a1c
hzwqzp4AsOEzkaTPozV37hkLUM7VYtHMWp4cs/1kVUn45fAjfHenjCCPdfyrxycxFtyHbl0j8JAt
UFtCotv1f8kaXkQGTsEbH0OD205gmpteYCnumkQVqsaK7YBHqbyTbl9YdaNOkNVM8PqPQPVHTjZB
GAzTdrsVFDaL7VhUC84978TkhT4k2AGuE86hPlX3EuVkakCqeAkzGrcWKKJB5nDTHX5wvLLC74Xl
/uQXV73IsQpUYn82VDrgdAypafzyLKoStPZfxQ1HXJyZ9pF4EpYLC3eS2XCWU2S/bovLrCnhv0P2
Rm0DgrPgzvl+9OKqK59iNn3VxP1AhWLhTknHPo4rdeoBQRZ19RQkAQ2vACEhkC4bdANZtSu09+9y
eHyCz1sDmhjcYCFdVWG90DoD5gHkm9GnxGiEn0XsQ5ArJNtN7zOdA4M0IJSPxRkOIFg+eC1Ouu1x
vmoniRmQzhJyNQLfRjW2Gs+RbG3QMMHSdF9Ziu5IVFtfxrpAkzkzslanL/5n8lt/4dHvei4Y5iL+
nPeK9Nhly6dLXyyKLzYSXtYMgDC4xt1IpvVts6k9cOfBXCHjL0bCeof2lyGw7yQfkYoqUqPev93F
HuufA4J64Lo8wbWsmp+vI7VRGMa7Qvz4eXCZjZ+ZTOLCbnozrh9yLtlik6jceGOX3ETSO3jILsYV
n0amE+fxcAHZvElGAzeJfh9PJeSU5bDd9YdbVBpokNCbJ7koJFpNFQxcwZPIlJdoRNJHa/BwAnmE
ByaWRB2tGbq8RnApl5hvWwGZZYzGQ0r/vBCSNjnLOL6PZOCLstxr3qNfma/ny2Rbk0fLUpZBilO2
dtWpNBOM/Qf79GcJ5PqLzHt1dMBNvht4H5lLribX7NCryBoNijScT+Epj35k348hV2oWAiV8i8ws
fiEbCdRR48ULwPFI4HTUgCSqgcph5b7nn1665fomWmxhk65EIWVaR85swhiDkyzyQigGXEjq93TH
gJ6Piql1rxN1XZgO3Cz4OxdITWRhapX2uRKGzwyyQyWS4JakMJs+zGosJ88DlIFJkOnfCxULcQNS
zoToKEQOK2EZaQ8iph+oY5BRi4z0r5x71uPrgX4FgftrKi9MqKkzhvtLV2jCcasbSb2MYvsu76Mw
OHgaQSMy89g4nPOZzn0dPm9aFY1pAS/iq1x1+IIuEbP7f27+G9TqKUH3Fbd0BwHq40ctJOahEVbd
THOM08Urq7W9Yo7XsjUxa9ZOKZWA43x6OMv8oNYqIktHVmRop04dgOWlJWn+QhXUcbWDDgi2y06r
mE2eQoPl1O1PMJybcKYQtRscMvBCfpE2HA5/fF3hAVyOxXPq2VBv3VCx+eeLGtr1WRmff5Q+8AZB
G9bN31JUcEV0gzkGGijVyhgkRkkK3hYgPnShXhGpcdIZZof3CgEF5Z7QLMHpMsneh+FQSmzdwoSh
KD1A+MQKXI0mGMREi8YRua6GpRCVQQPi7+7Jw/96dIJCuEB28/k0cs+Bc23IBqGA+3j2nMYxgsUS
U8l308HWwt53sFjS7xK9akbxwMkwZIKmq5Cfm9eeS05KPvhZXRfhTj3bMhrramgj4kU+7QkeGhsC
Gu2/v3yBZxhm/N8wCqxWtbiN2d1Be3wyhe7EUTbhVUlqLJmOE05f/+5atWfibhajzjlrWct7DwQK
jh3RcOjg5/+TFVN42Vx2xQo74Rn53R9+9RJK+KtWtu98E48ZRNqyCYYGKp9Kx5BGX272yD8XB0fY
vsBW1Qy/L6Pqcnlcp+ZIjPJA9mjr7s/rKgvrZLYBjhGU5auO/tA2lcFseTvz2AlFP80DAOIAFekt
xs9ZYopa6umITrGueMPX0Jh3jdNfiLPSha5Jsr/FMt8bjfTJ/V3cGwKw4y1QdmqO1j/OIBkQuTNn
GmXoTWw9trgdyAsK5Omkh9F7PGJxUZG+ATj2d8y50E5YmfkqdgrWiuUSphK+05VmaXEw2U3QP1MM
0osmVCVFW9PKwmL2b2pRGK+PJuLEUFzEXMEarz1XuacaCp+2FV3xXIFOF4XdkIdq6bikosgRxOV7
x9c33HJUCDxeCd5FnftU49jvDseGene2vVI5NbAIm/1Q2A/Z22H3IKqHSNqY6nsPEceQKRyG+W6N
cFS4cmUasQzZV8YijLVlEq9TFmc92NCBq5NfGeKXhV8sElM6nNEzAw9u62Q23TF2WbuzmoeTOsJZ
NiKtPW7QKWvQDCEu6H+WULGuUIFblipedpkutlaPwQLRMwdEXJzfrInh24qGg42zj0s0zH3hphS5
60mh+cf0EdbWWESti4pdXjutWPgSzsSqZKeypxC9S+JPnV3bdPK1vt9qNEAvpthSyYiFLKgGPfOD
oIVoR1Cno8Ip2+BqE9tN41ue7g8djjkrKgefOa49R9Srh66FH5PXzngRE+jMEDHy8C1YMXOIfVaO
vfZIy3/Pj+2onEIUlfxHYd3uTtCZaISoStOoyE1l+wxwzH8UNObpr6bMPj6UxOqZBTZ6pq2xGkXH
owMeQc3ck/Ao+9ZaLERkk9Un7HXKnEVqk/jKakC2vfRIKYIGF4gHqEr2s3PH6ivmzu2isOTZfXsk
GoyfsyjH89Am7KDWAqUC5w5cwIs705IWJU7oSMUOf9TR30Aa+bP66VB5BdmPXrsCB4IZLLZCIz7W
4L4wgLp8CIq2r4M7n5w8cnxT8/ROOBnRtAW784HSY9mvxVmZLlWIRkktiUfl5tuI/6aoW72/fPah
QFToKZ38SEzLC9RqfcprlIhBb7Jf7iQQrMz4P4x1bcnPssSfA80drIHiBVvBZiWcddfskcFg0uXg
bp3auliUNkMQf1rnCfPqL837wm74hYTPhROaqUwdLh63wtRv5GvrQlBnnOozLpG7iMN/A8F4dnhi
UpTiabAhoARrpR4Hd9fP56f69Iaf6pVl+oW3Spsw/G8Q+Gx4bgPMegwNdsbmdYhaxMdGyLgzawdv
MXPmimajRCGO64zKp63h8Ae92uKWN37mSGSIulwwVOKdm4pkOHwEyFr52xelh9Xy4lIJKZ2Naopp
5ZmHG4dO0BUjRm6fnzeCnirF/n4t79JsOBTnQJwMUvA+O/bAew79H33PHVVvpAWGw4q9+NHyzxxN
7SxjNQ3o2TWZNQUAcCbMSyGfMu1QcaX8dkt4dxdRcfmSotMVe5laju9ux1iUTymUBdqLDXBPGQYw
W4hr825dQLSaVeJrDvFcpUjx9/gHrqiASwXuIpQgzVj9OswaQU6ODX/f//9IrUvPYpdb+mN2JqiS
gMcNtBblWbgoCXM37SC63m6pBdvqaY1mfI5h22/0Mk1coIr9mAJXRsQCi9Dk2Z3s4TbMb9DOwmh3
DjGQeApjx9Xd0CI3HyH356KhUs+8QQZAZNcrDPBbmsR9/G9GOga4hEC6kRNuc+XyzQqe+VapZ2jN
3hSwTZUHyXI/Ywi5NyFqu4VHYLWCPEqFyn+2hC20UMbc73Yc1OTwRlz3ZMKI/RN21QANZ+C6jQh+
ZjApxNcWR9sX8HkIau/J0yN2z/zAw9iNU17MVRj4np//MIF6pCQat6gnmh9zK1ykZ2VYNNW1nbrA
ArwnIpdncg83rwLwR3pc92jNIY/bsc3Bb4I5w+zKBF4O4L0jZTwFk5clTZNrZaI/MghNZ3ekbft4
dUf8HyyM/igaub+s6yFOVFwZy8n37W0CAoBfePc4hmy0Z8edtOx9Qy3bx47YZotulAc0OB+NVYkn
W5A8vhywSYkwOd/HZQI0J/hZ0Vh/lR3Q26JNErNf+LAfM4fBILyQdVj81Cr+wtB1MU2cQ/GBPzVY
in9Mks86aXU4bvmFY0VEx8hLiS3v8pRr2mqchhr382620S+JRDNs9mYX2K8lPBXK6/QwRiCjCdwE
3OFCFxDRjvQfP2yyUqBNnVsmpjGPeJXZUsOVahNuO73tT4liX54Yu5mCC9Kce8cTm0R/mYbKnmdZ
nma6HkLt3WsS3pyHqu2fwaLfzblMAejCB0hMVURyc6HFlqjmoSeVP16dcR4KIBrgg3yvQtpu54XU
UGjHLQjt5mwbebJ+JdNfbwH2kIz8PKtRlEdf9k6b54LaOP6glWxX/Ta4xE6lZ2tYp5qB9myFWOlG
w7gAStN0irkTmVX6/+4LsCXY1c3bUz9gYJttRsLWbvx3zzBuoMtv98O2YOLpuereL6hbCIx+MSOE
rhyw1IXVsJ37jMyqYqF8vWn8YbDZ1Fv824Ts0gk1u4LS8p2dnaXqVVAM7lUKtePFAIvz0EHGi/JV
J/kyjzbrgtyykFK0qHfyHaABzaZtzqsCwk+VKvED5Cp3TOrNhX+hPUyz3cDFfU7FRgA/C7PEz8Ks
4holvSFT897fZxuXQ5avgiCL2UO0n7CtBhkUmWo6CNv3qAB68lbwPdyOGuX/CCJxS6ogRVYB99Zd
oI/Q6alFT0Vq4uko/OwJIZBhCDsSt5+1NFyk6iwh0/N6CPWslaQVxxeSMSdq2OtdYUhtu5D20JYv
rJuwnjJBtT36DFXdS9v3SLGAqoS+zb8yRwz28lH9XXARtt9DdAaXTgVkUbSnCFuZQV5I5MFOaCUJ
zjX1BsAAYElPeFsNHY3c75bideW+paqXibGqIFCR8A4P9wW7IVECWE0ImGOTYVuteaeZQIjgPNvK
AVICLDyDw5yo5MIxuFFO1EtsbT7GgD7G9OLEG25IaObq6xP879UBaGS0XkcbZbftpSjsVDFtgH4e
69GWfdKvLbQW9m7r61cNd6njITUUdb10F1kK4SoR/8ebotKMP6b1L3qNG9I/wADkM5tpcFMhm/6E
JdF+bZR6QD0AC6AGBCL+Ogz1DOvUKXZmf3NpqTIt0/SOc77KX5YQgtOu56Zl/QlDnZ7m1Y9lw85w
4dA/e6j9KGaJKOLnBv7TZZOvvjKMucZJSWDrSGp0jFqOx03NG4ZV9x3wzJeqOGYRvpCRz0NYznm+
Vj5FxExLvOcc8WmDoEX2H/4QTcgNOqCzuGBzCFBrAcUyzjsSca7ITyjIQzagLI54sNeus3KRCjJz
nSze5ZtjbP4i54ChvdRTtMYp54Fm4DwqSBMcwvbEjbKGujFY4gXZgxEbHtcjrHaKf9QVmdihY/e6
gdZINQuwRl+FCmV/BSbAjvCIiYZZG4Z4hiN29sbgkDf7L0ufjlQ5pOTj5ui29EAtVFINff6J+YuF
aMWllr7PwdyFjYrJUWEfYRgFoz/7ODtmk9l9sfHJXIhjJ6q6hTtWw4ie7zfjIzNOKS1jXCEJHv5R
JOU3tTMQwAvpys+1RDm26oUtkz2TTMrYmoa/C0oyqfUChIdLBjo8jjrZC2GBX0dE+xp8IQ1SvULr
OH40B5vtkB0mpvnKEypSy6dCAkiR3WnLEHEmaXZZSGVlpdHGAN5SgZu3RH2qYgW3MMKYGf1xSAnC
8/lOE3aL/NVEeY7hxiEOiEmIS9IL3V4Rn8b/jAHFFVRwM7bx17M2vmuT3JMmc0+R00aPwRl9mkg+
1hEFSX8x/YXQVzjdFaMb+FAXxG1+phaNdHo4gnSXL2B4XLkbHg4rlhzbXBrMdC7eGdxwmupcx3JY
0IxWgqngVTHuBR8yXqtyNxb2uoFaEsqL8uNg6nZLRplhruJESM1xXEzG2MYxOHjhxKtAXTJMK9LU
nss8liWJvIu5GY04AlKJ5xQirMPkvKAaKFfeMVZXaEn/EgdZw2K1Y3PkVVFH4JPwAwekxEVekek1
JKh0vYsFdo6H16uGnSMVQO4fjn4mZR/5BeKxB0XZFrDKi+/b3ehcsIdBxUCwgo/e0GiwKEtmWQzF
XNBzI/J9RsRN5hiK9bI81umbzOvgr+ZtZOUbE2AsAaBjtExWBcUQOd82UeFZe5a8wDoRGB3G5N3s
r2y3w+E+XXR0wpSv4LeVKo21iRYuBsBby5S2cYlI7G3+8dnZV4bwsv7iYKy0eWaTIFITG1eD/zZp
rfakC2bXSSlaEPaydPiTskLkNbcRQgRcvrAfs0mz+vCwus87jjD9gIjjVw9wv+XGom+EVNvlKIUR
EE8Ec78dbt6/uDTgpKilEBs35DAmC+LDuDT5p3uOJiDWfnRrFJxDsqk9if6pVWtEft9Nrt1bGIbN
jSl9AmbvR3Q1L/sNyJdQHHKthmriFSS3hvQXA18sigMAz0MAVxII5q533L7pI0tEqgZhyHDgmlif
83iVm0Mq4ECvPuJTI4L7iGh+bTvpSXC/nYSV20sTuLWgncJXB5rRXiOLPM5qzdDjxJgJALFbxG4G
3Wo9IxQNuKnX+JoFjPd+7qD7C+zIiHnhkWVAmp7Ywbb1/Q/dFhqwUNith6KAGXKMuUPg3l9RZdDA
+URpReo3jjxnsIgychSE11mupq3IPgyTEeXr9jfh7Kts3fSawj6pXBmcsH29NLBJ7TqYz8uLeb3I
X8Paoqi6PHIHFRnrVaU/ZeAscUYzRLI0YHDMxYcVnBxXuGeA8klh4EVwS5a0w2aADAiAobP74G57
wY76C2B6/GyZytH+wjPi3hby+k30x5sAYC67P2oRA8OqrQNifGQLJtwuDMkf2hELXK5YUHJUZExD
DWqh8j/7L4na7gJeXHrDh0+PECLRQVUWWo5EUvb4kbDZtWKJWksVIoDwAqYPt7LtMoXXoqwtYS7e
NMmtcuDCyTzu5V2G5SrY5t87uQOpPDDMtka3qkA6E6TisnqtsS4xBcKtsF7a/obtQ3hEhRNbfTBV
KPvGob3aYbeLXBY/8FwW+Is1TAb3sL6XIq6AoMyQvDgWMOX200EZL2tY+E4FctOdcjhbdoKILfNw
21ZrVHC5NVe+5zGh8zLkvricT4IbND/cbAUGToeAANxP++C6VilASaafP7C+C0/AiiW9URnJRyoa
1PybwLFJ/YMqr9I52X3+mEUUhts1R4ZHlovEpl+YpDarhbMTxN8WrnQ8UAlFOj5w48+XBILg3+b8
RVNTFBCOgW/lTS0ymqTitSdlXOzjY8ob3MU9XHSHywLVqzwsWFl7On42lRpupajsrFRRjK2qmePQ
IJvtP4Cw6TglPzuW0MsVwauPdCO8lWZJz1Q8n47Om4pxxE4nDHCSPFyDi+nHQ2HjuxaBK1jEGM3g
K3eG+QM1AYsF+njmLOa3ZXp+/FRN1NsEHlzmZ8m7k9wlPWoTTXgOEFP8gJ8XVLazJb2UFoIf5Ho7
zlOzl3+a8YyVn9bt4cRf8/DwVduwJiRp5xiGWYyDwysntv8eZEIhMksjVGGfXuTcoHOfLLrWoIPk
EyM76EW2/HUQwLhWfI4ibbJ3dD+QYP+BI5i0U0SCDoyYPGpSQot3RVghJFFrK4GkiBZlQnEemli3
E26Gv7lcYnWlvy7Qo4MmZt2CcPyVVaaXz2ydgOCGIlOmhzz2sXIJkvXELthBYfmwVr6lW/Yb06PU
ufAMAFHS9UM+I2AuOW78LnJ0s+aNJ5ng7u1XuKb+izhcv32tc3+GJZ7GaJLPRWGNI5ar6ao2U8m/
f88CImvxbgl0D3QovPP+2xD0tc+g2pBy14IKBQxuLEYiXgeCMI6catTwFBOlVqD++JlJfn/G2FlZ
/CKvgqn8p4tLJ4D1bMEtYzmlRJ9V9nPjDyZSGCE66uD+p58VSKOlbnN57rCHsfQB9a6i6G54NtTR
Iekjb5DiFWyNHKbp+0+sVdsfXT1VxXk0KNG+PQ8tD5KIaXqIj7t011i+85sv6RWLFzEkxdJrYt6O
LiPlge1iZiNpo4FThxDC+oUSJhSAZ0uxOOlYLzk7lAYSII3Ns32bIzQtLbWIStG2zCTv2uVCHr4E
dT344IWw3mZJEl3U+gyajZbkbQ6n1uHgm+/OkDaosxfyiVeww1eSofGn3duE0yXwKMZuPXXA5/of
wXhOmYvr3k6u9oOnqbAy9vMZqEQUNuD03K6gaN0g9ZZh+DJMpTUevrVRI4lVLSIoAtamRWUbYohg
4BgUSkvxW1wzLiwT/bQf/lyv0tZ6fSq1qWPkjYPbl6XgTO4ozcE6Q6rcSzGJfl2Tw/4SiFtr1tnD
ImBgMNwcKuH3swHWBseifZHqDCdyybLT5ulMYya8Nb81LT1yqRJ0WcPCmhiv5PrPmPfXIWY/N8Ms
CqGULaAAX7pS1Yvp5VzPgWtoOT8ukHek/6kW1rDRSNKlotLaq8VPdnl/1boFa1Ad3s5muvW2GCfP
4Vrlz40WQfBvljJw6BgRbDLnuY+Xgw2dgsFkPOW2Y8D9n5oylwY4zPFzM0d2gAmWIIvlIbHWvNAn
s6mBZY2JvB08U4g28PTtGeu+UQ7Rih/S+rYnWGBkk+LGPds/3o66A/IHqnnr6zTKlMxygRZuHoCt
rmB8i/ENlsrUSfQldQMZjDuo7NvkxdodsOF13yDXiu/QBzVPCgsqWxARbh+K52Z2lC8XAHkWmbP2
YKv2Ny06vMjtsdX8MJnXHGZjO4GRpn1ZhWYzts53I2oMFoaPtBE2FoYkD80cavLnsaFxqeTRoKPg
zqVP2m46xCag9GVIE7B0BMSFKoQXdxFM2QwdVhURtvR6LxTKwsTvFSzPNZVfWgia83388Mym8mMm
v8YVOupHArKRYoUGAyQTgv9fla96g20/e89a2rX5wCre5ig8kG29g9NsmiIGJWBhf0Wr5GXS8/AA
aAU5d9142i1z8zvSnikBGB5BjP4x4qEWL5Srb4Wkh7hCvIb+93OL6UbAvceona4D+k3cclkfG5h1
fv0nd1mo+I6yeJJw0WvWca/vWDi/e19MX55tWblKW17sAZA3UMY5mXmHkVgcF4TIHo65itDeqpVV
fTs5A2EmyoTpx5YwAfZqIaV5e+X6jG03gBNx2txurYGe/aAlILMoY6qIEgxyupIb5Nbk/ap2M+t+
B8KK544iSVCOizMOAuD2HttTnzHhEKEsnjsJAu6ddPNF8rkmHVFLsYKfblRZAPy6Lw9wrXv0oizF
095yf6bcyHlYvzjzbyqaApMUB/kHvpGgoTuG/YxZnzOi+SUNkVpjjNJOalxPQsxaqlQVYpdme46S
3/Y238Uw6UV60iaKRRm+6cTYt2rHXtGlRhndqMkA/shipIygPqTGn5OcwIbqHmtbdZUYF5KRufZG
goY8MnMxq5Rwy+YqwMOfv8uLV7VHvaSW0t3yQqaEhB0HtLAYyQSYhudBc783i+Otre7PNhM4zrY8
TKBbbVua+k6upRYN0FSdkBlKvH44vNvs0l3Cn7LkKEYNeaUDEme+BevxcW2JtPhtT6U0Qkv3Muqk
/ujrOONjnUuQcR3cpHdCCYsrlLvqBFcG4sJyvKGS805bcnCdCFRQGfsRdRD35WBhtnUSD32Aidgr
FZbfzza1OKZUoz4YfHK4i259vgKb8/AzjanWjn1rysxV8GOH7E4aYfEyqXwpx0ojue1eKhABWsiK
pElgpd/K14+Ivxpw7eoia9AOh/a7yiyxV8y3OEDg5nEyxNB3spl8Yfy97H8XWkjHFXygJ1aToo+t
B4RCOgsC4OyKN1zjvOozVb9slAmbeRmRFn3hVxWYZKoda6WdF0AM4eRyQUjumNxNND2v5HxWK0W0
y/WJpgD9yt3/GAAvYOM4aRBQtd+wNLNstJpVyNKpvdNyz/BIsP5WBLStSTVVUcXscXBlSFlGZhhi
v7zzMawXDNqIhI1W7ojYjpejuw1gryvxZmv6ACDbENJLQMf2knKhh7e2ei07E1xQuhnJr3w5vSRP
fS9qLFNenBT50/8/PQh6xtNMtjwg2HonuRfEsV0dWLMTSYO0WPeMO0TZqU05lOyh1/DWNR3tl/wn
yTgY4BEZ0C38TSnFes1D5lmYL4VYElMQTfTAT7gtTVY2X+WtA1TMfXkxYa/Ctz4/Bwg/YYNFtai0
xVgWp3gYTmvwADJE3DvdRuI75XPu5H9Vu6xklMyX0LXyM1IIO4XKIFoWkqufBh2PaR2i/aEtk9GU
cDYPFladJ7qJxbdVevt5yxYBhGbjLEpJNTtNeUb25S3W15KDigpB7iuHCEWS8Ns2F2O5ep5ey5uC
yiz5JAq7/aYkuKsITKzJTbuST2se1HqOZs+r1nuKA03FoeK4B1Ci1SLl2Z0bVDd/5MSH4REKqiGl
dejnlV7u/DdQq3iPlBCkpJwKyvtiNHhycmYfGvtwmcWFBhMmWBjAb20pb5inh3cKs0stLtRMYoIq
CIzu8xrfWubR+rjy7VFMadnTgi1xglg29Z1cVPIBtUk/9vx8UPwnKyPo+MpKknhQy2ZN9xAvD9vg
P3Z+LJoINoqLvq6GMFGfncWKIKOuQ0RVQNo3v823MUZ/7uazUX1TYAHFOVcPlDPvoud6h3UxByFv
6yTz5Y3WmBNIHynwQmirf/ZaXbu95eoQ84pIigRvM6aq2LqLLDfIMpPhFixH6JtNCrqWUviPb/Rg
2kLY8OrfCFtwzdeWof2IsmlFfHsESXGvRCFceBrNzZ3JvI+fyGgQOHxi0JTO/T56k99yPNKpQFN2
5i8XsVbZf0LBclxLB1B5Wjnfif1F8WlP0ZKGwrbZW+GCogzUUoZPGaBFk7aRse+Aa9PIDx4L5cEb
xFU+tJYJITQ2fJ/0TmIblg1EM+fgYuwJT7JLuEzw4pRRYDR9tbCpiByILFcsFMLvcmnM6ACCufFn
QAYUu9sFV2qZk/ENQEiyDVI9JESVn8nnSkTg9/Bwd6s2PYyZ8SEAFMFyNIglM3YtDGUD31ncz55f
psEVE5F9FuwrtYkoKY6rFglw8DXt0LPBdL52Ejmwq0+Au+7sEjj1V8kz5h6Zxu6pYJlDm/bzeI04
rbdZkLMiAoG+WhSLrqfvJ4h3hnFiwdb8IJppqkV/czGGRs4xbv7YQLvnw6mUn8Ki7R9qdawCdimH
IhzuObVz8lphLNX+I8gLgl3gRe734oMIMQJ07hVgCIpcenq1vY5K1kteXuQesY1ARqNNkjQuFZR7
RCumoPqaUd5hTzLIW2GY5mF8oYCSkcsd9O6zMyoBsOu1zRlJofxwAb2aGVz+fYoymje6+TGVU2uz
xsUll0OFO04Kxj+6E3H+AA1QhQ/XR8VBBvEt39yzjjC19f+V4CahOdDXWTs4Z2f2cFsQUn1OTLe9
Hb18J2VJgQMH0JI3A+gECvCjvOPeKLFe8XiRVzFn+lmeAVn4QNbOXVjWw3O92u4EbUOCD7cXP8zA
uJWY13c8NtZhKIv1m0Jpqj6YMhbLNGTSRvmpgr8KhDWHlF0bcv4Em4rdoN6j3MgRuCyYybbawG6i
7GmiIhlI8cfkj5/xEoxL7qQVCgqEUcjqOnrC7XAw9QIjh4kdXuk8h0udqKL5BVrcDGRR6vkU34f2
1xGiZ742wfgMW9yko88z+Y1bIb0Az/LqOhqO4jMGjJnDZXSHnG/XE8mdqARGzJcXmnIvVW4y5Qq8
HQCNZL6JGjAXERfBWTMLNqiAfBW8Twe9DwxoxSqYRU4TNP9iR84uvnbSTGIDMBqJAP7TtCIUPant
VQbgHn+0udGTubL7V9xjSp/xLRz5aKBh99nXNwoh4RddjzWJsO3EZNL4KTE6/mVXYMUYl8tLKN2s
zT390j2sgm5kotHOVg8mbPXrlH+W+iJ+61AK6Byk2TX+mFxj3FgqwfI0I3Wdxxgp3c582qomNmXP
ByYHiNRItwlfnDKZJQL/b/uQJix2+DVlECRska5ZhkGkizx9AJZ4d60SVPvPuB7C5qPpTaED6GDm
ouRgs7djHs4kNVAT4DCQ1Q7GkX/UKPc2K/nbw+0MvHQ/DkapHO+5N0u+txeQcsK14x3pBcTUlJcc
6YWrCizz3a8S94OUlDZkxLn+MAsskO0TNgYV3NCCg1VXaAxeBy9ePKzr/oH7jrgG/rF/JLtb++sT
WpHT7DCYfIxAwwOwVzdExMJbVSlIVjJtDh7Im/lnVvTDRQxrOOzAJIZqiIxs4MNvpPgt+R3K7j62
cHoXRDFL7k7bB39RA7Cn/9q9c3x+v3qcHiZurOGXyYXw1gItLI25CaH1vjRxPDM12HuszG4e/nf5
HquYrtB47romj5dPXekYkWDj0ik+D+6J7tH03OyXhdyvnPJqPNyIqp8jB19c4paYG4ZV5RE3jXcB
D1Yw5pt2DxSzINb2iCXM3V7JxbrgMp+96IbRS0DycB3JM6dZPnzFp16FM5rkuRXg3ZHIUmg+X85z
J0CiU6cH2fbvzw+mNmhRUfhN267BNQqwaCdUjxS3nczpgUb+dEEheGsWqKJD7v8zyN0z8s1pNazX
6qX8Ii12mYyB0P7lROOZ1waTB2HYB7U4oZDpaOTsFUp7HAJys1e90LLsOC4A+ia+KGRI2AB5qgNC
Pqejqr9DIq6Xna8R2d9oQnz2D3+WPrnTGDmEXf9pzmH/GyfIGSdczSetrFLL9iDMAxqhkJ1MTi1g
GYrXWuJHVVQ20cRezohpD4TH+acQwFnHuNYji2U1/7nBRa3zEHnbRFY3CiiAfJuV+LyyEDEDZfyT
2mHzObfufY+T2DollsgiPmzHKMqgEKGaHxPYNX192iKYeVAGXfDSMzlYscf3XoMv5+8MYd3DT51m
nDxgXFMJCTdg8CW0jr/UHCu/HUJC1SjaIA31SRDWZGsDrW4i4VRqj3ykC0vRDsJ9MLuUld4io3vv
/2UrNnK/81/UICvxuGrUbojsJsr7XTvr8qmiUgGGZ0R+GyavEiHMYWqBcd1yowDh3JP8teHnAPEB
WmOqmSXVx7nzlyt+bway3NPwJKY3eCaBkJe07QcfHt6HAMREx7+ZEsWs9c9rcDC6Fv4oIJDZ7yTe
8ncqK4EFBDR2qgOqzG0alZv19J9idrgfAxogELpYadutHBB/tP/KdspHVA9FUa75TGKvZbgtCOdB
eXwsUrBVUyUCLRpgtk1D2uv7QrqPRDFQJYwWI+KOur4RSCzb2vEHo764yZkyWPLbeRkWmmd4iSPp
Ni0Zk8iDTzbUIWI0cRWpkfvpMXqzDU2luftsNruJU8fdAPQu/W5MTDiG9o2+6aywQoVzuearKRab
+aj8zycNEnMFZS5aQga6uBcBGwPaZnQtMnue4Em9TQY1tRdOV6F5UvuOTLHVNjGjZJJVE2z/tFE+
vL1QqS4GZHtuxp5XnpZynHNw0UudKnw7m5mraFvw+ZeOZlCOTd4YqRUDzlC0G3A7pn/rZ0yqQK28
fP/S5N9QJjQXsupYCPnuChSGtcpzc9lmbGzNMwH8FUSycXtux0+5SXWxUJU7gKVRG/V6qX1gWANV
wQTxg1YmCpN+Q3/oH/hie/aw0RZcO1p+WOU3ob1onxw2CM6lDWz4h7aEmCdfrjh7Q24PVbeITWPl
g6QjaKx7z5yHAB6pdtcODiXKXaVju9yu1KuMn1iPXAOv2nS/T16RRpvI12zMXRdv070Tg+/qdrna
biqtAwLt2EbibOJ7l3FjlIsS5sMCO/Nes7jPx2dbbSuoSjyTxGtBJemYqmwB3kzcc0KjBAV9pzpM
omDqgiVjmRRwYu69SifAA8vAx+J8TUA9p0mUITuI8cRbr6VFk7z3KETPdp1YAlRp/I9UtEG8fOFm
S2CSbn8708F//Bt/p/9PYU+cVmSbQk6nC6fmVmtM+OnD2dc2VHsBVeBeE1KXzigUSRrclFT5+b6K
j1plQLBDZpqwzzXg/vJsa3YdXkRR8cektXkfe+q8werYc23+Tq3BSjm4qMegqPMDrZ67CPvUSdxo
XLRuMY44BfggZeLcWS7+/jH1+NoG1wp2SP+yRt6ld1FqCbuZsP1spCzwoDA5EsybR4fL9rhqmUgO
xIMPirXwHT9S711mQQur5khF/SEG7zWhBmYhV80kZFMsrP5M0sNvgjezjIBFs/MyfVjtREg+B+Q5
UNATEFgzXlBjyQ7/oGY1vBPNP/EZsOVcwEsf6xshfI/kHJoV2DzmdnZmheqKpWep5WeZGgb9gyuE
xIl78j5mX+HcKaetA5nZ8CiCmc2gIue6ZP+YHRb+F/iGxi3X7yV3Prif4Ur93I0oiXZ+42Q/X/+x
oIvFsNUfdSzAhAAzB99Cu9BjuPD2xJ6KtNmUFsqVAi3Gbyhzu7ogfjhMsUgG+kW7PDGK7f8MLChl
rzAg3IHp+v43PPoWQE+rIf3UySZnh7515p7/F+Zz6NUDdnnq3NKOTayDPv4zAPuch67Mep0Mtudh
8ZV7+CzGoXRBAGsMqM3WNhREvR0kn8n2o3GG0fGxxixNZmmU43DhaY0gK/OPXVfDCLbIIYJj5X7E
ucFQh9/kzRXDt3cQxGMr9CDcTfyf8N4ueELeVYe0wmFIFtWJdlLulnK1MKoFhPrkXT+YdDGytjjJ
TFx5wvZxI7bcGS5sr1q5/uVUbtLak4WAKqeV0T/sMQJ0SDWiUZKURNN6hKa+9tKqUCrWtzopfVVE
dzqMCHcpX7YgjF4gDWi/I0/OnvZRGLXOwp2WabsujJbeNtIDRW9OeM7f7Z6TqqVRPNm+yb75a/oP
+wUAufb073/b9VwKE+h4zuMjfwH602ROu+PD6taZ8Br3hcSKJw7T7VjNBQPGcMvuZgpV3U4K92EG
5CgFRZB5+gKJpDjgYpW+yr30EPyI235bPOeJ7s8u+UCMDuTCcBMulJaHeEK8tuqxIAsC4frYO6cC
oI9Nsf7ICuy82dsj0hJkpmEB18+y/Nae9Q69v4neyAJvQHmnfDNNMZ/0+hsUjfkWPGL5DqJU2nY2
dTmAShCTRzw2g5rUB8GIv/Dpkhp/hknwqQgqwNLsni3uOUgqPAE4Y6dGNfKDAUwKIAuWOCz8i9aj
GhVNZOFmlRuUKDZI3ATxHqEK6hKoHMDtL+Y0k3B86cPaTVij8WpcbE2m+39/3TZyol+dLHfuHYhI
s18Heg3tX5jAc8pGaLfLj/7jPva4R2Vl43QFus/QYD4US+PX6slDuLo1+X7T/C3bQILEeHWJ+SD8
dvgKzI91FY6I5m+ftL9FHwaRvO7WK3M5ZEfWxQhNnptPJff6912gevWURnfKdM+cWzpstzIX1N7s
bfzRfYeFNI5hs3Lu01LGSmSp1fAQ6JYcZSF7nexLREk7Ss5lW8VF0pk7MpKvPCQ26I8/B2ak27aX
b7AwYdVyB0EmkGYLXHO0HyWM6T7UK57ExbIy9JzbU1nInjs8Wr/wYhLaDdRSNvtCttqE6iRUOmQ4
5c6vl1s1fKSep61g8xUJC8v6DTq7Tg1/WVQEuBuNloeo/pOEXIWf8uU+vpFuD+sKSZMYhcuFB7LW
r+j1SPQbTRroFqRXisjuSoJ9eeAw3V58MLAaXwVRXmHXyI1vEeOFPJHgrxM68L9Z4DID8o/Va1rz
qmqtiTOzo7tspNHltKJf7Z25jFMved9dQt4GIbHv2K6wr7k8Z1Im608+oqGYL5CKfhrK9jq5Uyzn
S68z50oB5YIdrUcIsl85/9agSHPfNafrkEvLk2n/OyykO3ivso2KGgD1kyTcv1cXfcV6VluNQHZt
oNWBxzmP55bCSFr9zJp8te9qIHZ/EphLTuPJlJl54ZoSF0jhP5VFHRlqgFmY6CRRDQhg3gsvnY9M
Q1B7K/qn8Q4A/Hhd/DrAbXuO1q1VniDCWUDCVzmC82IqmB/x02fqEkUFY0g0demkqiTDNWUB/nIl
QsTEPPpP36s/dbDLSZaG5PysEWpssEvxpOcRecJ+snBtc9tQmYe6sTvnIReFpWCdWGnn/mC/bmLl
c0f5HPOFeiPRaJAd8JN3IJ1KWm0GWZX0k1m77hjXZSIcgRTgety3TOpgEWFFVM2Zru0li18LnFXY
PzcY6cKlANmzw+TDXbWyp6d2dWEMo7cm8/UnYfH10AI43u0qSbnaDEVwD99M6PGEOH46/Ym/YQgQ
F1aVClhz48zr8Sou5/Rr7oMZ2AZXjxKQB3ZShJzlKPIjBYN/Rm4SjJDLUvOZVELhevecxzVuMmx4
PBrkl2G0kIlgEQEy1i5Fkcns2tja8HpdpqskGzZV+dk7vpdJMCXlqTndy4XKOJBhF1s9gM3HaR/w
Pa1zB2OEshl2Pt4r7s1Snb5SStxPLVlAabuufI//5kuQgmN4E28j3ALSTdf6GDqfXhTNPG1oxcoH
W2MkBUHQBRjrXOEY3xyXH1f9GHc9OyvWBHSppM4tS7vOQ2jvAaLgt5alooKnvxhoBRlUDXixKPLx
mExR2VsDVPsj9qwZxUfRL8E8xcmSEEYcSupclNWq2m6O7W6h+/CYchDzVrttCAe7F51kNMxxFlBM
3/mSfSlsbvUivFRkCj5ohZcAmry/O/t7eCVD3UcAFglsf7bH8121+s99jVegRxA4+7uX0klJbRrS
SKI4oeyVOQPyvMhtRw3P5bVpTwBJ7yJWJAnCOYClt6IG76pHl26OktImd+4Tx+4I++Vf3ln0g69C
ZlnQhMMjDi2BWXE/2akKFuA0KrT5djaLlSyROBT/ix4DMA68Z9hzOBiqMzye+xns5408NtIpqouU
erF5nj3hKxk1K0NbucF8DoNyS/T5jhD3ExNWOS4EjcvWIjYf2am4c0ywoZBAULCtyrrYFedS/vCe
WDjUwa+pbHw/fkcYuCivFGZHCCds0dADnKIMqK8YzaBeb9gjFqJaTLF5lgWNolLNx9gs+UB9tbaE
IP9WOO3gXTzsgZOIsy7idfYQCe23QcIG096XSQGjQn0Zt2E7aDOZliEXD7H/eRiPJau+N3ENZwih
xusNi59im8eapiBedBgH2jHZ7rr4lHZqRsEgfCrqDFR9pkoWLZa2tj5ISk47F9i7LBb7ii7NLjdg
I12h78r9sV/+Plpp6N/ZZUtvinhST65mb0FV6QUZbqF/dprH3v8W92wYNscS7ttF3Bq833X27ZSf
cdu3AhtK03Tkar2E+Y1IZvSO9K2rD6MT215vPNHOaSxFxE2IFl/TSr0UN7FyYIeekuNJgniRjOu/
Bno8qMwUHFM9tSBpqIPvxdy8Kkm8UfMwc6R2Q9SeEJBOF/zVVc/fDE+Psopb7b1lBcTqYTzHEUI3
ouaP10cEAEc1sg2fkFCidt0veO0W82xXj5Z5MDPFyHaF3U5v9SKlmCnow76SU23eBUtb75BZCGfB
sAXZdkSqcJwOok6MDVWc+M92ZZPgb6HfaqNWR30H9tq2eV3XRvFx5tKym+9Vy4EOEDeABiOi7Nmy
9tQ7zQktcI1WnbV6GoYc3U/SW3MXhHdAKQuLX7xAdaUbAHS4jbl0NhYmuL7NPwikDwgy1n6ShIE3
nYfBbv566YKZ24CzcWTMbnkJEvNct4wTL0PaRubwNfGsIpR0A/Xq3vGrcr6vkf+jWj63i4qCrMLh
tViveIZ0GCCq6cj7nRNUJqkPS+nfSJfzmO77mkPJnQUSAGYisGd6OCoca51jtKjzd6YIxk+hDHBY
Y5zYm+0os22GdehPNzdHTDg/b2POAF0ZgcoWTH2Ragqb+hhuz29B4Dw8J6DFXVbnjYVJeCBC7ifV
wsSszi3ShLbP+KeZP1RKasuTnUOYDIEgxuKHAhajzHHwYMAT5Zw/mQvQu595blI6GfgGo9IuoLTx
vQGdJCmSpzEpVT6tN3JiwomW3XAYZ7zRAiVCGbMMfwwzYnpMR1QK6/MvKRwEA2TI2c/MOA7JkYZU
2zZu+nqCUjGNRyPtN7OJiSmDEu/sg5PJA0zij5+ukDhwt4PgOuku7/mRWJdW+LR1SY2o0gWHEXLq
/0lCjeiQWAQTE0Hwg4c4o1kY4/pWU/ML6nDALAxD5vdxcJkFVlUTNWf7LbbyLsoUNsSlrjghxpdL
OzudwzMbbLEhsoRCE9/VHKuPpr/nZjkavXl3HGxPn2CHpeuEc2JtIPIIHBud1YhO1VRTHgqSITeL
2jaWcIUYLOScWe+iWFWseuR3LijLCy7/fOwEBYzYCeUKJ/hi7x6S3YdN9AMVXV5Ip8Ht6cdZgyb3
aAwRFl7DvVmd6B8xnGyqmyCAkELpdNxs6lRx/EOyWYY44LAufj7KZZDruWkzWA2yAy8D/Hiy8QHB
yE64iSvZMk+uowZa7uQmaSw9GwNORoNcWEZNPbaJQRt4W/L1vi3xNYRRAHxfVKlGkvdJQwq4so6T
GAk+WpARzzSLB1J47x/Ru/fwQOfYN8RWBIt5pc3fZh4lbuXYrm15pHBWvdvYknS0roq173erSDEC
NNTraIDJ77hGWqAj9wR9HC40n1FA5R2GcQOtRqDLOiNw/s+PjOYbVPiLZ7LY4NJrgGtU4kif9gju
PPKkHPLL4o6EQCueoXTlovhZ1UDtp/ds30UY9BTbsIhzm17VK0cGnfW7HmnYbCeCKyoitO2IcP9U
vcxoSD4QfB1FRT8ts/6EICahekhC3PBvhIZODKSt0v3q94+43oB8IrobsJy8zHORNfm4nXz/m8+2
mgMZ2OwmEF5GAEKNG31Qd6QmL9BgWPzFjzL/zr/kT8eSN+UHaO4Hjt2X8Z/vZ4pqUmEDouMvlEMg
OIRLXHPO8u4WmOrYhN3pMz4ptUeWozfquXBUcz9hhLt75ZCUrjsU9BSpbAsRIWfaEGzFxtSFyVTG
ne2Y4r61/61ynrWJ584uiP7w2ko7PDvI4FTobClLU4OKiEngqvc73IgPUY5ycEwle5urQ3B7O/0a
kcc6OiYbBa9yWhlZRi4mPwBGeWoYXITGRKB1QkmG4/zZE6J2ybaMb1H9mU7BJ3KUazRATWCS5qNW
plOFBjcdwd/RqMlGAaAlApqFtkd8Bm7pDev4pN1nCoJYKgUT2nAJTkv6L2SgRcPBaIDgbB5pb609
QL1PjBPo5K+lAYkRpcQ51Gsu/mRfegxURoh3SJsVf4zm/osw2Ez3PfuVHTzT63tAsSZiiMIZww5k
8Vow1hMEgbeFTXZMb3HacWvB9O2jFCDTKZhgcVshzs7XRgqKaYVLRCfF/wAgTj7zGrEKrDsPltsg
TPzzcXcumHb/5kLCFo2cKOxYxDVDrpioMvFbwwq5a5qdxaPoO5wD//6jPvVCi5FX95ZFVDQXLCtO
xrE5n6P23y9YspNvoyrNTb+lhme4Z1NMLlbA4GOPwoNpWqce0AY/CjrfA8gxMXkG8NWD5KPe4zio
C44oqtF1erK19VbXDpMdA8G3GCXuvFCxtlLZ576N56DksREFUt1lTnP6ZjvFoVGizlQfrPbnQBLE
ovFuImgEHkdr4Hw79ysM7w9Uk0U+mo+bm8KuTVN8F0+6260+vFe/r6UsEKqUoptKq2pscTKOhp4o
3+3hVVepCKMtx8YG3dRsonMp7C/kS4avCHfxbEDdAbfpDN6CDny2O/FPZFJ7IapP+4eeIs7uvlvD
EBM41XHo9IQfaFPvJrLkEsVfmXBpjTMMV95lZRL1M+AERGDUfDnmAhEt8mQSg8WKUDSG7+cBf0dz
afeKjvVgRtMjskB9OkqZryEcG0H5gn5WU8EYQWyerH1kJXsI/TcgajEYhnliWXljlcOnvFrZq2Sg
ztQxJasWq0Gyte5mFWXQU7nVRnosq2HOwWKUeGrHoHEfwW4lciEVWM7wQfX2FaqZv1d/kT2xhJQz
d6IMFrrbXDIQZvOWkdYF7d3AnMlgMzi07+EISBs3/K9Qm0AlEKJqdiWcX6FEibRBt8xykhniX/Qw
1fuWn70+nuceT3G5HRGVHt8o+TYX/BN02YSWUtZJ6G4641lSusI8uRnFFgAqYwnNiT30ozWNF7v0
7hbv+igA3yt59pvZIRtVPE/EP9zz+TaLOq8v3yVKQS94VKLBOSE3gpE4KKbh9LXtCU/M85u6NjiD
Ey6WH7jCWRh2KZwLi7aYSjDSwOXPgmDw0LcKKzV9O//vx1A0OPCHvzGuFeh6Y8rMgw0FB3sQBdl3
3SUiU+BTkEe0uclixNRbar/0kERyItHWJh6Zw1HugNuuY13lnpVNFq+pur90Ot9ssVePu3SOozdg
R9osSEKYtPNXAjRr2Cz1AmMWX/B+N+3dg/VxAbrcy5+xKZWW05H0qWTDMK4yHJvswbYq+O0PgYFc
kkPWZiMmUZyu4iGPy2MwyboRdcVTNvFgJpr3Dso9CJhKBueg5hQeZflLnSJGh0hq1jIq4itpPwSe
PfdtFf4/NorIF99y1wfTeY8Tin9iQ3AO167ORCpNoDGXtQ78vHywtMUVip2/UwzOeWwmM9ZtA2j1
FzjuBZnwuHEieXRtMWTw+YZ5bPbYuJdp29ySfbGfDWpRpVqV50MR1ve9RfjMC9JZLv4VjJ72vDos
1uM4EYoQ0uk0w+R345Rs59Yyru7u4jb1BV8HECD8hII1RlzKtHC1UBdRnzt0KMdd79nY6PhyECre
YkE7mmpX+g6YFu4zBm5R7Yve6JvaE2EX8CnuhWVYOksgf18ELDZOcc0J5kP60zSRbB68WiWUwFLB
0Q0RyPSp8qibq6f+xYLqypWOORdBwQl6do41dJTA0WbqwuP5ztLWsd5EKr/mYyANpIsrFEa4v2o5
V/j93MzxHz6a8dwYl+VUSHDBJyXwYEf/C4d90Wb1ks+jFjwE98DsDkNzLz+jCEKJ6LOvb4XzrvDZ
RsiZMTTNjFj5iDFmnbSaGbjdQSqfQD895gShvwtFfqlXvnH4iUtv3hNHy5tTBF7EdYGWeJEZjGX4
5YXHBJpx8rJVEnlP0eBfpTImdx8wrQvCtvF6ZXHAhoX627K0ctCuWpp1ns2MGe8vsrVYPW5QEZvp
nqnbAwOKyrmK4MF/rtNOJ8yuQwxshKr4+gh+JRW+HqwQevAZIkR2cOI2sGBp4shaRaXc8zhXcoW/
cJBvNGIvfj9RQPqJybdlt6XDjzywkNVci1kIMukzcdZe8qyoEmfP1ujQW78Rqpwy83LvDYuZwznP
CGetb0wUeY5UUCdBs3JCkDT43gvL9HhdA4FugUi3CfOWgdzcVQmmVWVcMBdsH7EV+BzyxgEZC571
7wGwru+NTILmd5a7xQ+zcSiSeyD6IZOHulXukJ+1SCslHhSUw3QLw8lzEkBXCGedGpYXw47tTtKx
ED6bVL0Sbq3TTV3TLsc3dIDx/OLTkQBdifz5TtBG+wPmnUTO3t/zhA+8tSwJljtVIAcnWuPq+NJ5
LnACQVH9y0IuGv7ss7ke5NQEefywDqnEUhqj5ltv0x4ajfocIANSyzuiEu2pjJUYOpg2P8XlrpB8
/XBUDYs46ZWw7qgPnfwrdS1N/a531AYwH7BPq8KDhTqN+v/x7tqOYFXzb0Zsb2bNUJTBYhjP9YmQ
65zwBmQEbUVhpVmxIMZnqflOCBR82mofaRzlYR1xd44aEBPVSnhx+ZhVPDDlhWgcmVrseAFWkKN8
nXSfR7sb0hxD4qa1uTpk1uEE70twy+xJuovdGvfURbqsJ6XT1+jKQkzdXAtlLIyeZHyDfGzXV3FL
fsu4ppevdxrbdfiPVlQvAZLokB2iNx5OoNoh+RU6JrXboXJmZM3hgbjDJ/bXiZ2Dp5ix8SGO8AGu
62f5X9fcOR+dsJwRGj3NW4KGi3Itl8y8Sb6kizstI1aSMznx0GgmxVZ3zLZzRt7Kzpp5E/Rc+0FR
p6kb2llYTP1ndAQK6A8sSGS0jx3W7iyyrSMYbAHDK1IS92E/at26rBpB7AKXkZVMjUSrvTxrjJ/+
+mFNyNPqHDnj4f+2EdEG0Ya+f990dU2L3WOP1Jn9Yosm0h6hNZoDrqpxdGrunDggzyVUQq7wK7Ve
ocHJQn+V7xgqcoHNHQ6kZPTcPFS9BSLq84ATpjbzYRqTSi1CoItF8PtdFdiwmIwke+6mUVLFa1k3
AGDaFKpZ4iZfZ2429YK06ts+0PoANpM2mAGso0OcMMT9AL8bmDG64e0mKwOjnGi9BRnz8CJeKvQr
5M3cWcl2KTzNZHpVb/Vb8h8EvMX2U9zY5BELF39T9WZes28xYBB7ArPIGro5IFOGZdqmOaxTrWmo
t6QXJ6XkK3QvZHRMJP4QHFlXe0rPAucwBaJgsFHVzqkkYRXtREt1AScpexCzmvDoziY3Y14VxGA5
x5Xqyy0alY3rAtVBOiy2AqwPBe1VLchHSEsjNVzIrs4oEnhwpM4LLyWbJAFix00NMl5LwaUMx9QM
yOKHTDxrEkBUMs6kJBf84G6bHZT9Mf25etR0/Q8nPbS8L90sVt0jq0O8lMPqaETE9KvqZc2nVKN2
hNot7roZv6XaSYqhHdsWLtluBVsWNEvzwgUcBNAC+T2YxoXI1AKzplPO2e9fb/ypgkJURJ+jZCbP
YLeDcmgNzJ/xN1zeRMPkO/Qw+sUxtwvgg/TCvHXwAb1RGxI68pQ7SyOQr07LxcJTqKnYD4YNBln7
JMpXn7U1paL0RG1/Ih3vyaGdlEKGZCCqg+8baVA9EFw8btWJw0CpSNGvDMsAEPiga0ytsxIUsZUO
vEt1b+kgtX3ZYCqXs/16Z3FgyckUEXvGmjnd12CdnJuUyX9f/d+XQIZEnZ8DrLzans6gaaGWhn6Q
fXzxQV7NMW5O52I1fLdvO2MnsZzxsmfA6+ESj+J+VvqZZCBt0hvYaeBJLDrcMFrooQ8XeQu/WTrk
hroWMhOcL/zIKC3BfidFMcpsvvl18/O0rIe7mvGA2h+4389zaqdl7DCunsELncW8lLhDrv0Lubs1
GE59j+kzvkN/IWdTkR33Eb2JL3lHNBJohRq0Xq76q+vfJf/PY/DQ/V1SCLdCa4qcW7NmgWmA7mQV
nG/Wypc6wfC5HzvplifbU/D9kkgGGlq/PTvTCzx/HvBOn7hkhKBhIYvxToC8YGnOGM8qziAnYCnn
c9xiQiCWPm8/hKpJaoJzG7JcEIy50C1U2t1nO6OoWyBFvD0gOmqpZUkEwweWlByNx6aEs9EfbXWl
jhnE9Sh1LzKJrTkZlcIs02U7sUfyW3/LEoEHdCD/gyQYoR6F7RGw0+cGinBN+Uw4lY0tsk4slaKo
Ibq+C1V3bkrXicrurW7WtH8Lp80EkCpkcA2aG/RjP5wpfWAKXMzljHO+o7ocMWCCWK0TZj8QsPoi
LE9FJtyiFkhaSrYV6tjTH7hD4zeYKaPCLBgEKA3VA2vS2m73OiF9y5VqnJQILUTmg5VKYqlXhgld
A9VFGfChDK9E7D5eVLZfnVKx5SopFYVppPoBR57Lh5Lo59fBCWn5kRVx87rNG9fc6EUSwp8BbPKl
oPLqcyiS1RmUb4tsyt28ZxSnVjcLRGNlg1w0lwAyqpJ50Ebhbm3IjnSabMJnue262ry2pk5ao2pB
pS4KWzvCTe9vLyRaarnQMkcqRkU2fAHtINzS+vtfFeKsMy1MsvuD8KTBWh1AeTVI5Q5dv4HU9iq7
C2KyW8gyqxcdGJdL+yfphUzpyDPG1yFqkSXgTDbzZ/0hCPzR8zcIqhhyjojYiia1GKikXqe0rShe
Lb3B6zzWNT8V+4l1SW37UeXoUO1DnqufOFIP87hUTWXyQdknK8byOTPmPw0PQxdeBDFow3qeTPJO
7Pt+BB74k33CRzcqPwYpLwGhwWlRIIA7/9kbDKldXY/6CNg6IFdYJPfhgLF7WKbNp4FiZK/AxZfF
6aMlyMAGBld1SguehP+rS7FLWUDsvAMY2dHFgATp2ZFJRavQYjG0iNPVqcj2L5cBEFdiML93oQXz
clFuwjQawnZ8pViQYtFo9mxLn/dAhLFBbEzIUx9Fk3u3jh1XcvTiMANltUGYWuUo1lKVlCH1B3Ew
TBe9f4yczNfUkqtgKIlfu+i+VZLhoBO0G407DrqvJW8Ah+2QlBm0uFyomzXKSKoIf/BKlZEBqUBE
vbG37forXJMdtW3ySBs8MggXMTAucmztcXXP2OXGjweEQQnRWlYuLU49oG87teba0RI8CXbgE7MF
vkHZ46BCLglfbcUqatzDYx4bCOjdPnDSvB7R5CHyX7DaP6sZKIuVau1tDGqV9JiKsUhKtirAmq5C
M/BDhVOL/T7ch9H1luN0AScKfmk8fwpbvTvV9cmRNWd9CFXWTsNgfLWXMRbnBW3QYDIPu1hjGQIf
znVkmLhXNTL/5QAJIKXaU+rZ4iFiu8v968tSH03i77c0eB/tgQCP9l/l4v6BKwQUgiHkc6Y5tdVY
cENI0pBfwUyGyUNj2mN8swDgu12+QEdSRo3xf+uzEW/vXBkmmGjaEXKqM/1qpxaO/iCrupiE6ZV/
3WCvjIcy39fP2DS3J62+9kON+eN2flD3I8EQwQOim4W4c8BBrsik297Lot6rWm/l308zcXycv2W2
6C2vSfaKzZbfWuPm82vqnCxU3Gswyhm5mrIPvrsrMF+r2ue2zomfF/QqF/ccr8ojd/JRBpy53hj2
oXw9+jcQYwR0LQJTU/Is4v3PoVN5osF2pWdWeb17EUrmgh0S44/bDBBgx6zbi4MzjF4lJksYHUdW
wfgQfK0Nt7+RxE07p8///eseMPT7/xKHCLKeJDY6gnEIQFWB1iGROCgr5UX1P2bxrRQ3+62rZV+N
noZwV/PHAoZvuKhxGBxy8VIzNu/zeIYpUSeRbWAc7L430g9eSTHDNBCK3zK7NxyJcwJc74/R0FOu
UmsYdz7qc9UnDVKN+34FQ65pQWtRbuuSwWM6st9rtH6xdJ7mkLpv9i0GximqR73FW4QxTYJL1A/s
j6oxQmYjEQ1p0xdTWMrvET12TNa3Yi7xr/AgZxyiIuEzNHNQ06pX3BbWIJ9gyqTiA1bx67SSWO5v
55oY7aFFR8VM+zLmrSpqa26YbKi4M9LLDoxA8DVlAn2k3Wfnn0Uqbw2wg2e6cxBGmK+zilKPM1gu
iV/R8h3CjYxrD1uv5+P3nthajRuYjGiV/7MjeYH8zTw7HqYUdysni9T2dZ8SKBTTPb3C06X2NlqX
S6PaI76Ojv7fhagKdAKm2EGz/G7l9Ci58dmi+Mt5NFZ4Jk4MC359AjXh+7xS0NSbT5HWn6d189Mg
iow1oPaU0bHjTByDNo6RfxWGJm2i54Dfkwtfou3oLKAEz8b57KZS1ULQyQ/CwCNvgjTGwSuVRH/B
H4tFu3w3+Eosy4hWDFLiBFE4gW4SBUJpemkaYEjZ2hRrRdQFzNUES39X1IszhTMWvQgHhTgxBvmm
YV12NlUc7gAD8vI4r9hov3bK2nZXoajy4NfoM6szzNgclF/zYIeS9R00m9UxI5oyWSMw/AYLV6SJ
u500KoEIcTDefgbWQq/+JIDse1k9mt8KIMjW+P+SkdgvFIrT97ahxqrZcAJ7NEyvhH4IQc1eB2Tz
1KMEb0/0ZqNweyuqso64aVWhdcyCoWLSxBe0N0NGHgn6UFpY/JI6Ds0pPC3/xPoAmNptMcOzMtTF
Nf9QM+j7yka+ZHoZPkEMDVcJ0ZvYi8Rnjr/LxoqyKqsIq8bHBWElgLRJppDGeqwKpYoezR9bvIal
Vw8voRD654EOMcbcmgUDQflprgnRzidqz3sr4/3S6Yf3RQ5e+BlW8nqH5x4tEPL1+SeucBcVyrUO
fxd5LHMvIC0iMYvWMLA+upy2l/u7Ojbv9eSMcdCBFLhz6pEVajYb77+6BWtFsWK3oLdsucQvJbWO
KRI5jCNLHiBHk39SXWVf+ZqKpfKCHzNBz/1Vaipp4b1TyqAEKwWCqYOqR7kUxTdSBfyD7AR+jFT4
uEm04GC5NGIkHeCy9Nc8wJe7W6VDOqhJ9iFGOj++uT7HmnX97nfTRD20ZzjI0IG5wz61N7XY0VWG
+6ahiWl3HTfrOV4N108dv7ol2NhmpYyIad1cScyvfyWAE5OYMi/diT09sIts338qNlb2MqYFDWGM
C/uq7zunwZJfz9+IG+9sCJveXepcroTZrN+ncdY1ShhJpaKsTsQAN4+UOoFycsE/aI5vsYdaT0h5
r49FywZMy4OTSO4VCdN3XIIn0p/rHj3hChD5k8sVfseXvhBTD8kY7GLB2vU1asQS+jCecPlvq31t
rqd6sYJbCeebxeCIb2atn4836d29hSKzQSja24LJIhmmW/ek2bZhmwfFOw48VspOVWe+Fp8WK/Fk
fulvKBH7O1DjRJXn/S5W6j17FHyEqR97vdJLJ4SqMh3aKq72mumHYjnsG0dNHaCgyaAk4EZ+WNIU
xlDo77lE78a5utZg+AUmiUi/yho8VWriBNrdPQxHa1IlDcZvNsWQrTBg4TenvOZceOF4HQFwSUJg
cRa5GETXz6S8rP3nG4U7OO5xlGIo0ZYQjQk5x2b9PA4cwFvvk9Kb8WEJLc7DOSX0XWSss7ZQx2X3
vsA38H45tHJ9GjCcECOwU3bMAebhQbwIMu89gKe8ZeI8P7Qen5XVqC3ZUwjD92VG62e+aDiQlrXO
BfjIDKDfGNR+arHI35VE6u/LDumxND/9kZXJpa8VX9WFJgaBxRtan9U5Lz4Wzzx3t6q83kR/JNNF
G6WGUM2ZeKjnQz6IxMRXMgaIfjdhuYQN6kWzQoTwUe8AkDhAORhP6i97vw0HBfvTtSvtDbwbbpKr
XnkaoSPadqCrhwE=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal cState : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_13 : STD_LOGIC;
  signal read_n_14 : STD_LOGIC;
  signal read_n_15 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair82";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair88";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair76";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => cState(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300037333733"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState[0]_i_6_n_0\,
      I2 => cState(3),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => rtc_wr_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cState(4),
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \FSM_sequential_cState[0]_i_8_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDDDD"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(2),
      O => \FSM_sequential_cState[1]_i_11_n_0\
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => wr_ack,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState[1]_i_6_n_0\,
      I4 => cState(5),
      I5 => cState(0),
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_4_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => cState(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => \FSM_sequential_cState[5]_i_6_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[3]_i_7_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(2),
      I2 => cState(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => cState(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cState(0),
      I1 => cState(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_9,
      Q => cState(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \FSM_sequential_cState_reg_n_0_[1]\
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => cState(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => cState(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => cState(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => cState(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => read_n_12,
      \FSM_onehot_cState_reg[4]_2\ => read_n_14,
      \FSM_onehot_cState_reg[4]_3\ => read_n_15,
      \FSM_onehot_cState_reg[4]_4\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_3\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[4]\ => read_n_13,
      Q(5 downto 2) => cState(5 downto 2),
      Q(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      Q(0) => cState(0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(3),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => cState(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(4),
      I4 => cState(2),
      I5 => cState(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => \rtc_data[3]_i_1_n_0\
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => \rtc_data[4]_i_1_n_0\
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => \rtc_data[5]_i_1_n_0\
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => \rtc_data[6]_i_1_n_0\
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => \rtc_data[7]_i_1_n_0\
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[3]_i_1_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[4]_i_1_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[5]_i_1_n_0\,
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[6]_i_1_n_0\,
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[7]_i_1_n_0\,
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(4),
      I3 => cState(5),
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => p_1_in(0),
      I3 => cState(2),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => cState(3),
      I1 => p_1_in(1),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => p_1_in(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => cState(3),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(5),
      I5 => cState(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => cState(5),
      I1 => cState(4),
      I2 => cState(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(4),
      I3 => p_1_in(7),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(4),
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => cState(5),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(4),
      I5 => cState(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(5),
      I4 => cState(0),
      I5 => cState(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => cState(5),
      I5 => cState(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(3),
      I5 => cState(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(0),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(0),
      O => \timeout[13]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => cState(0),
      I1 => cState(4),
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout[13]_i_1_n_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => cState(0),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(5),
      I3 => cState(3),
      I4 => cState(2),
      I5 => cState(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => Q(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(5) => write_n_4,
      D(4) => write_n_5,
      D(3) => write_n_6,
      D(2) => write_n_7,
      D(1) => write_n_8,
      D(0) => write_n_9,
      \FSM_onehot_cState_reg[4]_0\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[2]_i_2_0\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_4_n_0\,
      \FSM_sequential_cState_reg[0]_2\ => read_n_13,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => \FSM_sequential_cState[1]_i_2_n_0\,
      \FSM_sequential_cState_reg[1]_1\ => \FSM_sequential_cState[1]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_2\ => read_n_12,
      \FSM_sequential_cState_reg[1]_3\ => read_n_15,
      \FSM_sequential_cState_reg[1]_4\ => \FSM_sequential_cState[1]_i_11_n_0\,
      \FSM_sequential_cState_reg[1]_5\ => read_n_14,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]\ => \FSM_sequential_cState[3]_i_2_n_0\,
      \FSM_sequential_cState_reg[3]_0\ => \FSM_sequential_cState[3]_i_4_n_0\,
      \FSM_sequential_cState_reg[3]_1\ => \FSM_sequential_cState[3]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]_2\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState_reg[4]\(5 downto 2) => cState(5 downto 2),
      \FSM_sequential_cState_reg[4]\(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      \FSM_sequential_cState_reg[4]\(0) => cState(0),
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_1\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_0\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    detect_stop_reg_0 : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Aas : out STD_LOGIC;
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rin_d1_reg_0 : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_data_exists_sgl : in STD_LOGIC;
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState0 : STD_LOGIC;
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_0 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i_i_2_n_0 : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal \^detect_stop_reg_0\ : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_3_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sda_setup_i_1_n_0 : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_3_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_5\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair28";
begin
  Aas <= \^aas\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[3]_0\(0) <= \^fsm_onehot_scl_state_reg[3]_0\(0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  detect_stop_reg_0 <= \^detect_stop_reg_0\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(1 downto 0) <= \^srw_i_reg_0\(1 downto 0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[0]_0\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState0 => EarlyAckDataState0,
      EarlyAckDataState_reg => AckDataState_i_1_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_2_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_8_n_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_2\ => \FSM_sequential_state[0]_i_2_n_0\,
      \FSM_sequential_state_reg[0]_3\ => I2CHEADER_REG_n_6,
      \FSM_sequential_state_reg[0]_4\ => \FSM_sequential_state[0]_i_4_n_0\,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_1\ => \^detect_stop_reg_0\,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => I2CHEADER_REG_n_5,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[2]_i_4_n_0\,
      \FSM_sequential_state_reg[2]_2\ => \FSM_sequential_state[2]_i_5_n_0\,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      \q_int_reg[1]_0\ => BITCNT_n_1,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      DI(2) => CLKCNT_n_21,
      DI(1) => CLKCNT_n_22,
      DI(0) => CLKCNT_n_23,
      \FSM_onehot_scl_state_reg[7]\ => CLKCNT_n_18,
      \FSM_onehot_scl_state_reg[7]_0\ => CLKCNT_n_20,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \cr_i_reg[2]\ => CLKCNT_n_19,
      \q_int_reg[0]_0\(0) => CLKCNT_n_28,
      \q_int_reg[0]_1\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \q_int_reg[0]_1\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \q_int_reg[0]_1\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \q_int_reg[0]_1\(6) => \FSM_onehot_scl_state_reg_n_0_[6]\,
      \q_int_reg[0]_1\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \q_int_reg[0]_1\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \q_int_reg[0]_1\(3) => \^fsm_onehot_scl_state_reg[3]_0\(0),
      \q_int_reg[0]_1\(2) => detect_stop_b,
      \q_int_reg[0]_1\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \q_int_reg[0]_1\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \q_int_reg[0]_2\ => scl_rin_d1_reg_0,
      \q_int_reg[0]_3\(0) => clk_cnt_en2,
      \q_int_reg[0]_4\(0) => clk_cnt_en1,
      \q_int_reg[0]_5\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[1]_0\(2) => CLKCNT_n_15,
      \q_int_reg[1]_0\(1) => CLKCNT_n_16,
      \q_int_reg[1]_0\(0) => CLKCNT_n_17,
      \q_int_reg[1]_1\(3) => CLKCNT_n_24,
      \q_int_reg[1]_1\(2) => CLKCNT_n_25,
      \q_int_reg[1]_1\(1) => CLKCNT_n_26,
      \q_int_reg[1]_1\(0) => CLKCNT_n_27,
      \q_int_reg[2]_0\(2) => CLKCNT_n_12,
      \q_int_reg[2]_0\(1) => CLKCNT_n_13,
      \q_int_reg[2]_0\(0) => CLKCNT_n_14,
      \q_int_reg[7]_0\(0) => Q(3),
      \q_int_reg[8]_0\ => detect_stop_b_reg_n_0,
      \q_int_reg[8]_1\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckDataState0,
      Q => earlyAckDataState,
      R => \q_int_reg[0]_0\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I3 => detect_stop_b_reg_n_0,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => CLKCNT_n_20,
      O => \FSM_onehot_scl_state[1]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I1 => detect_stop_b_reg_n_0,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => CLKCNT_n_20,
      I4 => \FSM_onehot_scl_state[2]_i_5_n_0\,
      O => \FSM_onehot_scl_state[2]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I1 => stop_start_wait1,
      I2 => \FSM_onehot_scl_state[2]_i_6_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      I5 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CLKCNT_n_18,
      I1 => Q(3),
      I2 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I3 => stop_start_wait1,
      I4 => scndry_out,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => scndry_out,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFEAFFEA"
    )
        port map (
      I0 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => scl_rin_d1_reg_0,
      I5 => clk_cnt_en2,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scl_rin_d1_reg_0,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => scl_rin_d1_reg_0,
      O => \FSM_onehot_scl_state[7]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => scndry_out,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => Q(3),
      I3 => stop_scl_reg,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      I2 => CLKCNT_n_19,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => \FSM_onehot_scl_state[9]_i_2_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => scndry_out,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I1 => detect_stop_b,
      I2 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[1]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[2]_i_1_n_0\,
      Q => detect_stop_b,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[3]_0\(0),
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[6]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[7]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[0]_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3080"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_sample,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \state__0\(0),
      I1 => detect_start,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \state__0\(2),
      I1 => Ro_prev,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_4_n_0\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state[2]_i_9_n_0\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      aas_i_reg => \^detect_stop_reg_0\,
      aas_i_reg_0 => aas_i_i_2_n_0,
      aas_i_reg_1 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      arb_lost => arb_lost,
      \cr_i_reg[7]\ => I2CHEADER_REG_n_1,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_5,
      \data_int_reg[0]_1\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_2\ => \q_int_reg[0]_0\,
      detect_start => detect_start,
      detect_stop_reg => I2CHEADER_REG_n_0,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_4,
      master_slave_reg_0 => I2CHEADER_REG_n_6,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(1 downto 0) => \^srw_i_reg_0\(1 downto 0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[0]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => SETUP_CNT_n_0,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int[0]_i_3_0\ => \^tx_under_prev\,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      tx_under_prev_d1 => tx_under_prev_d1
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => aas_i_i_2_n_0
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_1,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_0,
      Q => \^srw_i_reg_0\(0),
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => master_slave,
      I1 => Q(3),
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => \^detect_stop_reg_0\,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[0]_0\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => sm_stop_reg_n_0,
      I2 => gen_stop,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[0]_0\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => scndry_out,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[0]_0\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[0]_0\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => \^detect_stop_reg_0\,
      I3 => Q(0),
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_4\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_21,
      DI(2) => CLKCNT_n_22,
      DI(1) => '0',
      DI(0) => CLKCNT_n_23,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_24,
      S(2) => CLKCNT_n_25,
      S(1) => CLKCNT_n_26,
      S(0) => CLKCNT_n_27
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_28
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => Tx_data_exists_sgl,
      I2 => \cr_i_reg[5]_0\,
      I3 => sm_stop_reg_n_0,
      I4 => rxCntDone,
      I5 => msms_rst_i,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => scl_falling_edge,
      I4 => Ro_prev,
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[0]_0\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB080000"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \^sda_rin_d1\,
      I2 => scndry_out,
      I3 => detect_start,
      I4 => Q(0),
      I5 => detect_start_i_2_n_0,
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_1,
      I2 => detect_stop_b,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => detect_stop0,
      I2 => detect_stop_reg_1,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => \^detect_stop_reg_0\,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[0]_0\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[0]_0\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[0]_0\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[0]_0\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[0]_0\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[0]_0\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[0]_0\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[0]_0\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[0]_0\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => scndry_out,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[0]_0\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_15,
      S(1) => CLKCNT_n_16,
      S(0) => CLKCNT_n_17
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F2F2F22202020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => Q(1),
      I4 => detect_start_i_2_n_0,
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[0]_0\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[0]_0\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[0]_0\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[0]_0\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => CLKCNT_n_20,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[0]_0\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[0]_0\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scl_rin_d1_reg_0,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[0]_0\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rin_d1_reg_0,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[0]_0\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => sda_setup,
      I3 => Ro_prev,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => stop_scl_reg_i_3_n_0,
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sda_cout_reg_i_3_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => Q(3),
      I2 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => sda_cout_reg_i_3_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[0]_0\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scndry_out,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[0]_0\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => \sda_setup0_inferred__0/i__carry_n_1\,
      I1 => \^tx_under_prev\,
      I2 => SETUP_CNT_n_0,
      I3 => scl_rin_d1_reg_0,
      I4 => sda_setup,
      O => sda_setup_i_1_n_0
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_setup_i_1_n_0,
      Q => sda_setup,
      R => \q_int_reg[0]_0\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[0]_0\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[0]_0\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => \^detect_stop_reg_0\,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFFFFFF"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(1),
      R => \q_int_reg[0]_0\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0E000E0E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => stop_scl_reg_i_3_n_0,
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF111F1"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => gen_stop,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => detect_stop_b,
      I2 => stop_scl_reg,
      I3 => Q(3),
      I4 => clk_cnt_en11_out,
      I5 => CLKCNT_n_18,
      O => stop_scl_reg_i_3_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[0]_0\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[0]_0\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000820000000000"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => \^aas\,
      I2 => \^srw_i_reg_0\(1),
      I3 => scl_falling_edge,
      I4 => gen_stop,
      I5 => Dtre,
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[0]_0\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C500C000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => scl_falling_edge,
      I3 => txer_edge_i_2_n_0,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFBF08800080"
    )
        port map (
      I0 => sda_sample,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \last_rd_reg_reg[0]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      din(14 downto 0) => din(14 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \last_rd_reg_reg[0]_0\ => \last_rd_reg_reg[0]\,
      \last_rd_reg_reg[5]_0\(2 downto 0) => \last_rd_reg_reg[5]\(2 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_i_6_0(3 downto 0) => Q(3 downto 0),
      sda_o_reg => sda_o_reg,
      update_i_reg_0 => update_i,
      \wr_data_reg[13]_0\(5 downto 0) => \wr_data_reg[13]\(5 downto 0),
      \wr_data_reg[7]_0\ => \wr_data_reg[7]\,
      \wr_data_reg[7]_1\(7 downto 0) => \wr_data_reg[7]_0\(7 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    rd_reg_i : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_0_update_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg : out STD_LOGIC;
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(5 downto 0) => rd_reg_i(5 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]\(7 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]_0\ => \ptr_reg[5]\,
      \rd_data_o_reg[0]\ => \rd_data_o_reg[0]\,
      \rd_data_o_reg[0]_0\(2 downto 0) => \rd_data_o_reg[0]_0\(2 downto 0),
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      underflow => underflow,
      update_i => update_i,
      update_t_reg_0 => rtc_0_update_t,
      \wr_data_reg[13]\(3 downto 0) => D(3 downto 0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[5]_0\(5 downto 0) => \wr_reg_o_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_5\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair53";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => s_axi_rresp_i,
      I5 => \^is_read_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_RdAck2_reg => bus2ip_rnw_i_reg_n_0,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      \cr_i_reg[2]_1\(1) => \s_axi_rdata_i_reg[7]_1\(3),
      \cr_i_reg[2]_1\(0) => \s_axi_rdata_i_reg[7]_1\(1),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i[2]_i_3_n_0\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i[2]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[4]_0\ => \s_axi_rdata_i[4]_i_3_n_0\,
      \s_axi_rdata_i_reg[4]_1\ => \s_axi_rdata_i[4]_i_4_n_0\,
      \s_axi_rdata_i_reg[4]_2\ => \s_axi_rdata_i[4]_i_5_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i[5]_i_3_n_0\,
      \s_axi_rdata_i_reg[5]_1\ => \s_axi_rdata_i[5]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]_0\ => \s_axi_rdata_i[6]_i_3_n_0\,
      \s_axi_rdata_i_reg[6]_1\ => \s_axi_rdata_i[6]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]_2\ => \s_axi_rdata_i[6]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]\ => \s_axi_rdata_i[7]_i_3_n_0\,
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i[7]_i_4_n_0\,
      \s_axi_rdata_i_reg[7]_1\ => \s_axi_rdata_i[7]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_4\(7 downto 0),
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_5_n_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_6_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545004505400040"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i_reg[7]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[1]_0\(0),
      I5 => \s_axi_rdata_i_reg[7]_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAEAAAA"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Tx_fifo_data_0(1),
      I5 => \s_axi_rdata_i_reg[7]_3\(1),
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => \s_axi_rdata_i_reg[7]_2\(1),
      I3 => \^q\(0),
      I4 => Rc_fifo_data(6),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(2),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(5),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(2),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_1\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      O => \bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(3),
      I3 => Bus2IIC_Addr(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_2\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(1),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(2),
      I1 => \s_axi_rdata_i_reg[6]_1\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[4]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35000000000000"
    )
        port map (
      I0 => Rc_fifo_data(3),
      I1 => \s_axi_rdata_i_reg[7]_2\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(1),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(2),
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \s_axi_rdata_i_reg[7]_3\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \s_axi_rdata_i_reg[7]_3\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[5]_i_2_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(2),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(3),
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(2),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(5),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[5]_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(3),
      I1 => \s_axi_rdata_i_reg[6]_1\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[6]_i_2_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000C04040"
    )
        port map (
      I0 => Rc_fifo_data(1),
      I1 => Bus2IIC_Addr(6),
      I2 => Bus2IIC_Addr(5),
      I3 => \s_axi_rdata_i_reg[7]_2\(6),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(6),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(3),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(4),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(7),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(4),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(5),
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(7),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[7]_5\,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_5_n_0\,
      I1 => \s_axi_rdata_i[0]_i_6_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => s_axi_arvalid,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEC2F2C"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_arvalid,
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA3A00F0FA3A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[1]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
FV4z1W0a0QP47jMonUy69gpbvjq7sycBR0hNlegxH1gwc2JVjhf0lpr/w80cZefKAzRzcdWQe1gk
LTcmnG4JhjrgBEqiCfReZGK7Pyl9fELjgoSMOr3QBHsTXXGkgLqD5Zm1Ps38PGQ9MMBAvUVZpJpm
xn9/Yy6behTPa30msB1TAGb7qrnQdBzR8VPo3abYVJi0Ztu8OTbByO3nFq+X6OnNURHC0oYkqe5D
cs2D72P1jYx+g16CJA3//7pSeci7e4iNtAF2jYBR/AjB3RzQFCV6YSmwe0bQY/OaIESAg38mdMpc
zDhhkA2/Yhmafivlqxtb1VvcztF06UE1ia8D/8HL/S4KxpV9wSJcs8kDWKafiuSj6OpvqmkN9lQ8
iP1a5TFt51bo5aNyqt7vrEzgkC8Ze6P9GAnJgkvEQ7OR4s/rQM9Mh+JWdZHhZZeG+nUsibX+0aHq
AgeEEBJzfwKBCHx1X1E3YNlJQNhMD5aXq7D8wbOfXe76mWpcjh0rvOJ7yuL1ckyT0/BpqMG4ZKzl
xeLCNgGN86K1s27Iz0Rp50TPoFoGcHseRGPnD+08j2kDzGqfO5kW5zgKjCdPyVQ1449OB1VKyq8k
BIR+F4fCM2Y88hocOKxZ856ZvWH8QNrVWXyKFyFqmHquPwCyeEvRx4m5+WB72CL9cpcUxFUh2lcL
AVRSYd7fjDUrlL+YMPTqn51deGxhGB2ZGGyjL7KmfkkdxhymvEpr394sz5rWe4mBgHgP8G9TITE/
EaWV8lRYryg4V188MR2iQWzMRwW+F/E7ehtBveCuzDjrat3fgeuvDVFh0eEsbsXjVSHCyRgoTdS5
D0259sseTLEf4W2r7MaIUttcigkiq0RXBPRnMsZzPAV7TuZQUD0bs5lTrS5lLY+IKgypPXkFlCGj
Ub2BedHzCy1SDG8ctxqDmo+tagce9EiFUNbKAuD/Qh20wAL80QrHmNn3PTai4cNtb2iwFPRqC3Ac
k1bXbRrCt8ojUxFzH2rfLHjC2DHlGD5QUAFGt+zPU26DzuIpScT4lDE3rbxx9dLE1ULnULo7r+71
gi0sE3MBS6IsOslU35ysnST7EjF8TmqtIEI0LbwW46/JW5fdgd1YE/pdKgCFnBIz67j7ujoGEsxg
8EfskVomqltJbqcLz3wZJl9lcRtarrfDjcuRYVVTa94dUfJ1OOZicEdE+Os6eR3uKg4GBRCDFaz2
HznS8rTTqjEWRFasmBlm//zB5pGAhd+QKJQAVjLTyKAfOlhFlMTbTstKZXfzB+jGiK37QVamQUW5
CkzoTju12sM2htBUakyGp39GPQ122VsRleDqO89MIrWhIBqtGVEzt7IOOII6PrCe6VrTeG58e5el
yZAbhifjn+nKyi/6HftTWlG8P3smIAD8maZZ6tEoxFFnaoEuUjtA7pNr3z2TPyVQqEe2PW7o0pAo
ykzZ+yxuBsKjambh6dz91W/uCWvaRlyw/Tm3UtthpW6+MKJKpyNppk3i2lnde9U8UPoI2hOcUFCI
IEeR7iRtHuAD3mxoeI3QZfqg9OXzJhUpO0VWYqiYpHuuJ5HXPNsMMtqTP3iiUoBZ+tnP6EZWS5dk
lnoVVWAWrpxIgISxAlbV3WPSIhw6v8PLAWztswLsLYnCMNJfPnHIlesDf85LO0gKc7RdY0X9v0Zs
W1Hw4oIJXlOzGPkBFSC/5Jl1zxUST18NVDUMWfyJYjtht6cRW9BCy25qZ3tx8rpvzV5H/nNwQ/cT
VZMeR2hbW06VbeQqwZ9ht+LzOMAudYjEKxctByKctKBh+q53fzo0wQ3dmzsyPXse4DQRAByX7WIK
kJ0rYR35WF+TVuelVMU6NQcQIWzPlj6NU4WMQjmrO5Z06PUgZwchhbuoK+RqU5xtS03h9Whem/g+
PAmr5WEaWDds6q7eOZMUOaQ8d6IphER7rF783Q9IGv+2kxmBc/w49+Ie0yjBp098U1ANQCXnL0Bo
BpTdWIQfXgf0gsgC1UB76L8bSt5beszGZW26J8ICFsTfGmvg22DTylFOHEI1+Yxoz0IehDEICE1e
js5VVQ5OzTXqAfmMEDyD+HMHHhlXnj/bsNAKwHr8EoEf4VXv8Jv/VUYp59VKaXjX4hSs9mV5FQQP
WwX9WwpYY/7+xYQPdtnRAr0uQ0rQoeJ4u5ARTuMJAmY3s/Y5A8/4V6BACr78Z4/GHw63xsS1lUE8
OSQnG5+w5aTHVVbk9w0w3OORK0/ijhyXx22gkurq9M2zs9hw+9MwleTDKgLxd5hXHKvPH7C/CszL
MVs7/Zjvu2k5jyJcoGn5/6jh62ov9y9v8m4VpXxP6lMQkXRLoQgHQ7JRCK1a9BcO3rfnu/n5yLuN
BtJhfTu1tp2Af4S+mNJElEnHd7Un8vf4o7k9E2Eho7TyMyzBCG+c93BZvyNpfxeYUOcucK8HgKuz
YliPBknu5G8haXcY5XAENY2f/7zPZJKYr7G2P32A19T44Ff2B2gMwVUQgNpbg6U1C5MgJNs7Y0ik
O50KC+r1u7tYwT1I455JHqioaXUQ5UyLjb2ZIcdE3JNVH21z4KyOJSbHdlNIgkdHsG4+t3Zh1GxF
bSJiu+EfMzAhwR7m0ButKdomiU9OQYeWiVgb+lfGFgGFCoy8RqrO+hxvqzwVWj6LZ40jZMfM/oxV
cwiAQ1uJWNJbgXrjHFxfAlaSyZwmAJkyi00geQ+Rl5jtxnZZEuIe6EUbhREDu2y+d9EGQTNC3BOJ
CqIzA4JJW5EW+PqoUlN184JUzfQVs4TvNoutDlKMZIet98kkelEKdQlTMqTfiUQnwMOVhfHPvg+m
dVkl/3lAWHZva8urzQhwKP7yjP1cGvAwDzDcQfUJ8bNSQaJtpEKx5lPVO/38daz9UXzKKkVczq6H
HmVa+MzKAtrgxz8hmbDIQ/7iqMkJ9xTRZV+C4zCiG0OtxoIMj/fgVSJ/c7QhvsACmbt/u6pu6mwc
FC4ORf8Urld6GehxB5ih4zZNz0pCAYpmaoNsyt76+IAwFNunSYBPg+ZgPDlEdshGFpf0r+mAgK8b
F8Mfbtn/Gz8o8R9i3zcEAPD1PwmSdpLm6sjPHt/GH27ZeVfOIojHcluED6rqmXl/V42eJIS9RY0b
l1MXlSz5ejTuPUgy8exws1J3FWPwgxW3k7uypRDg52a+cVCJ/zFtFbLH/OpvomPSAalov+0ld1qc
IakTAhoh56u2TafXAg3zuXH45YvLSNH7cY6YfKjBfNQ0yBfafe7b7l1h+J/Uh8G488S62dTydsam
L4S3+QjSNwtrZy88BaPREf8XrVgvk/7n3lmBHTtTp3rcpM3l691aHwor9LQUE45QRwlkJ68aAfqn
5NxD2gFNSSbN/QquKyMbv6nSdRcb8UNdPcg+XVIBFT5+Xcs7fH4IRt+lyQ18afqip4N4uZeYgwrp
LiI/tA9s/vub6kW/molKUdvjNw46hR2Ayca27+ft1rbfJrTt/L2jOSUXKYPoRP6Y0kD2L9S2OdBs
gE7OHJCSTXroVIy7PWtysUnM/CVpjs+Oq3UfN2szTG5aErepUn6umDaBkUQ4V/EggEQeWbtkPEmK
MHXut+tmY2hXueGZ1WVMkgpqxwcN8t0kMzCprMqWFtdLtZS8GqcadDAI+PyCGy18PYrYGtHhUULL
6gFjv3qVpYqv4RpiUPArHhuINNYnU2+bmui4Yu2HthtEMgCy3bIRmp2Z7rn5p9inKmhmA63Tj/VA
7+3SxWnLU9OO3Fypdj1tNxWl1riTIRM0dAdiQkf8z5190ZDphsmCStaPfbXe+m18YfGdaS6Q70t+
7PkVjQTT6UF7dEQnBWj+B8rwu8xCX0NCrtHZ01BpsY2lPk1HiBmewdnieGpKTpz68KpKyW0ktcz6
km/4yN2tPkD7EfOp+gSIavtyX1/g6SMqh84XJSkYhvNm43YpiLo8bagFm/pzk9dy2MmW+p1PqyNw
oN11NDbzvvAasLHbJ69+S3pS4VEU8TZmv5PooPTGnAxDtVIhfW1nlJwBOP1eRMmKSjl1KxaZKLQZ
QATSEFLeOBgWSsd4aA4BEIue2icZcIOYUcNIpPbVyAqXUPGlAzMx8Ur+ysFkjacYqcPBmIyLtiy9
FDcsnrH2ixMYPpu7WHZ3191VJ31hcniw3YQMr8BMo1duHL/JzHNev18pxrtApd/J3rhZuv0gEDAp
z8h9K81iN0kNgmigQWmmN/ckOFSK6MaeRPKLtguznIkO+XUhOJCJxJ5hxeYS6RkbLolYCw12g3gD
UajGceTTpvCOU3VQ+Yz+LOwFo0YuM5D/nJW6SB4YVBFHZeke/L3V+rh+BMKVWjIfzu/QcWHlFVKT
jwrhHx0MrOSZhhPnAaMhJEDR10aBxQBvu3nzQRF0Lv0X64TjPlTMXuk5gKNPonPFjorBnlMppmbV
DTj+EVwzipoUJs9c4Y0+YudlbmFY+jPkShDvlpjBLQdi+Piv+LG/r+17DltGSwksX/SH/lEQFAL+
ZM4hPfqhIGa8jLWc53SBiojHZ//zQdm5AmkNBFM2VlUnoIorLW6PYJOqUxdQOk7/xkN1WFbRb4uJ
9+CHYUSbB8fS5lPwFEXjiK06ur3epAQCl5VaRVAk+zEdRzrHGyYiZztXVLcnoDFyqRJ0Tp6uFcpW
8hAPwuCMKqoperMlUUfHDiURhLfXH0PpBavJvGpa+BLFBJ4gtCoK9Q6xJYFK6Rfp5eVLEmufvOfT
KH8swtoDwz+gqoZwOAyxdOHoyUNpcH/ALpW43Ho1xevT0++s0/xuYWowQ0fQPaS/0rnAtD2shALE
7YRCBnMzExCjgH+s2ffAjKNzfL7lhlle9ns6Prd3fBM8R7TifooaLei2oOBpbmyPA4pQsfhl42Hf
hByRFuRwBO+m/96QlcvgposaMpwJ89n6r+apMshtGfqQJmBatXzm5xSSECiy7BRwf+N+pQfD5Hlw
KZ4pxS6FmXVP5F9eoedvhe3C5r5kNuGeg3FIQXLH2VdUYW/GFeFWj2IEUyYMLMSl0dXcEWGXgeqj
Avne+a7vmjAULgxugPG2iflChBoSICY/WXENbFEXqSRzFplnHGqzm5BO1rfQKfFUp5c+wu9ZrvWg
lzhqIylIucCFX0cnDmzdck6Tji+r7A2SJqWxWcTHeGMAbQmk1xeXuYWEQ2opdwdPLl8zM/8lsibv
n5qVUfCPjZ2RtIiqxcTh8SlEkJnDjUHejKTuVpgme/Lf8PiXBzxAex6ab8zfsSTDEAcODWH07WjT
iIdakpnAtqXf0WUwHIvTI5Xp6foLv7OYKiZr1zUaxMs93RuhLGLpzIQXw4if4vwPoLloRrCQslZL
09PznGCdcQLFpyeTjZXe9p/40IPT6dTduhClNuYdHzP3rB+Ca1G969hhycqaHUuh0RBU8RZrV2+9
BDBRIIp1ppUoShOh0bQQmYpRVh3G2lzP9vq7sLnx31FDBAd0iXdXOJMMUThJJIxebJMtdLHMECp7
0zjaea2v9lXuKL5HRT3bMBRhBxaPphJHIsSENwSHjVfS3f8ujjYLjzfOxwPYu8+cGMj73GYbs9R/
y111ywjFkm6P4+7gr2z5du+U32VYrRoAeM39Nzdgey4F08xR7yH8aPYviOpRvr+YBjAxVxwy0nWn
i5xbtpm6e4JVQzgRZG+innUmpH1GBfARePtdmg9ERGV905bYXT7Wtl7Hl3FUcnq9NhQ8O3l/r1lk
fBanj2ZsnIWDQ4mhGMZJ8fuqxLN3sqRtxe07FgHrgRlGMgiPQSqwxnLP7wrYTcZncZ5NTth4Byu1
VfS9yF0oLLMoc3SOr5WxSPTAD64/+eWh3AlgBQv33fQ5nnbZzH61oeqHCvA+P5xaQe7lwSG+JEYq
qnaDbXcpUJKniNetOY6byqcCIzAJrTrVCS75wMusmbnotfzYqGeKAM+9/JlFP06zptS2/NPCtwX3
/vTB+UNeD3yg9TIFTMoax3u6Sh+NPio/4i3lqwPf58bzv+NFcnIrhrwvSf1bDEFM/pKPdZjRgyiE
KAxJ0nvIVwfsD2Jh7JCILp22A6kjXUQaPxlw84ZA3fT7jLCeZGzeeTCSJuxDiBMgnQn04/8A7jkF
gXnESrWgnjFTrC54EksMvYmeQHcjjkc48LeHs1O+BEliya6EpxGJwNi0XJugP54Ze597aNZDAqeg
l3wekMxMlHgMNO6IQvLD5W6fP7sh/vmR9j97RsQbbsh1EyPfbD7DTZ3wb3YoqCfhf/B0ejbzZueC
XfRWJe2iqo7JBYSY42xYCG7bBFaG9O7MCSyK75itmBaYm43UsPyFMMzS+/3aHXfgWdrdGBfGRwLg
1xQCx06ZZ3ciCIaKVuK06uKXBQyyaH2lVhadevERvHglx+2jk9J99SaAlUdfJTGRt3jnXv+Sgu+4
hcQsCamyCzx7Yru7SW7FZXeGqISTWtzoXGYjFIHy9S5E8lzHCqpxOUZqCTJ+ignJTZREh1Wq2+Df
ajVkzpK6xZsY463GunYw9LxC81/AaxzjuB004h+aREeu4TCg0OnhoaRgGnOceCk01XzeIlhe9lv0
hAkDhPZY5h5OcmVnh5q6j2355OVsqQBlh+2m30OU0i6T4N90lmWZhuTWG1W+TDxHStsnkj8K7dOx
oRQ+zWTbXbtpzHc5OxWagmbULjFanv81ucNXe5zwumr6JZ0gQItp66Uv7d3LHpzFS8o1WZWI7ZFt
Fsx8obIvFC+23nJ1r6eII3lLOjaWuinsWfUrR63DI4PJKNZMfn9DJ2KRTs13Davafe0DzeTVZi5O
0Mxt1MTTeHs3leD7TJk56Jl3zW6iqi7pX4V0OBd+CRVjCap+t8nbBxn6yRKrDJbnDZMeJXeouhF5
gLc4v9rFn8jCm0pWkaETJonJaKHbrwTHmLO0ZE5Yh6Xb/03bNsJXzw03RC0U2ZnQCQP/me7G4gZi
nI3T/LJ7DouZqTMFHHET7fTlPrZWy8Qb6Jrjgf1S3sa5d4Pqq4kLQ/XZ0CwGwaEU8m2JH2C+rskg
ABtkljcXpKZOrePKkJdC1iBdxfo+NTob8D7Bt03KnEJ4bmGIl+FqedMnGh+d08ey7tucedW04oeP
sC6CpPnRJFSx7HzDSLhm3lyYx2CP8vmWqUHNW25bfzVLU7nIAvn2v1tH1KbWrpBMiTkZMWeE5Gvc
gnNvUDDAceoL/JZNJ6vMaxHmdaL3YJeU61eDQyPQ9rDwgYbzoLAjprHLqkCVFMxUMuONUtnt4A0g
oL3ooOx1UE0Lfl0NfazSGbwkF74X3KQZowd5snfIghenkDolmRTilwcZJNcU7vMQ9CIpTH69OR3g
6KU8eY+fklnpkI0skGxrL/TT5/jlSqys0cMIsQCukzyGBJ/2a6R0o/ZXApH6uMKUVHBIr8lSzHip
JQBg5oGiO5uFBNeT9XRIca+em9QNcMNTD0eQdsixF1ttIM4fkSEVFWrfYfWRddEPs9pMpgstOrE9
YlaOhjMlrE0iW8H7IdhnlYq+u9nVzuXf7vNHP4AL0jsu1Fxf1fTCj+8p8kiDUwcBjKu6bO8a2B/U
jRYgS3LzephAptvfSBS1riNRr82jrFZ+nQ3YhwT9abxw1J1WPa1tWgzFMYBvHs7yEn6r7PFM9cpu
pU03hr7PemS+zIOV2GHXHzAVqRmVEvjC6whaUO1/FnLbMJAoK6Gh8pQkxw5ie16PmzBR6zlRlDZn
tuQ1SgQlP4+Zm4Ts5lAtvq945JXHe2SkWJa/5Z561ck45dUR7xXBU5ZVG6zd3ftqqaRI03f0QiR0
2mXlFZaADlGll9NxFsy9AW3/JZBhN1YOEt7ytP1Pwb0sluTbOTBIzjtc9pjigJw2UWj4FpzPZMoS
e0uf6UpwXGrWhqbC0UD48fxMitpZG92tlcbsw1Lg36TN2KD4oGPhWC7ZHG6ud1v+aRmeYu20wyV9
etqCb+KlICl1tobgySfydwh6YW8y5jQt+jMIVKEDBKiwQafiClN1g2Gz1SPGv051UB+EBlFofLK5
kdgqEBC+QiPBKdame/2IhM/8j6SjjteeTXfiiRI4SXbTMuHCA4BAtsxS/BorCocwa8BHj6lRFv8k
soKfElWcxPiWRpPKwlG28mSbvJs/ukO2RbpiswBjb4b+T8bEEyEYDuLOngm0qtap8oIZ222mRX+w
YRdWGlgEmCg+o3Xn9j44jyphsy/VvRk/lgPa9QFhwDh/7/r38XplyWcMXeDNmPs4VcAPFhZ0f9Op
BpJoKuQoDE/rdz8v7RYLUJBdDqYtat9ggSC1PHDLx0XMF2d/20bm3L52+TijM70DRCsNQGCL/2mK
0969aG1AC3Hp3mML7P+pJtleAMctAVpzl1bj0KbvXe3Hv5vBAWfRDnpxJxECpTzRi+sdSHlFLZPs
nz/BLZfjJHho54XUpCSTb8Hv/h3yspW41TxAptGffyHgi3mOLQK5rDarCdWxoeKFztZQmqwxNB0g
djSr8EPA8y9yz8fLMyLukJLwgvl68clhwSL3cGMyElGqNu8mq2asnNIQ778WFPjKCyDgmjX6ZIqx
R96P9Hri0mUnmGyb5EW0ontL4J7lzUCBHtN1ox9cXkJor1YJTJUkWX0uGK02jJmZPDqLD45o5IaJ
/lgC0bRq2hkXyW2odwThkou26gofgkr9hLqK8XXWXz/TBn8tIO/IuB8JA4sYTYogACk3OPdXyZQl
7oZaMFDTwChijCjINdpC62eGffChcjckm176cB6dlpPdqjwtqYgs56y2vHtoLn3OSfcg/GXagu4Z
yhowXdFPIBUFzAa3lZEejXYZ58HWBYjPvxFkCeQQZ08+TbjNQjLU+EbTzGlgCM2ftpMmhxrc9YBt
13R0uQ44JzbwJ5Dql77AxavBuzFn4qu/nuoUuQ0ESK810RD+EuVTFRZMkmeRgCKQ0Vvc+Q6PCBvz
TW7zAMe3oMmBb7MCNw2qrSHykAxxeuPIel7to+T4q/05/zFCKE1a7odqZ5kPJWJAclZqUul4L4HL
hDoyJasHjmgQ3N16Asuagg0Tpx3wnK57CJ0pVs97+H5HWXqXaJk3RyKd96dmFhQc1rFeEUWLF9y6
Kh9F82HhqVN+OtV9shUsqqtjA6+mwYj+Vk0uUb4BL4nQGKxh3QH5Xcsc6pZKKkJ1mg==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qQnypT3iR+diBCCNh709qgJ8y92Y+0urv2V/sSc5/AVZH8bMDyE6P1AD6aA
BtTXZTBL0Xm+HMzH6qChrX5NnPL1u0ASdINuPVblVMUw/ww2qaIzVomGvj7qVEF0RB4GqwwiwkNi
Mt2xdlz/yqFRC4DXDN7oM5yczsvJvAIWqYYcQAwrZFeOZdSgRmOYnwEtRMogbmDYjXKIkI40IkQM
AMjGRzhodOLY9DXRDl7PKl+e9m0lMih5oqp1GHPyVAAVIWoOlcD3kcYw6JFgdv3IIuOq+Lor3CV9
QmQxy3x2JMFiv2sv6hM5naymsKumQQfYR8mV1J+JjtV16IWD42JhZGopa3X7sR7RXTSSmXVKzhhH
2YBEmngApqfpDYnR8mE6c+6KVeC9cu9LdQo+M+2FdRUONOjnL73abQzsr6+122fdy/JqX5YH5QkX
/fdZRb/cWRdhm+osg40EzigrS/vYHvOU0XEqsU2zDpDQy1TAVhhaiNGk4TA6GtLrR2y4nPKEK2qO
z9Hk+h819aUEMOEH1T6SozTOgI1LUA9V77NK8FdbAfXpcsH05CPwjZRXTsb20hIx0iyhNRfty0MM
7isrUMhbMU0yFcIVbnjBUu+/bNDPwv9ZNo1ZNwre93k+OLY8e0IGpb0CKmYGGN0NPWRoFsfMPXV6
qEhs2pecUVcjxs/jPMnAp5q4Irx8C0woEAwzG11wiUeEIUwg5g/E5ed44n2+2ap0AwyKgj0sEg3v
NzEfNW8y4VGTdPB+1ETLwspBLmKsCNzzLtk/S6gxICeIYxwJs30ZqQQZUARSptez7cvAJjf3dgGB
nnIMBUUzp0/+8oBzdSPnVSwfJ2onnYU7Z0RmjYdx7ZK2I+aQ9R9BhBWuVNyOImm7hMpUN+epNUzx
S8RybzEiIDerlR6n+0XJey9vTLbK3HvYksPm9M7ZlY3y/YHAOO0yR/yXSH49V40iteaJNCQtisnj
ykJq3xfKJC8p91Eq+9ODlgqDDg5XPeGgz2iXjR69/j7pvz8c8KEedw6/MxGb2bOz8wpH+Z45l23o
R3KFYx6da1a4pjHQvAKbJrsibDFaUSxAmuzmnMCF2+94ECOyxxS59P1CpeLFElTZkLi9QgVyne6r
P+QPdTPBsbueETI7YvV8hKBG0SbrCrN8PYmKvTUbqfAi3WmPDXsZBa2XDf66qftnQEgO8A0sDHXm
AJk3RyD4HhJhx//RXB2GvtwMBJUxDMaDfyzra/UnlQIzvyTyLYgI6zpLeyLYda8Om50QWJj1xqNt
S0GlEdbOFz3O02UbQFTtvR8s9yoU/a2ogyouvnLNqDCionkbPv9VIbZnIiq1KJvg3FqOy7UnD82a
w4q5heBlpNgQs7Baxw2kIh+vTFETz5/tx+uiWNqXk9r+xAHSJ/RFaa7++uLXQ+21ZM2Nwc5TuGvd
S9SBYDazbmk+ftNtQm85l1Bxnry6MBLS+8sz4dY5EMAPMW4KrQjlgQw9QQRMzBdcCAZYFaqkeyOc
D4UUanYwIariyYhH2YYV34jSB1WjDtS6Q4x05+jS3QCwARBT+YZy9UCJNGF8M+cpFTUjwyv/O3V9
hzKlMfiAY8aPz5mpXmNiQe6NktohKxgFClD0BTtbaAowBqbLpdOWgtzD6SoK8ZTQVeFg5sfg1X06
MLhlNdRgY+4PRAE3VrgbFaObXV0MEUOC1ysyu8oWMrdzc5sIdHhJw2WiWuWNEfqI7FOeQUu63E6s
fVI7b5YOZJfC5eziP4tN6Afmk8KUlP36cM1HE+eNEUxeWQVYHwEcfBSF3H8eDGwI6fcNmiFaTP95
UI1gDNf6dEyjZHMz2j3E0F/ieQ114bUrAGQi6g0J5gzt8sW3KgZxpEJWpe/TTrTXmcZo7+51lnxz
w3ltnhjptjGM2G6IGxeaKdRO6q2VWDhJby2ZLklK4UN0AepdzOxKdLCXF+uEi9D4gFyoTDOSf8fF
nbkS9cNRDMGkFIfMekgnzPgqcebFJtTIFhnibJpE91FzBZM6+/yjjQIBh1vq9c/LTf/I6KR2FfM/
Z49xSpk1vJWZ/EmDQ3Ne75RYNXZB4ddUnISjtpbBWDKe840h57pdneLEUYJwZEBh5wkc9ZufFmQk
vuexCui+pi4kv/YpjLhvgIV3fhZfZrChm/2vrJ0aOVzK1QIrTRRKowcczSS1KqzgaCPOoLvVMaPQ
1QLvqtIBdMxEPzre2ajop7cJqDEnF+KgDegVMU/rj/q+TjJONswzexC6bfinNdNDLiQKpFRMcjQQ
0KD5QLbmWO5OwVZnTjn2mYFTOI6X+nsA5dIB4iNEzbH09/9OEoGJux5TQCSjO5Rw1pjtr3kGYGXQ
HJSqfvEvgmvJBaiiA2JakBVWeWh6ZAu8E/n1BW4667lQemsyWRBp4WNAOL1Xv+hS61bRpZGV6FvR
G84BX7FHbGhjG8ci+aakhra/g/Chy6hIxT9S9rP3AG9UeWDroREXczJlaK5S5wxmAWPzzyweMgzP
qWvsgg22v3kkQkjYysfcHlHa8WawlXT+Z1QGsHaMQwDTE1iK5Mzz5TvTGCiX3EY8d2vOLxeHWe5c
vn3xwyN8mdWjEhwWMAe5BcoITFZD+U/Lk4+aix8xVkERHc1IM+TwuclfARxUbs7rpu0SGtxLiPbd
tpAOYzTzIsiMPR92ncym6rC1qywyE43yCGNwOh5aEZBC6S5cgFzSmiWIJlhMHmFGQy7Q7DVf9286
3cBalpmBGvoRtGwpCw2guSZ0hWHxTdJifWFVr/xqjpi0/xHl1iHWkM/eG3ld1HwoUbly6EeEcCy5
jQZ6DqMw5UX8DPbZKQT2wDYYPY4RurC3mnKOFZT+gfaavOAvWKHdfgoepPJuDGLtV7/IlN/TZBSn
cee9M8NJUAI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]_0\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_1\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]_0\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_1\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_4\(7 downto 0) => \s_axi_rdata_i_reg[7]_3\(7 downto 0),
      \s_axi_rdata_i_reg[7]_5\ => \s_axi_rdata_i_reg[7]_4\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qSKNlugAKunrcMHCvLW29r5e+lW0zHsq6yjBB8eB+5/7NL/zFrxnEaGEOMt
kVFol4Gr4Ras8VzPHwbHpC16KgB/F4CjZciHidp0+DcatwmjH3n9nYbYp67hN30o+MLXQZpzFrlg
pfNkQTq5c2YTWWMqgK3RGYnZmv8xnwYdZGXGMl5c1BqHy5TSglG1YG4RUd+zBc2hhfz7zYHcWXWa
B8ZgCLwb25JxBXGEoizsL+/718Q7IetIh56w5pzdDRJL9/1OtRQDQbI1HFKBVEvpFOPP/MpU5J6t
BPhfetYSJsWQ5U+bProNR6vQcS7aTON4O0zQc4PnZWI6opcAdIQMsBb1bGt+PMi2TgvFesveBYZ/
BifC41e/jTkcMPJNiYAabf3DS4WTlyPQQ3wK/u9DECrFvC5bL1dTXn6o2GcT9f0b5EdmzxA8lQzS
4WF6BiLZvCAxvFQWwfYV/s4FDNKD3eJ62kG2zb9mQdGOYG+a1bdP2nNP8z/H6w2k5FJj4bY1F8NI
fS49xWuhTePhvitvaraD0ftwGDcmup4/qPfoC0akGR6n16eBFpRBOP2s2d7+j8mElLKwXgb3whoV
tgpuxXsHpHFU8Ih07xAjkJzuIsZknlus+v8xA83kqWb5ewL9qWp77VavE+wU4BS6wC08mCnv5yka
tHhu7eacPlns8zfddhT4dfkaRcyzHhGVD+sS8wia3POdLzIM6ljd3vxXWf+l2WHkbq6c2R5O6fe3
zLdkyV2rbIaV0+/4AbHlep9HOiwT+ky43zNObmaM8q2MLC5Bn2xI9ZYBBeq3djBALb/qqDht9uGL
Bt0ga1akkmw8KM3EecoGnxUc7NNEBj9dbUIe41ymXJoyX8aTfHmztUI8MYXJqjqoi9WuxP6jJig5
Ghv9Xd+t+OCOUMWjeIZL2I99rTvnTRQ/zDSyG8xC9HmBTxkdSkGYrlQYaA3XqC7Tr9Fq9im9EYi6
OKDrc2b6gTMaih6DaZeO+mvpz39amVhUtX4RhFMpPEbgVFL3i/4eq6OZdITcXXbRcb/oePLQIHo+
3n7DyCnNh+fXW3GeKfiaUhcDfMfZau4kcptgWv6JsB5rkx8dSoTPtNu17l9IR8Lb9ChEDuGlGRpr
1jeYQ3O4UznuBNMh9cQF2q9Ba5gEpCK7t81L5dlKATjWIvpM3jzDhCBC/pqHaOu+vDMMiMvatxUc
eYmyxmS7j4DqCRLrX4lmwPLpr9agw9fbFsc2yJ4bz4Vkf8hg0DI3gE6umCk4r0+QdHDh5eZauGfZ
38a+1RxjmaC9wWE5MFbBmsbclKq6hLoriEntHckafzDHsPb9Y/GugBD6Jwm9Q7jz/M+Ac1j4P+nk
vSW71pjqKEYCUB1FQCga7rP+W9CS4RoewOAZAfVZqSx7hTtQDTZfMe8C5tTH2lWyEDqwtHKBjg6A
az2eFBTkPwhluo+Jq6twfziyx4POJLZ8SuCsxj6na2ixo8o67obiU1ziBL6USUZikCkK5xLnZZdw
QAI3eY9wCfU2kyGc6SuUBtECLVkDVFc+5Hctu6BOpfnVhLHK7oAm9rJqMDDHVyEcdyCU8SrfPuIm
i0nXyzIqMT9Be01NQdtBHQ/vWXNk6DqH0dMtZGS1cwKdCesUgRb4lvPnK11RtHfiZz25wF4o99qS
bLJBetH7HQi5D8dIEijO5R84TF6r5iBzgeSFaa2Erv1x57a0fpfvzuWPBJhWmbuMINFMBvbSqHUz
rfURpYDLPRC58VKUbIiPYjKNp3BnYxLUlCnqotPNn3ILyJKk2YqP2tx6xpFGJsLW6WcP83IyfQoz
8lcWI4RicoUcuA40V5TceNqM4RB4rJcMeBJG6ZMAprHo7nlxfVHbhv/TJgAamM1LVvm3w+Z5c5k4
JRiD7XiupPQycZzI0oIYZKlA7N1OPi3An5yHSKqoLwlsIGKbAPUw84UqhAYp80kSuivxaYJSp47g
FLCbVI+TT5UsyX9vH4PwfJsS9prX/rHylOhSULZpzuX+dQQvUchDh6eS8J+ijPbWJ3Gd/u7yJDFr
yW3Mbv9Gn+ASISxioT47bFgaCOUWjObzsvBvt+Zhab2Tl70+uTj+RqgI4Oa9Tsl80y9c3XkawIO9
dKHsn/FKdguR2XSvflXudY1p1hd5M3ZsJPjtjSWiGmJp26YIXdMqR0ILewYWFyBNH9Y/vSa7ZDMA
qLTccv8veaaRbYk/nsUfpDLmWrNYnCcIrc5+jJo+W/cYNYBLTNEYJeQzreqw+4RNb7NH/fLrxAfA
LsYpFepl+PDRqycMHxWf3z+vmAYYz3p1s+9ZW8MbcBa1cLDYBSxnr3Wvt5VlYYsCddym2+ySZwg3
O8JWUUAYkRIs83muSKvVgcCg9okSCg5VgyXWMZXTFCrt9Ni5DnRCHFn8j5jbRjCOdbvNHo22VdzQ
q9mhxTB1oBJAPSw8qD/P4j5lDcLR0txys2Jes8Mak5FtAZJKhY7CpOBsctHcsK+WN9z0UmuKcTzs
cUgpr6IsXDxT+UUmUuv+pMwgBaFdGEXgGzL4e4rhoILCAtw7qhE5gmhj+7sjuQHXQixzwljLQ8LU
zXVts6X8Rrdkl0h9vccEuOY+i219H07exoOorN5B7fTFdrkENTz3CTKpjy3HqS8LQCJj16HjfOKJ
OhKmHrzGhBvmckGRQYqSZ9SOqPhLPzNY4y9DhDuR/S8lmrns6FaQYTybzrZE/REa/70qKzu8apfU
FjR4GgslDPys3vh08FnYqFx53yk41PkbJ0chl+bpiycyrYf5NGGF4ltk6grBQhpEKcFcjpWdTqJW
cssVVg5FJddQN6ft7cmfQfLbsUyPqLIPibMK+9Ov75MQnZ5h+1M6rBTJuiOHmv86uPVAppnLVW/8
jh0ArzXACO9HT+WaSkRsKij1L6HXepeh
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_0\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]_3\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]_3\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]_3\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]_3\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]_3\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]_3\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]_3\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_4\ => \s_axi_rdata_i_reg[7]_3\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i_reg[6]\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qT1wY08OPhZ7ye0uPxxtj78d2K37XGyLigk7jQuJ3Cf38j12fwp27sE+DM8
aiBaUTocPCFmWBEQ5QX/VImXcIxpJSBXLP8Aab7nnswPRUkCspF0P4MnJpco6joj9r3dmqE5VotR
SA6PUvm/dPchIX1B3ErtTN+3Lykph875ZYxg8pDIpwD8zu4O1CS+VQwe6CO9PMxTMn+EfD4E8HZY
WrB5pbB//H5zOWZEJ2Q9kEtBe2mlMJNr+di0iIwMLjQAHKqrC2tvHYcuhU16LQWUEIzL1pRCAqdk
sns23idoWxUb2u7JLnSG/Jk7RDAmCtdTbrcEJOxBTcrxuQ5CahD1mYBiZ7qVRyYNdtPONy70EtkS
6i4mIYAKsgXXmyY8bRirtriNsP88IBfEuG2YOHHTrQxRVoljeoy1cTN+oRmI/5wm/LL267thNcGg
/fT87r/FL748N3f0IGAAOLCZEqLC5n7mG5Emn2URKnqj8mwBVtjNv/HIOWMPb0ZBKd4b3wcv7cIA
i+2Wbwa8vIit2jx3fthL78/5mM/AMz7xItW77XH0TXvXFSYZmaFm5Ed7bpkgygFx1JBZ6ga6CZHb
znagLpzPTvCqVYCsDHLHSzy87Av+bYSbOC5I5e4CzOEM6szOaQW7QgBPIz6TDrsrZD6mFCIosyUZ
qN86RZCEtJNT1w+HjmDvpZ7hkj9rxhHTJ5aMY9hRfAclqeZDlxYlgWeJsPMlxzRvMDnxtzAEZbzw
4bf16IcI3yT2tMJiinCPpoRDpDFjiC4F6SmXctJwhsievYpqNrigcnZYYx0DT50dWcr7wx18ATsP
YcFw6k+8TEVW9+SD2tFJfAuS3k+5ysGS4Wn8VnccEoXN7h+x1sU7Ur3/TzfCCw73Y2+HPs9YlQPK
L+wjpeVePgnzyl0cS8zDlwLnxZsEyn59FmNoeNql8Fj+7lTFbzLvv3Uo9A+RzMjzyWEYNONWFbho
GayytuiBYflecheNdrH9LY9HXGrT/xD7jWy/sBs9ESiuG084DYLDATID+fzenuxG7tnvjxnw2jK5
tAzUqrm+xGmXru6o3tt5s7JoYa6/9V6FJOkt1kJEauVvBkDqGp7gkiCxLe0cKoTu5BDKXmVAI8FU
1UHF6faxPI0YqSb7xwugztAuOgqQCqjLLQ9KS7BUNxrs8bFeRQF7hx9hDcu5wc0qHnciPehE5YIl
Hoqy8iuN9lXobyzs+H6mCSvX5SFEYA8z5mzvnWxgfGX3cKTaeRERP8JguOn/sK+CKM39gmTfxlQ+
3njt50dXcZrpp9XQP0XtQAOMN0fjtInpvqdHVw02rmgu8LpKLf4j/NVfS45MrXFKbd2HN0CWw/hg
eJE5cxOXEDlYDXgG4fPQbB+Rkzm/HFKmBCyRK3VBOk1OMlExijkFUUmPTxKKTkiT/wJTlaCUdrwe
LsAIeZbqQMJGuuxnlcXo+JD3lgylR1jk4Ztcino/PqEMHNnvv/MyPlc2jbF1qhK2kElOKA406/7A
2hGoz6VQGFZj0Dh9NrNeqp2sRIiy1q+R5KAnysh3wsNmVZkAWiDhWxlLwbl5y5Errev46qgZqLjR
ZPlD+gOX8ror1C4J2DSTcHPzaGUDefT939+xseNXSexNVExuZiSLXJAobwcrd2gQiPN9E67ex1m7
NJ7CU+Og3iQI8OqTBvBwZLwRMNcnyom6ifL6rJuHxARmGY+7ekNYkmvpfj54xKFxrpWuywaW1Q5v
Q8VWS5+MgQRENlwF7OZfVWc79/5WY1HfaN9PvYj4utx11QfpCpwk6CU6vX/btIvvVX669r2XP0aX
Hkjg0+AyNbpAURPYI1BLimpteZ1d/BIfcW30IKXgXov6EGfDHWyq8unxbQVDNIMwabo18Tl9gA5u
qfJgAmMu1JnLdOK5kkWQYNAj+BjxgipjyTDf/WjBZrOYdCebcGLJw/vl5r9KUK2lWpN3Y8mnhhcJ
gkaYrGwcTYBT1G7Z/e8B8Cm3Dahox3ie6Ky6YLTS2clIV1fE8tAb0Rdq5XRsCxmEd+BKtJiinmp3
IzJmjFrIrWCNHDvNfw1onUSfbAxa60/ASWvPPXk7n+oKCDsv6GayLR0ebzOFBJMYHuwMWd8SL8t6
9kpctzCeLqVGFNVdpKw/svBm++w9PG50FdUwkALJkJNjeRCF/CVkBhF5NvT7RFq2cxFqrow6UN6g
dN87DFhYP83jGFwt+3TRUlYdX2V5uQJaL97PlGfzc5A9AqASWqmi9qPEHpMLXA8+yGBzUCe7smS/
9gLnLwxsrSDMtoP6AS1xmU7D9Ux8lp8JJ8Z65NqwC+KH9my4fmn6o5xqIsm7k37KM8ZHMthu2DTX
6Q8vBuftkDXwe61mFVh1KSjb0AbiL2pk0nCgECLJDr0Q0SFg9oV2fspj2GgDK0Ldz8eKTa68opV6
nOCVz/p9CyTyoh7LtkMldoxIsP9RwbWfXkzpq/z9PZytGi6NiXr1/Z5BcvArNrAW0cjE2uDQLCSI
5A/4LrsPImr04MyeA3N12/pS4lIPrRrcsmXmO6BLSWFS9eTjEEhu63ovY7kN4urc9QxFwN2TFakf
g1mCSRiWZRwDV2KU22OCb3YnKphpH82CuhroDAn4W/F3ZBmdOlREBNZHiVPsZWiwnK0gR3xZH/P6
JJEjk/qw+KNNuNVytKSmMSEhffv5O3/731PnANPQE700N2u/rss3AXUMDJ138S5VlN9etASjaQp/
en3Ch9LBd8sTO+H9mCfPruYrjj6mk1Bz6WNgEJFrZTktp/ZbuAJvbsmo
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_0 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_22 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_15 : STD_LOGIC;
  signal REG_INTERFACE_I_n_26 : STD_LOGIC;
  signal REG_INTERFACE_I_n_29 : STD_LOGIC;
  signal REG_INTERFACE_I_n_31 : STD_LOGIC;
  signal REG_INTERFACE_I_n_34 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_47 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_19 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Q(0) => Cr(3),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      \cr_i_reg[3]\ => DYN_MASTER_I_n_6,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_29,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_7,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => scl_clean,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => sda_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_4\(2) => REG_INTERFACE_I_n_47,
      \FSM_onehot_scl_state[9]_i_4\(1) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_4\(0) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state_reg[3]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_58,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_65,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_66,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_67,
      \FSM_sequential_state_reg[0]_0\ => REG_INTERFACE_I_n_35,
      \LEVEL_1_GEN.master_sda_reg_0\ => DYN_MASTER_I_n_6,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_27,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_73,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => IIC_CONTROL_I_n_22,
      detect_stop_reg_1 => FILTER_I_n_0,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[0]_0\ => REG_INTERFACE_I_n_34,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rin_d1_reg_0 => scl_clean,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => sda_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(1) => Srw,
      srw_i_reg_0(0) => Abgc
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_84,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_83,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_15,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => READ_FIFO_I_n_15,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_73,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_81,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => REG_INTERFACE_I_n_75,
      \FIFO_GEN_DTR.dtre_i_reg_1\ => WRITE_FIFO_I_n_12,
      \FSM_sequential_state_reg[0]\ => IIC_CONTROL_I_n_22,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_26,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_80,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_84,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ => REG_INTERFACE_I_n_77,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_79,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_3,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_31,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_27,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_34,
      \cr_i_reg[7]_1\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_29,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i_reg[2]\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i_reg[2]\(0) => Bus2IIC_Addr(3),
      \s_axi_rdata_i_reg[2]_0\ => X_AXI_IPIF_SSP1_n_19,
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(3) => sr_i(1),
      \sr_i_reg[1]_0\(2) => sr_i(3),
      \sr_i_reg[1]_0\(1) => sr_i(4),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \sr_i_reg[2]_0\ => REG_INTERFACE_I_n_76,
      \sr_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \timing_param_thddat_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \timing_param_thddat_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \timing_param_thddat_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_58,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_60,
      \timing_param_tlow_i_reg[2]_0\ => REG_INTERFACE_I_n_74,
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_65,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_66,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_67,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_47,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_31,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].FDRE_I_0\(0) => Tx_fifo_full,
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_81,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      scndry_out => sda_clean,
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_26,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \bus2ip_addr_i_reg[2]\ => X_AXI_IPIF_SSP1_n_19,
      \cr_i_reg[2]\ => WRITE_FIFO_CTRL_I_n_3,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_28,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_79,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_80,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]\ => REG_INTERFACE_I_n_74,
      \s_axi_rdata_i_reg[2]_0\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_77,
      \s_axi_rdata_i_reg[5]\ => REG_INTERFACE_I_n_76,
      \s_axi_rdata_i_reg[6]\(3) => sr_i(1),
      \s_axi_rdata_i_reg[6]\(2) => sr_i(3),
      \s_axi_rdata_i_reg[6]\(1) => sr_i(4),
      \s_axi_rdata_i_reg[6]\(0) => sr_i(6),
      \s_axi_rdata_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \s_axi_rdata_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \s_axi_rdata_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \s_axi_rdata_i_reg[7]\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i_reg[7]\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i_reg[7]_0\(5) => Cr(0),
      \s_axi_rdata_i_reg[7]_0\(4) => Cr(1),
      \s_axi_rdata_i_reg[7]_0\(3) => Cr(2),
      \s_axi_rdata_i_reg[7]_0\(2) => Cr(3),
      \s_axi_rdata_i_reg[7]_0\(1) => Cr(4),
      \s_axi_rdata_i_reg[7]_0\(0) => Cr(6),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\ => REG_INTERFACE_I_n_75,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qRFpUuQM7NAo+nwNW+dGIK5W5eF9sup9Md5dVhwc6dVLaSU13SGf9vr+S+7
jjXUQKL/0gl7Nf/IoUOcyvP6urcnJS2KEO4QU+rrOUdfz1umxQHJnjOp8xZeF3Yc33XxM2Lc39KB
KRB3vqGMGorndQAAJN4+o52sbfxAGUqjkW+PJFm9Jd9aETo5OERxVVjqUIparhIJvXyIdmetZrao
z33gOzphWdhoV25XILCTHqHYGn5MfeQEn971P8vNoNZ/v5adsWqsrUarJXhVE0kPjlX2Tt2yQbUz
2JY7NwFSwidNIQoJr797h8uMGDi5av5+P8U9kyCDc7kZXchXc3cZToSLq/+RT6IehWamqdZ0J5LB
2S0DQxhSXji6qQweeSdIG4Y1vDh6RG8oFxcBmA/M72adOm4PSmucdp3WJ/W6V/hGthJQlwnXZYYX
lLSeg8dhaq7d2mdw7j9XL3CDiqa8OPClrX0TOwGvxZQ1ox3oMRgOIEiGRBb+DrR1wFnOvOFCupQ8
VhEi6x4ncWV2Bh1254DBBjZQWsRKXOGbb8GoIxlHqs4+RNS9qHLNbt0xY5W0xybh0KkUObUQhHkI
Lai+C6isbULiqfUyL/AjnBv8GfKdPfqH7iyVUtivJ67X126eAJtb8GygQPeXT6xUJUc9faks1M/2
MNqQOOyzSL87Tn51fXtFwUUnlwpZaiKCh78LyMTI0kdgbBUGx49aWjXoB592aMksNLeUPGohXEDm
03g9TAMDdvdDspyVof8JLxiXFVMl8tHxGIws4ex/YXKqCmbQYaZFJF4ZUnekLT0io82VnBHE+tUq
JMcbNf2n4dSNel/vdliNFgUFU1+DhbT4Bs5QudvT45ZXgYPAdSJ6QKntX8rKHPd3sISTIzYTGHZk
fJxrt13gyAXv/pku40iPniltZTgJYyfBS8Wjbg8Ey4WhZBRUvFYusGLBnrUsGhsjCsw53SBeFKBR
8ZWljIh9b6igaTjNCXAFOMlPGPwGUjv+qhV4vnHA8v1GAKBp0cLQZud7Cm+c7mK23iYtJ6eUUO86
6B0nUo8F2BS4IAV+UKv7wIctXybgE8OIQC5lFwiUcfPgau++Cnwwn0PaQ0XKwUdxGmuuihqJKJIa
NY9joJbFMtTXNBqaR4WJakLYV6+VXv61oxvC0tMuwFy4RG7JFxWXJPeBp80lw619KCUWlvAL6Eev
/xKQwXOZXcv+jauTe/Bc5PSSZXaQRy2SeGeOkbveMdY7ae6ERkTSf9DwiVk/MDPSniF8RceGWyLc
rrTZzstAQvesLhAhFvifjAa2owHbVvgSti1NhGdATlfmdH8E0Z0AQYFlJFcgPIGFV+hlzHkRcAN9
uhs7NZpvPA1zEopgmzD45tZGred34urN8Ci6TCxGPJdaOXHi/xwLtF6fqOmJMOND6+2aBEMfiy68
mK1WkNLEw4AMaxfunWx5N7j8ohh+pOHcxCxnKR4OrIvHEUHk9CUa+E5hYH1XQpzK5oqrIUVB6vMw
9PU68tZeltKmhnx8dPwg8VxDO471Y8Atae4GX7hfXB/Tpo/M0dxzkYmZErwXoSnOav47gQTFRT8A
iur1Uz/BtidIe7hHIlGG0gvTbgu4xwKpeK4J6jlrhRmHv1FgbRqb7+kJ8U5BpqgmtjxUuXsp/1GB
jz1pK/SbPmXRELOTXdaErJgLQEWm5Wp1uCpuXwtmgbCaHAVOCHf3PsSiZYM7nVCmc/PWRBudJi1m
WYrbA0SKz/Eyj4RYH0qcA6/SkATmoGFVNB/DFTHTj22kFUwjn23Ecp3mBJLHsKLzKJtwVIkw3goF
FNxX9MBF+el1zOe0fZbyWl1BTqyto7ishUitcy2qAdFSJ7o6YEOHjAgkzL07xX78SOAgz/Ew78kn
jDvuWlaOBWfYiFtk5RcYrhcTPpUKYsUA3ALP939bl+JwMVE2TnUM3wawgwWE+G4enEQ1R/PU0hvn
iAPXoBIUoKo6hXkN634IMSqNFPcxAgPd3gvRRZ1SMAuioTks4YXCFRgTRMS2sX9not3Iq/Odp1I1
abUps+3ZpDbX4QUAaw3YQourzsovBLqX2408qYC72DfsSj+U+UjLLxbjw9dc1dtq4FX6oX2/cw++
+R+6YjudEMRi3+L2ZehP2K+yTDUA+paMJF96LNy3LbBlaZlYhxFUT4cgttJtacFYLsTNdVBUP9Pc
FaLsDcA6JTsyjM1mdfgH6mA84aahK7BD8l17aGzdNzre4Ldf2sRdYWHr4kHBMM7dXAF8x2ODGluL
srw84pSdFfpUWqHWX4cFiHTpo5uOVLkLcgAnoY0OB+yTG63TBkOhSTwnDfw3iDGxEZhgBQzOXmQC
xImtyZ7aRkEqeG8ROHNILQmAqk+MQxPFOppysfjZY4Ib9zWxPe+SFb/JKzmU6NBbbMl+oj3eHroO
t3czaCUY/2m++79mffmO0IsU0X70YPPhCxwpapk+jc9m8V+c/LVpNx8g9v2Pmz35tw5furSGw2hI
XWKO3ljWi+bIcnjRL4K7FFTVDid/+U0gEMsFGqudnVjYxvj0WBzTR8vGHJCHhvxqOaw5ZIGI/Ylt
gtg9bOgCVemBzxsbG1e/Eag2kN4GGAYtuqits+EJKjDV/1olw5SzV1cTC/lVy6VrcDYgwMFFIpVj
nv0r6u0hAcphoZc5+SlUeTuVzapKlKXcjTAuDlhTpzOOdKDEGjpUA1SovKT7+USdEzDeRcWTW89V
KWlSnuct8286HDWwRqYTTfhE6mksyFnkPjBj/DEl4/kKp7eKcdwzQTmrf8wfN9SWX4a8svY6xaZ6
n3yxG31cCkCpowy2DdKA1t1VKoCFdtdcHQZeOuJDGOhrkUDkAqbG9dmVHtEvJDhlpOrY1gFsKT4g
n8nzThByD6TYZFlE3c1Pb9fn4EcEPyXDi/g5LsLmGdTSFLAJ9C5XNg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
8zm4pcNLKqRnz2vb+NNp2NntVDPYcrWPgNbA3wlYVy5tBSx503H/RPUfuJcCMnBxmKPME24QktSo
kk9eOb+5lVLUoHBNGn5IXYztFS6wVa7MqlAZrqcvdV2DIO+FhOp6BHz51O5D/+aodmgkuWHUsIf2
D1jWxCUyNxXS0txf+qRFpUuQM7NAo+nwNW+dGIK5wAZjgqLUDFZaa2UZGqbR7fwSF7vqQETyF+gM
DKiVb0aAcxG+tgUfv+lUYNYBGYxjPV846ibpnLX2K0UOGBbqCrom1oVzAA1KAYw2/XCibWKiA+zR
WYf+qjfQgHCAOmYdEBgOt8BJ8dCen/vmfTqiOzcfbv+v3Nvte194Lmw1BINhA5StkT/jydN7iSYZ
ggKGitP27dyuljTF0QgjGXTynsBGlXZBmTzAyevX5oFZmBIgadDEw//t9m654UYiYyXhNrCMVbDU
BbCXaoCMEwULuHL4yOqgSfyPd++VS5O9/D/ygxnhGvdUW3N5PT4VAppfSK3nH8egfI5Vv+AHzeGx
gAkMjH6Pk2sDPNx4uz5kP+tSDJdebqEjOwYJWq0SmchBucK5wH4pBBEaM3Xg3JhBv1Z7zboF+p9P
L3fYCaBkreoivViTkzlciHaAyzdKKW8Q0hPxj3zOCsn61wuXTlbbuGWJTRcspCCvTd6KCUYan73N
bMaSm6rxjadWNr3WpxAXeL2ERlmtEc0cjYtiBwLJyrjshguUa6Z861Jjvrq4i/jbES5G+xR4eRTn
FYmm10RMqi3K2M7vNNJ2B83q2SQUIiyhGPMxYjKQzMr/SOawyivWgACbRLm3bbUhpARapwXgmxB6
fZTpro1OZ7ypb9PKje9amMGpwDkjq+gpP50Y6STPBu5nmmzX+0+3ihklHnG+DcGW7L1npGi2qPoL
Y2HsH68etR1VT2rXIBejVFxBgLL3rlDb4jANG/S/8VVuhfA1z47Rpe/2+WtgrS9P05xNZo6+i5xT
HFnthTgjdGVslkdRzzr9HT2PlQ6r1UTWCfxmm4jCIUeq+uC81/PUyOWw1Xe9ep9z3uVj7K939BVY
yj7yDZt2k/wM81uwKb4tjSQestBQLYGbxcjgek3veWu3dwzn8jkoggV9AbpK+tC1c0X7tsvWc5yS
Z4hSO9NLusylfvfUF/b43e8YKNj3dswtkKKrerueLNGji7atwsl/jolOq6DsXPJp24dpO4zJfRT8
iHkSFSqFF1JBIPGJIuuGhFeiStopDoZFoKaayOTEoz7JqJ1yP5Mt+x5/ZrtgrGtMZLwPubZvmus5
mqhpsnH/fgpOR0HcgL1SKbfcvfx2dZS1vlojSzbIc6HOY+FrqdNmeFyB5lYODLFMU7ijjBoBkjLK
Vj+bc6BxSdVlD4b+HDL569ZkQN7q2INKiOTLHRb3GOPxwOPW7EsPp8nVPsdDCemzQg83K5fhSMvB
+8DIjTyfUGWISU3QUUKfQ/9JF8Zvm1pzRLMCOxGttaIJzr2jjBb+TwbaNWsaltPgx2dXdvgKoKLO
mGCc/eg7f54EFJxvRLDniODJNul+xytU6ZEWfVwzbNaHoymNFsWwMCE02xbvMJUvXOLUwfSMfXw5
c47usli2x6BY8fr9THhTB1K/tPd7R2B5ff3KOX9VpfxxKdz3uylw8qRJ59z6Qe8xd8A/n8CCt3K/
pRCqHd5Am+m8nXcBdAcEERLFfA4dXMARUbBDCzjFG2riYX438BjuO4AezUmHuQs9HBpzL8LG0DiR
bKjOiMFz6xYQvwVOWasJsenOP6SfcNvKmh52MzCD52xGu7kmMP2EbdUGSbJgjSUBU29Kk4vTDzNH
LxxhRvMnbw/D6zA0GPC54k8q5I3Z6PI9QnPp+MHW669Nf5YmMuvaVOGM+6Pg51vgfuLfn0PkWXGl
OqVkQnG+2vHWlmYhBboBqW1XB77HFATYl/F3ERfh2vv9GNAEVE9ncEVbVhzsTIUmFz1nJAPiuxPp
KOF1ug9xo4GW95Mbc0yD87iRIT8Gmx2N3YhP7nfX1v250fzKCtaxGdYt2QacdZvojCFyEAXlsOHD
Yz9eATh16i4SvAZ9w5CvjapD1HwA4fk9kDoaPykPnVlVkDNNrL+h4cagvHDm59A3OMfeK190c+Qf
4pzKJrlRtrOfYfm1IxV7glea4nPhHrNKVvEvAmwKEYIIQ2lgZ8BAY58tzeUegbanT4HCsPS4QCwx
eWerFTn5epYuWWftPPMSp7sT8fXGIkdT6kL7cyzjz8oen/sRa0wsKFDi5nT8fLqYp94vu48kfNZa
CP81Oso/94EqIi9xhQcuLDJ+0SgYfxsam0JLCKwpekfo6EjXsKT0hmb05fL+3oDizu9yqmwjI0bO
gKb3w8eXuYQ+2YVlzi3QLdpmcK8w01W2MhWKhT1NcLrkjsVHgV8VH3Xpx4C6XF9tqjVMbqLE4OXf
aNKeyeM9kGrEDYnJO15xgNve34ClkCXw5CmsVTtFX26BYJ5mD71qzOLLPFs+CUGGtzcLsK3mp0/W
Q5j695LhN0+a8b8Qd6FYOX/ye9NgloAKqEAiLAfXkJIxhbu+b3BRwe9GLQAKeeooU1U6uYEd+89z
DVEXkyiEJYKUL47txdwe/55l2xG+vwD8tfq58GSvwFk64+Iw2ruhpn+mI5pmEnwJEOqPpEq9CLIT
iThS2tuYhbvm+8sNnR3IHpoljJCqKdLZBRyH6R4kSLStyzUg+qq7vZnC0inIk21T6ruB580MabsK
nNSQEZsvOUDLrfmOx/1BmdyLxt/cM+L6txrkCMYWJxzZ1fiSyv3GwOj/ZN4uHfAKVOcsu5CTtcdl
uGj0EGxqvus3RCfZC6qJId7aGVfaFprXEB5dTj0S0WZIJvYCedZwy4TWJ3CBrgWnQYR0nyIEQMXM
JIcAN1IPh4h6QpSoORW0WviFw9ZWou83uKCdupT9QNYwO/JnvC7Bgr3ri1mcQYEQvVjktXzhVBNn
q4fxuNLgfDV5A+Xo95dAiZDxURo0m7/I8d+nxgNWx5AaJRg4lD53Dv4WSDtbmHNuLquiOvbYMPLZ
nC8/3LmnsLL3xbJx/CSR5asb4k2uCWKxAuFiolRVSvaKJvVQN38MNUOa8bcLw2J4oKoMv/ktj51/
CtbjprnKkA9PppEBGcPXT3bX22gdiKUo0tX8uWYt5PdDfqA+SEpks2oius+pmu4zJqp+LMsckFDD
Z68qbkr1oU8a50D2/IACCTL93RtaKLszrKBUr61sYcfZvJUvICO8a4KSY9VZrItX9tidWYcKFypi
wFqWlh0QJXbSVsL45Y9WaHqKCfvm0wAnPJrcpxYb0Z302D/wSZqDLjKCClVCnwzfqnw1vVLsyErS
M8J/a1a41SbJ/fAHdGXBp/OlVfRgsbgj6k4IkaozgfY/mO69Xz6lGHktRNwtGykMX98EFfeKB/36
7kytjnvvQdqahDbH644RRoNOROb9cZE9Hae+kfGrT6r4MT4AGJFCwf6IPZ21li3bj0sC7vCTzZpH
l19mTN25G9pbcHnHxqHwSRnH4A0QJXD4/E6DYsU0uulA1HbtV+ecC5hMwTNm2+unEVfHAtGl+ume
B+vfnbrzX4UEECl7qkrFVx4/7LwQn6larNycgmd4uKU69Hw17U82MEyVBb2m1cUgm5zkv8WCrnOg
koOquQ4GWYGRIlcHraj5joeOvqZ+/j1PDnE5kYgl2bt8yAxNBCaLqxAFsvBl0bNs/FDXXNJeWEzS
RKurwzrDXtcGgymwXQBl29jXC/ZGb4utLAybqejuXPyCS3B8FVlX+sov0tYF7CgVCcPZN6tmqO1z
IzC0rrpybQfRTWmWFC4OSwtAAeiDP2oEwEvlpZLwZsj6Rc8CGgEKshR0mubQ+V4SjQESk7dY3NTF
P2J/qWLtgqgsQtzkhRvSxjRWWdXIPyhZhoEncl8zJA6VT9LXSDIn7Tr3oezC11CrMh6f9ToiMEK/
qcI6AUzOfehK/t37b/hilnAAXD8Oad0WQXj/er1p8sV7/lf5azEQw0Vyc0xWGMRaftjMW5wwykCH
Xa/l/pKsAY7NsZzEWJWO4hjOUbtgEGBQ1aJJYniEyqHBaOd+AI0KXtrCMfDyrWU3sFIAyD0vpELZ
1nqJK5pQ15qVovylRFu6D1hra0r/FgfyW207U4e34rIuECYKq/luAx48v8Mba03x6b+1Onzk+FnZ
82nYqi5xmAhJ/UzkM/Yau49MvVjC4I8wlYB3cBUtCd9ugCCeQXF7S9apIyGweMjBwjgSriUMPY0q
3JUFbOpaAA5BCRuFtcNpOeBHGhCpub024qWxZbDllFMIxQmo6kzTqhwnhA2Vwc/2DniRVD0Om9ro
V7sKLq08aKsUQ8eXELbdjHVaE4JKj1/fSZumcgsWIdnqpVf0nipWGPXFoTir3/oD7+NTutRXnTz6
Roc5W6YIHrJsSy3L1OYbWC16yURcv9uXcL9+CCQbomoIVLj3jzeyXiagdo+E9agfL7qimr3CEjmu
NZ1WMzHBaXlbO7FYdFQwNhFp7vUMFP9el0j8WxQOUfYE7lMRkitU6vUs50BOtixN6DkwZjbiA0xq
MnYfyGuYHpkToErkWRg2Us86XnDV5arfpDz/vCHMOpRW577+AsVIp8yQyQsklsp7uK2r4qKJDymy
2SAQZW0h7uXmEH60qOexY017ksDNvcLi4ojd1AZIe/BKyr/dYh35OFph8PjnVsMUjc0hsjxK6B74
seO8UqXHPx4KbVW9uoP3u9fO/oTegnPfYxLq4Mo+3N1EWWpP4/AUTvXz2Cst4BfOC1ARuKhz05Do
WEQuL204+cK+QhfFJWPeobLjJuICYgarYqoMJb+6bwLCFT75M5/8EIsceshpbw6622oHCpnprhrl
YOMgIwZguWt71ePhv/NtVeCtrRhf7Rvaigozw1wdEryd4SMOX7AN2cpoCjvk44+FL9bMqYlPuizH
9K0Hz07i1pRplh5bLLTORszB7OaehIJ58pmkmQ7IVfq0KHLw929dcczb1oZMpaYdJt7LvX2030lj
6d+9Y7o0XW1Ivec5MGtO7Phaik04BgQJsQN9ZNzq+fPQcXM+gfwUobOo6UaQ/gTJw/Qw1u7ezM8P
CD3F9y4+PWuTQuPjqNk28Xf7YU3WAv7L4LyLjctToNOnRUGD6BX9vLfP5nznA+wmMCOXDy1AGf5P
PSAoy/oNaLnNY2ENPnoeZQx3dPKlHkuxlu+EF224y/Wh2LdEnNEKNqNtXGsbNnUWnGp0J3V5sQfu
ClLBkau4JFS5RHUkiai0EJwFLq5e0BguW32WtV1Yfnl89kSExT7lhG+yLi3/5s8+4OEVHgRsGzKw
ao4GzWdi+/1+oL3ZtrTafdGARYvJeMg3tLOwsvYZifV3J2cUxiMAZfFDZM7e+xtf70LOy3lYI484
lXNw1RLfAaJPoc3A9BaU1ycqvNYyyOYqUsX2PiMIX1lwzBnBYseIM1b7iH22oTirfhWXPfPmKYEe
n+CkCgRBHpkBomuu7PXQ6JkOPjdE8kmDmX/fBgxMfCUrr69Xv/ww82W20afo+KWCTECatv0/OpXS
/wH/EuoWrycDInaCeg62vLUwf2zXqqSqOnx6m6bW8yOswkiRKXNhKToku6xOmomH+xda0anl3//C
3WIEjYLxihN3SazXfL53c0eOo9UcYh41zSJvStgpHmB8m5Wzmitsdv5i6zlrscLJRIXgGYNytjPw
FTD2YdLqA/WZaNUGy9GPFe/fhYC+KNqertxS6edctXfuS+Y76UYOA2nc7j98oohLF+ozZk8oJa5q
QmWXAjNIXIAXN3GCUt0XVUczKN4NKSQrITcIXL90A3QJmfpNCu9Np3oOpIqksz3xE5YNUl6nL1jP
+IzYPByaJE+CfNhDTzMwX0taMmn6XOS2HVg4EBHy6uv9T+52NyES9L+awvWPbrDwKdlzGHkW2H4q
OhPy3YA24MXga+ebOYp8MYKtonCp057L8yiMGCfAYGix5DxBd1YGEwX+v30K0OQf5fHpB7V58yzA
TPFvdHIhgryDhY144Xxz7uzhjXVJSfZe+j8yE79CIoUjai77nphodKsNYG0jkOh33OX1RYKHVXHF
rWIoTOpnDz7+4DTlWxvVBLQz1A4Vby+Jhh8GPi34SJpvogawY3agjz+ZUALnqZkae/43hWN+p0IO
6B2Vc7yLCNTSR2jpadbdLFFu8MK1emcfg4ShNWK95rbe3q8CfQkPAHWY1NLvg/kDN+VaGnIDK8V0
bZ2RVNbJlz9nOrQL6mUZU2iL0Dqt7SneaF9tuA40zjhC280hypeDYzrw5jB30MWEyitUv4U4Ws0M
Ljzvd+jFRGtvoRgAQ8/qrsomeeGwWTooSKib42eOjBv9L/sQerkOx6Z5YUmPqJk6modoXF7aJyB0
EX5aGXxtQZT/cqATyf1LYSB6KKNrSAojTc/wgUfsiOiSPQsaW6/zSP4lTCv+vYnVsmE/lBMMEhLo
QHVoRlJnmaSkPzcPFkiY2HnYPkVjOTlmfzuUyrsrheyRGnLJbxojAN5X3dL7Pmd4nO90p1w/850Y
VtHAJGmK1BjEZb64E815vYWKv2F61uIsibluhIceBxfyIhrDCFV0q3ieaLR1VPgtpiqqKjcakuXZ
Df5+ML9VHrWCxcQPr3MVx/cjMyvacxwL2N1wxwHSYTdMd0D39z9s1AV/arT+K52i+Xh9kqf42CLb
xdS1e905zqzaX7aSg5b+UTxxnXyjR4JELZxeCImET+EqivEg0enaLxHR0Fl6A+IwXu7BFrXk/fZh
O0nUsAQAZbvOl0q0HSO2SGM5RF0reQmWYwak8FHJl697kzG6icfTxcrOQQMEo4t5jZRdok/HFgDv
mSEwNrYNVz1t2+XdLluzIuqCvBAAAQoADAGRZ+Hj3BgSpV/EMPHvDohcYZJZZ/fQijYRuMv8rhn+
6ubjfCGtaKnWohMkdc8YLtedLw6oKFT+dOff56aJSsIyQcOqnWKlUYY/tNtz2FfrGCRqn1T2l448
CDMNsGwcnjoRt8luf1vOLqnJPGwAaPU85uXjq6nTmp3IxSOJc7b8A/gkKPD12CN6QrN/5e0Ny6d9
VkQqFimrcmthQK75WYEZS7iPVwptwDPe6HK4WcEmc4xWecxJM5JuIISZuUOl7Rt5FOb3YN/V/cwz
r/bvD5XIv3tpfic6GNmupJmpTSYsePdoRJZKoqzQ1VFgeuIPyXiw542otczq4eOvkRDZUj1KWl/t
S/ub+6PxptWD6IJ26za8Wvr3wucYg9y+xzsNcXPZKfzMa2xrBG/jL7xaxLH6qZDTTgZJ1UrEW2E2
Lmnbtf1G19C0wNowIrtmRyqQR9ebNiHqWn51AWJoxnZQVMw85koxIaYOGU1BkWdSeDtHzkhAHAQq
4P9o8KcjmCoIknf8e+4blReqhF1RptCUOuM2l8FueRaut4xaFWgqyQdeym9RQ0GAiTEGcBEm4tj3
XXuKcjziugvzN61pzVLTIJa1oCXYmyn9Bj/eKaEd9adhYmNXlrGWpPi8akZMGUfCHmwjdfWjk+l0
oT5amRmsLj5835zf7LvAj+QkoP0GRCDdwT2RGMMN0vscLP2LDSTVGjBjbRI6kcc6jVInAHwioq/D
9nOwFWnGXWmbKX5sIycJx86XNr/0ZS5p18FRnMKwP1PqXnVHWQy3QtpJQTH3ZERamumwh+4q9uNR
1uLdbQq1pKRnIBIR02bjnuxIggnUtLgJaUWc/gtYxzD/c/P7t6nQ99liPpycO1EGkSh2h9TtMU9y
ADdPyz8lYFBUPt6kK1Sw58B61bCfVWqAC3P053JgGxOKbCu5YXmPLSxf7H3jjbPqLQLZatG/9tuw
d2cYMmt0FZL/geo1asGW5eRWCcqB/ShmmU6joou3w3MSYSwIilgiDqeeGBBa64u4DoC7y6IRd9EA
vn5uzXebkt6YJWaS4GANnmKfnkcTFvNj0VdYgaNd0JmyB0QDaBKLUeJDU8F9HQTMb4/RmKMuJhCD
D7uENGu1sEArLWLWwvakAkC44cgUdK7NA4Z3DS42pw/xY6qlIMEPW6WOhhwq9BpP+RDjMFlz1tzj
PDYplHZ8swSATxuobXl4La5xQFeePS8jIC3H6dPimX7CFW34dhNSFA+vvO5wyXEd4akXaAZ1QpID
XxgaxTuxPJB/CchYtzya19AaNabv4Qpjoq+5nJ+k6p6eIEuA2LTEmHQAsqTw6g/Gz6rXtfZ67167
Ibbv3wj6xsTiwibT98eMjkMsLAN8k06A63aSt/fJTvggvnav6w7zK8BSQZexp930P3c9Yt3TDD5R
Dx5/NcTfp9g3Tici4SxBdLrWZtatMJ4kllOpTvQIelEY4XN0rrwvtA7X/sSTKZ3kuXmcq5nMOWrs
VyM2lAotqxClj2Ckhg6lImQHcJWQS/Y+7mRHN0KAJqJY3KOoQ52ZcHMx6Gh68I5wgKHjYoGitxfU
/0h7tbRcRw0czCQYPYh+zq3+NU2dnsqaN8ItxPFGfhc1hsffz6HdooQog5itaBEGIP7dOW3f40tv
+f0Ww08YPuJWmd9NHzqGJXheSmyi09JCF4UJzSvTkZlqCiPHE6IEsS/YNc+jXM7bOc8+UVNN9cUW
TEEpEjx02540FJpc3RyUHgyq74Wn96ifxjsKA1L2uYca5XB16/LlDsH9q7ZD1VPub0GFyyJ5YX0J
TD/teb7l87p8lgrLj7jBa3EQRQUVVKgqyIlS6+oQs+zsaPTOTeBJVtCWW5NmgH48vlRw1WivEpgL
gmIXE0uSJp2Q6L46UhSMdfZnevjoMMvIDgroUxHHo1NMBb3F/y38NQDYKwCxN6OHVYMuiKKLlZkH
KjSWApCT02TZ6CuAAgbtGM3E/m9gkywKGEE/Y9APt77KdOF3M7QAAdrPoXw/cSR+dHs6IgqxOJoN
5sn0FsZF9J0XDUgKjwMGDJ7KFtaw4+5wtEmADU/WCXrjWRCel6yCwRnTfZF3CGISFVTIoMF8CEbs
zTWvq4LN+cqtCxRt+sJBY1Bhtog8I5KmcshnaA4WODB6QxL5JnFWq05Mnfk1qF/aXQ74IqEEVG+a
3GwdcQRvwb6WCDvJNn4FHAA9mwP3YdERdVz9hIPXM/znpcI1PllV0d1dz5VKO4CY6k4l4rvwNa1Z
Fjw1/Y5ylHHHYjzgQtSM8MfesXUdQAjzIy227UVbq81maEi5oFpligMA6+6feSbZHN53aRXYG6Au
avMdB+5NPocuMRkyLl4HelaWbJns7Dn3Pdvc+GvkyyBN9za7D8n7Y4JTXQBPqpBQqY7veRmJZY1v
mStYCPYkhOa8MDCvDDXS+5s8nfnbaV0iWOdz5G6WLtCNc2TctoHbMzyJNnlQX2qO24csGOTfhPUT
lqJ3pxI1pZsM1PZouv7uRHClHmTw98HBCoCniWsXs1FET7+K0i401i353hq0UKbd62l+99r3OZi3
crICYzkD+GFbOEuQZWFdtVkxOuUpCIH84QZmCUhDY4BG5A2gx40IhAB+snOxEFitaoIyZFesGRPr
NJayh2J01XjuUvc3OmEJYT/XJ8Wri8hZMPo4ImBDhPiKps7106/lgDoudq8iCNUs4Lyg36IdOE/1
5/rpHcVkD8+psyaMdw78eYazKhRdBHHMpy5x6H1XOm9YsbJ2UTeJ+ijtkDcRvOIV2Tw1IFRSNM0r
ODp0Ad4i6hLodEJz2Ru8TaVGxnhzsKdIqFMN+wHc5LFD+sC2Obw4IV5Bsy9oWeV0VB9xvXdcdVLl
h6ToeXJh42Krp/VAk9MBULUNbg1GO3X+dEUMqVZtx0ELa0bbJLzVUc2tLH8Q0M3w/vRCD/voQSbY
oXV0xzsDruFZ9PQ1yX2iPKlRv0i3kKfiAsWVOrJryBR4GUU2H5ljaepPET2M80upF9xVeNraTDvO
Wvv0KXsPAvlpqdxR1XqPDwycuIyeq0iBu03VzNkQkeYCNBfyLh8jCq8Qc5gC1lg5D02FsDDKhj5Z
cbuBVOy1XqfEOmA/2AOeJVaTJxt18IiXCFoe7MrJyPlvLssi+OopTFNsMoOqEL8ktVGhh1P5Op+h
ItW/C+8NykNg7QNkGpUK2Jz0weYk3l0wftEwHm85iqGc9beO0aRol/KlqFELWlQxl74dWAAyQ0+Y
ttcMl/Vl9Pbt/SjuAdDhrAW9UZmBZ3gdG+UG0g+ucojE3KszSOARVPixtPFgxWGVwaXat/P/yw2A
1uMkPFY5J58PFUmczsHzhUQSz/QYxctnOnFOmOd2Knm8tgsgH79lNqAJXFz8pNIb4pG7OVCu1CUZ
k/wr1b69t7wMzKZB1y7lkRn75DtLWbCFtfWqaqxVptv153JzSeObDkMp9Y5PP/4EguLhYUfQLW3Z
A3JfNH+QoZjDSGMTj6N0GOMn/kVrA/5QU/OAfa9AHAR43lbNvhHiahA81AnRj7UY+FmUJ74fUyrv
oMelndI1/Gr1rVyU9ym3VmI6MK1S/A+CEKBJi91+7yQuu+SjffIWGHzqWyZY/FrszbS24nE1JMj9
9fvy5O4a3PMddz1+kgqp3NAQdk1EZLe5SFmR20JU350s1UkgF+YZQTDZkLxn/n8gwDMICztqNe4x
0AVY+i+XHl7OXtI6UlIZ6JcgqjyUGfbTdXTrxhAMIkFjqNi17nHylCQR3e/vvnbNvhc5ZBe4MXT4
YfggA6CzuFamVHCUVFHXo9Q/QUe+I2zAXzGkqQ6J0546aMm5MIiyUgUXCfa7rIdTZmlQtjME0MHr
S+F5y2jDEctx/+Lleo+YvbsL5/ug8h2ZAtRk6045oO608w2wBZL4H2FMR44cH/k7aB4FINpCoiFE
VV8SCFWr7htmyvKU12/huHIXHzWX4P+cxWYSeFVVNG0yZY2TX6d1Le3uLJA+fbHsZCIzjVayI5TD
BWMAwIeEaBf5255tJ2xVd4ZDM7jfKKjLWSVX7d86qbmRuXVtBjj/ts8DQdcXelpXUgwBcS1VTZiB
3XfUXIB6JM6hFf6fge8nSgXOAZz3E31RVD1QmVqLy1IzCK1RTb4915KotScITlPfA5zz4xVFRy9G
SN0OwylLRy+tkyk8+JCovKIZ0mA0Ig1wIBCz140+F5PlVcY3ZjOFgKvhuUuH6NTIxWvmXdhXlEwv
dfpKRxTVFykNih7hnluzVWmOilb5hVIHSascSpejWqiPKfy32anoWMS3IwnvTHF5uLHilrK71K7Y
RH1TPVcp6YZwKZlUhzlIx1yBcrNUBpf6VtIHtN0fRMbSKSzHB6mZa44uAB769iqM9Xbn1EbNws8R
jDjUVB1Btheke78qS3teIBb6bS2KjPb1uDWFEEZVwkTZ1WLLUT+pShBQ9FFiUSu5qIMbmVGt1QFe
iqOVv4WYGmnYGVBQHnBKBXO9xow3MAB5Uq5niLYUn7WQfz0CMIEqkb0WSmxJYg2iqBYm2swTvrvD
qS8RIMaYn4Lpg8/OpJKCNN4XK0GF+9TXXt4EdE1aCRB3l6cuSKbDZbR0ErjXh6RpUPekEEWgQZBx
v75IvscnHOhkiWAJMaUqnErv2s4Lcn+3rSH6/dh7KmJu8RZVW59ZHxaFdiYBCXBZNueqdXvKGTJ1
B4JcbVXV6h5rTkLJJGuNSU2NLpYdp/G0ZDPRtkdzppqh+g5uq0WDuCRwQR0ynvN3eaiM27g1TZyM
f/fEEdlgvhl0qXQgICrlZFWYzpthF+NWNIgO1V5h6nvrb7v0/txlrtjpzwlUAOF1ZztQN+akhS97
AnlXpl3YVJydnYZ+NHARX4Rd9StVNuR60bBxes8BfXo7B2W06rn+j0Ntb5Lh5XZzhuzfQfcsARd+
UC9YXhYsTkdw/Cbgi7hamOMM/B+9hMH44IKPHG/RLUkykuG4QJ3wDtT6y2HTPKcaZAI0IhNQdoo2
Yl6VftVsQXii+U1kkhG4O1L09VHM7mT0/OW0nE2AkQtbGGkpzZCib+PkqlVKqSwlt+u4K4ccrWtf
Q1mLdNqPmF+A5cMxQCTRE3cxjSmdxhh6DiMAL/fBo8t5mgPi8VusC9lF7qSitHaoQTXQ2KVZvm2I
p5CyM8ckOQ37Y9Fs0Z7yCbTjLplgBZddBg2ItfM2uNm1f4AmoScQPEu4hO04569EiB4KzWx4OZNI
JRCfjZeXLrq2troEjBOz8slpa3aNykbQtN+N7TwzYr02pB9oj0ltSH0wBcEi1CDilynQmJ0O4HjG
X5WKx7morSDSighn2WxPfh3sBBVy5fgKC/ubvvGzTReNhQGmqKYIi/0rb3DFx/UkQkiDuC25cVHW
RsSXzmCu39wTzW7Msf1ek/EaatqkrTNAC76ZvNPxXBVGscBckKJWW0AV1WHVwZqYL8m2GBjUQVw+
96VzRHBXLEyhQT2EQlvrl/z8wMMtnaP88x4p46DmSicu2h50In90zIkZ6nhPqDEX2W4iE6q94LfO
/XPBB6ePdvbflPtyXxhdtYZjXBQQZDDeVKk0T+rpwzkHTgeuV8+RCkqSld1mrNW5qzQUbMJCq+KT
ewASeVQ3K/Dbbd4R+yYOTpKPuN6/P8gFrqTrcq37redKlYpOemzQ+L+WDNdxp1vINiXHw1sn0OHc
NXlxkuS/IvzSlRg8RVEUTKRoicKz99utAIxWCIcYdkpblp1gMRBHFgVK+9CWAQLBL6QH/vz79Oxz
Qi3YPvdrgwuKSQvirAgNcWYk/gPH2Gz75YlbEen1lyHM537uUxsCiZhgIz65boBJLvp92GOsHBNo
GUpVFTgK1j5eTOnFCC5ICQdba9DNIXsS8CO0NzXFeOErkdiAn3me71wwHw58moUk1mKCpVa61hCx
d/7+uwqAGbPi4i0XHynDwhM5uBdd1Z6atJwEgtgaR3UyiUuXBxXFU5AV7t0pSQzxHtHup8H7lJSv
85rhBLcc+cwJjmssc6qgPvFd+TBTN427BS1LyctagDAA+B6Q/0vbpqePaVHsCWIdyUzCFg1GVwsT
0u8Tv1S/nGOHcsF3eqBHu0h2IunhS32Qu3nyNrCYMYytyBN7LzOovsgKUDdDHqUYUAdDP6do/qaz
/EGXd/BS1DweaQuyOzC9o4xVY85zrfOL16KQfQaLovDiehfKmqJSs5DBSG3H4WoVWH/LuNHKmBKU
EZ5597e46N00yOkZSxEe+QT272uA1fhKk4yW4r8QkMbFalcw8Bs7XooaYUQ7rfXUmFWyYUvLXe05
5IhtZPO589RK+kJlmSBEO27NdNbtZ6JToRrjdGnx4tNkarBvr+SQvNWenK5yyA7mXEe6wR/PDlCK
74Lp8Y/E3/ZguiHJFH7/X3O3ldVPBhhKntaC9ozKB/dW+yANTN3kzHtp0R+EMEoM+4HrOzDcy/hp
flz3TEm1Dz3i7jpKUKOHCJlbTlx47YwSU1TsfUg16dk+peH6UOYLBW0+69oM62keEzM+JgVB0zxF
SyYsWbHSHrcPbSqbutIB32bA2uEd1QY9w3Y2/ilTMt01TAkJ+3dBV9t68Qy2+56cCRuZURkpQCIh
E1mPXIU4r2Y6FAHwFjHLL6yxyuQX39pHhgnUppf4h4yMc2Dy1ENYgW23qMDGtPQxhnSF1TXkzson
0eTW9GonMEEqTUTvq/m2MSTTWyD0hlAhCVvYaben/ermfOpfvcPUQFONZWX/LnL6fAGKeKHTTWFE
Xf77XGV83Ms7Eia/x8IJWxidm9PiaOSqMGBSlTs8zPuTynrKoGC+JcXl7f5akGQ9cejiG1SCvY3D
Ab29yw7Fk8QfoE8QcGbiBsPM46jPCt6PpTGz/G+5Im5GjdFqwVoTOJSa8vRvGSTL8K9rZrcDtIoX
kq1YbFrsmkhTq9Jh1YL71aBmYSKWn+MKBOw1ralkjO4kuQRoEkeSyv5oo/3VcVkpyEOJEjoMm2NY
3CqsLLX+uLnvV+kz7eoLke/EaJtKIo9hwHVQiO9HEyNp/sB6g7nulx9U3+/I17q5q3pwRYQcMyMp
nkb66rqRxn9SyVyDNJMWuJiD8CHDFIQ3PeRuafh4stvys2lMja59DqXt7IukKLpaw//WVfinr4jU
mfoY5n5Y4XiUJ5sSSOHyywaslxPNAH4Zbr/txjZnhLDiKTWDJBWHKAAeEqQUeg5wC7S0giAVaCbM
DknVIeojW03zVttIPZk3cQvPiVDa8yQysQPV/GTn5H4mjtKfW3TnilvO4b5wW4THrGy0KNY3LZ6R
CRQE1LrDlreOdYswqkMeQ8aU92o0QEGBLEBseJFdaCO7rb1Ecdpb7IbJ4Mhi6wHyXl3UYVyrnKzb
d4nGb47eRxeq8nwTbfji584MoEEQ8MviPFZE737B3sB8P+yaQpSDOJPt93/CZIoULqMXKVqQ0Nqb
fl33bvaxI/G6axhAB+oq/g5DNNmihRggzVyCVvUz9TIC8LuIRD0M4nGMhJxSGzGJtjXKQ5u62UTo
1yLiYHhO1gmAhYbKRCnU5CrF1kqS8247FlVXbHJF2O1LErgBnDHMdPbHVVPbnUKAffA7tGh+CTZr
L+XTcSpbzSd4mEKJvM9Aij9rc4O6NRG/PFLmN8dbC8BQ7IR8W3l6HxmNNZMZeN/qYOPz7GRhNQCU
y59HR5liXgSuvt6D3Q2fKOlhpMdklXl/Mou013FRWLQ+tx5kXD/Udaj07dEZ4lBv6nJICfypkEpX
AJ4SipFVMLDytg1GKbQTipu7bu7qKEJH8OMBw6nVpVoKrblhWrFCySOb1XbUVP61i+cINkgW58jV
4VVfKOLAw9ApI7ERULvY6CqOuYTQ7OKwc1qzAIt/Mmzx3ljn8A/tU5aKwUVHw+5Lq8C5UXg0QMLm
8ETMI05YTTschuHOLZfZUr6KXBXgJhqSyCJgWtavb7ZSY1QEJnWx1kFheDHkaoa/MSP4eHYq3R55
5HN5Z/xxKHoO8CausNO2+bk4L0Q/ka08eHCcBSFNUlQeVFzlCZwtC9hQZbDrGlZTNcMie0MANYsn
z4QNS+o2CKYDb6vc8KVMDZBzZrWkaIBQ/s7r0OaWbRpAfT5FI2MqWJkj8tW7rXsPUIP5qhTv6RIU
lzNI6AhbUieWX/AOoE1rHSHIP1hjCb0WFMpP9d31KcZHSWQtOACxbeOinJl+gaivEn/SrjzATCFE
PMwj3ZQFBtx5emrWdqTNdLoMkG6xeuU/xB6wzeFvMkx0KUnexufFEnlB0tEo9O7VYLwGWFy2CjO9
V7LO1MlEd6Vuegmklu3AqUvYEqwYB0CX6W+To49wZWe6m6rusDfjC38AjcDntBt57FMetlS7Pn8T
tsKAp9utkkf3eCC0iOZYXaZd5+zuJxJgumtqgQaRAxaKX3jE0oDxKUUnc6cKWD3P7OJ2NIi8LCQu
wmTlGWmftX5j64NADzT8A8TGdZR+MJI0wAQxyBvdQA/BJNo8l3m6VDKpRrWOGr6FiP7NekrfJk75
cdir3lIqygTQKypBxwoMTzUECZKA96ObPXlXnhHQXVHr9Qe2fZUefhnMkr3tyzO56mAGOuip/pGY
oyRDf56nTlgmegYumsjFqeKAbVJjCuO5odYpP4kbNH19sV3w7tx2XxhkfCTTkN+5JqKJIDYhVzxc
AvIYtoh6li97CrMVRPcaykOYgV0t23MlEMRSOwr2JKV+uP1YXjvmnqJ51xZI8DI5V9oblPpxukP4
v1luMWmyQe098/JFGYOAGIherYqSIv8aicU8N8PHQMK7dR4iKXj9xyoH+i8sg7/zNb3cPM0m2x8Y
GgCBVDNDT67xkzKdZ/ldCAtuCnlCSdSPFqjrVpUxPvVDfjo/5aOXre8RauG1yLvz0V0YO3KxlhCT
NxGfU1DYDwKfhnYE7/Iykq+nH8zAufabJfLn+h2+wOoQssIT3/ghLXw0VIWL/+UIlVZMzGHLav6O
sOPgHEswGuvfy3tbsOidPRlMq3uDpmFyBSLuQsbZ9Dug3V9ilGKZub9OMEtWlxASTfZF8sMot8GS
NyHsJSs8g2/8jr+NwiWqbEQQq9OEYy+scZx7t6t8KjEGqz35nEw9HVFZLDjaJw6UB4Ak22jpxP3k
BjeM7Y8DfoNfu7qbwzvHQwyA/ybQQWiRpQlSMyQYS+38qQQn7C0lXhmSO8ZxQKQmReZuctcIOyhg
vJ7vY0w+ckDLMHckwtGM0VRVGW/8m9FQSdJZredoZViwP7J6sbbU9uGOTsxjEDOQ8vofWeYdeu0k
0OvUe8QkMTxk7RrIwXRmjvePJzw5rleAh8GlXwtZ/d2GFemjerHqT2Cc7aOvoNBGUWKqmuIAxwnc
HZyAYYEicGFdhNUn81C8f92WXfSFJxuj5L5zfK8+J2TzQpVqqB0rhAvr+ivygtaFIiszeRzbRUln
WpQ5lrqoI8rKwO6sx8L1YIJ4vBGKhhYKzMil8aPxtfA073gtaIovQ8tFOBDKeFiw53/hL49f9pah
O+RpM2MUNg1UrRc3c4llHfsd+P0Lhjzrr17q5zrg4w4akrh5G/ev0WfZkkRy0DxdvM1jc4eFicX9
0IJWxls0zp5nNhrRAQvSSO3d5XPuFtJj+N/QiRipJKORodlaa5JohbBcbxKwCEzAPuGCk018RNIS
e02PyKXKGjfd/AmHHRMVM6YFW98Gjwwa/dJaXmkr51X23R9ch78hZ8Yh1+CYqQklzscn4bIN6nsb
qUNeV6YHkmYkaqXRUXN0Qcam+Tngazbegzv6XxKBTLN8Q/uEsZqQGfwxD9wNvWS97fVH69yGXhkL
8/j5D1tx0QgdFw/HqxTPNe4+Wb48YwmKgns5Cp1exLN5HzOsd/Jvy1Q48vImQtf6xFRuf+gPft8W
W+iF52mhPt7opx5LdwLfl0xSO/xihtLXYpkbhVg5z+ZwJn6TTYl2OLhNg5z6bzGpChrONfQE9v63
GbQF7Ta6cF5tktnyB+WH2wOnFmMtxWB7evQzQmAHifCQjKFF8UpP/Uop1c6FnNCrKOvtgONZ1QBc
O8fTzxmUNVLxo1Jkrx5GQwiC8x5ynbEvnFYnxjTku1z07cUbKalqCPWO+RRuS4CexK62igkFs5Zv
azBFcoBXehAMjevI5IlF6Y3eGXMOMM63A61ZYVHDVlHdnWOOiIud6epH44BsTUbXIUsWlCTyUjB0
Uc/66sLb56tUPbw/M4uUN9NEjw/bnON8wAX1cUBdEXBwJy+35znKNtH0ewkI1BJxqooUwVcoTAhq
523klPH86U8Je0I47CmvTxKk6zv8BpU4FoyFLjEKCfTcc8RJWXscKqKS3az89T28IWoJvP9EBLbx
Ks0BeanJezOEn+QNjBWC6xPG+wZNSM9+Eh2FzXcWoGI7GlydQPHUA2KG+wIaMk3XzRUAENYJKBHI
5rWbTji2FkkWhYu1fFyWKH4eIsfQcQEyoiTob6E7G8O6dFV4mdSa2QF08XYIj43+3TDenPmSoLNz
6mprP1Y+FxWXMbeOsT8wbP0j7uS1ce0FRxmnzZXMHyyZUWyF719K7DaWE6s9GCDTNyp7k+AV/bPO
4NK/NfrdHqAUGuB6ked0xWk2ET7jk2EEAE7X9Kr9ItA6/PhUCLPiW6iJt5SebfCFxwrZG+q8QWRT
kBKXugJ5OLJBsVPeyMlY46g5r4RHMtokNtXoiZYQhQHjsoGqrJx4pM+2AFWSSxzpZlTWFSS9oy6v
TKbA8AXLBY3WukOr4esJmrBXLkYrmB4VQjB2WMaNGDgNKNR0Bsa7TRPro6UZM0Fq+H1WIlB0VgwP
AQG4r5ElG3DyUMZxvNxNPvc7R4LxXh5Hmufn6+5b7L1rl/vXmHb/1xUkuWufxUeGYuocitJXPnW5
BrrMIsdu1BiD7mDvdfwbzPBJTu5hSXxfm38a5ogjqZcS1YwrEWK9sEOoYNRmuCVeD74UIyAwZq5n
EEH85NxZBOBx4egOOo2SWWC/aO2qX/mUrMqfXFU+mAtbMVMYlArOxx6ZX9zGzWmSKpoxxISL/eqA
1lSnTFlvIKvnsrE/kmGN4QWuKjgGR8KYLYavDqkFJ45q/cFGL6CR/nM2JywQAVMyZSzXi9/5ppwI
RzpI4ChcKRGMU2Vpt/GO2vFAC4KFkbDFdYhGjXFqPDM2kOol6DqASESvfj8xbAp1vGAV99KqzByM
g6rZtPlx6wK/PG16akGYk1nkZfGOEkOf3sBNJ2kK+6HafF/1bXfuauqQrgqz3j69m/u/e0tDxk+W
CvFsYWOYguW5Y+NrMm5T+ypvOPh+Fe676CpYKOnu9MMI3S8ZBPscM9Rsh78gM1T+UYKxoaGDgeF1
bnCtQJcei0IPgh+j72v2aravuQLQHCCcXkQb7gk6Emsh7l7VKbayVMvuTugYoy8ZSC0vlbdgMpi8
pjLrVZ1OFy8hik5I0Yf3ZYeguylLi6p+GzXXGjb78KfRVS0Y+oqseAGtdUPNJxF3lLgtV3U7IRQM
B+y+aw1raRa/xn0grcdwUVULGd02VGZZJy+7SrLBD5NCP+i4Ljy+3MyHTUdL25ekE6rtwQLcfIog
u4SH4PJlaNkgTQGtsq6wp6mD7X4n1gKLnAbiT2yYcwtJje/8H4KlyagqamKZr4Rqq3cisB6SU60d
DUxB03bOLCvIvxpEtud6wfdOC/31NyUBZsztPhXRwHpds9r1EZRmwCFAl7R83eo7HSdpphrHsoro
eQJbls9DQKkm9aysn7q+0UuBC2AsSHdkY80yzcpYKbdG+Mvj8i54+PWiqYMv9cdhR9gGgv0CR80M
oYaTw3mNlvDw4NKRQir32CkwECNjS0Vec8pvSozKdhOQDklQuBsUalsKHv3LpnTcaM7iLh5ITOeV
i7rabu6RQJCXuOcAQ7K38EYw20xhd2N6zJmdFSmhpxbSRw6Yot28u9773YZBLPyxc88hd2kEKisG
RvrkyIXDOM1H6cT3rM3v5IXt0lKHcc/r0/bG2V3kzvygKDsBUCOc0CQW2sGcYpobMXkulSxpB0Cl
9USBFZ+7ASlxXqjFYlYD5W+z+Z8DkdoN0uZ9XQTaJKwFKe26r6WU0Bu32iAcC/lFhSM8JQHte46G
znn2NzOCDLt0Y66wvODmkvGJiONIH1I80S8yL+VZrZfZ/h+WpX7OTETdQFxuR7eXwHwuM620I3WC
K8oVd8FTKA9WXJa/EyYtovN4lh+Q3VFDGmQHa6PgsYQpKwqtqYqvRm+x3ABxFM15aGT9vUTe0BC1
2DvSWDU53YJ49FteUltvXG9ycI1iFIiXz7GzDzaTUPKzuczte0KijCabwOnCyRiSy7zmm2h/3zJG
ORwuhJQk9ueRbBNVCMWrjJPYbEzCFz/bo8QTN+EaX6vWbS8CgJNFlRPof/bzMyvtGEmA5Zz92FFL
ghtymG5mMiE3gVMPhQKG0hK+mQ8fmQq9WPnxondg0jmNFKpuF1MCKb9JENX/fzpf2DT/86xFw6tD
0qodn5/wHqvZXckifoLyvlvSRQzZLLijLwOGBL2j4aqvxyarXcWFT+8GfMcREvfK5Ehg/tXUrXYZ
mUoa2fnawBcG4zSqPDJh9U5G6xNwVL9/qZkSNgWRbDyyPBp6taoD3DBVtkBh7QkvWjtwGPZrLu7v
BVNMiap0DfSAbXOTLDgO8XGh0/nwFzxPRv7gyUNSVogzzehnS+Yvom8Cjm2iWctPcciMAe5hQ29C
yIxq9ZkNIFldfCpzmClcSxlnnNkL/pYPfH6oebOC3SkvQlfZzGwUXl+nupDNErCd9P7LKBTqa3kC
zutdwbwPrdYcyroAFaV6iYz1ACjfM4Mu8W9AXHj2I9eqJNlOm+IQrT7vhibIjTZXuf0Stk4Eo8V5
l8Y5LeQGd1gpBjO1FTN3FbZMBPf/n85iegtkapZLVhQD+K7C2nLsl4cPxwxAPQPZSj8b9CILwu35
/kyzyZjJFwzjqpc6A7nKwn7iOl6+cc2ZCCMC4nixyUrKuQ7IxOKsUTTXi4+WaRDnIDnNxXl3pkWg
o9KkJqlUFRd63rLjSuebUMFUKaVGcEb+Va0/EsPbcFe1fb+TaBX7ue0UNWT07Vq+gU99UlJF/Nhj
Q2Sg5pdQenoXHaFjSCPYvW4H/wKjMY4lCS9pTRSEaHgCVHk7L2/jJvdnFJmr6jUSmKIsGhrVNUUS
yroaTD7hTIbv6EutEB3NyU4Z2+dYWh3HGZJf+XsE5Hqdr/MolQLtb903AIPVTkWL2CidXLom06uz
+HZXmUh2pfPZrXW3AiSvmUgK5mVyzu4LjwvzDnKTP53F5SI8tsQurggE9aXHB4akg2jakyNwmUUY
Fcl8ODz8OhT8XJoZFeiRYp9UDjt7qCz4MiimKpoPqkGJ6X2oiitw9q82RDqODRmEMDjiTzLdiH9l
drwRatHLoS3b/1Z732kN5eEaVCK246aKRrp1WJyHG/UbTw5Zk55BM/vuZIyYwwhaJmt0AqTaV+8V
nktD9iiWiOBw/deVTrlwyedM6CWxMhdTx6x+wB8MngylP8z7QyspKAYZm1onfJoIulf60tAQh7A9
MOjtqsRy4+eMQfrfwMQyeBD1LBYtsELCTTKmw3AEOfp8a8H46eiUhqb88ILhrNDVEr1vRox2ebP6
cONizqZ/B46rADdo/54aNv3ZG3MHnCQXCqlD+2zCvC7UIiZIKnoqPpR2pcJ+KJ1BEob8nPmuIIih
3ToXWraQcabt9GXOjqMa9D50cQ0x+76/mWiazcjpeLTxEJ63cuezdyZA50H8BNCNcA/z7YXNrN7D
2JumtAP+/LKvH/R2dV0xs4EMv1e2IFWdp9VzTpye0SeNCVy6RxiOy9BkzthVK+1MRn2Y8XR/M+HZ
FZJB9h1SMkZpl3iJcHXZoIaMD4aTo0oF22dSOo2OfJrvbreMpvyG/v8Yr+pE/+LO0jUm4WSko1YR
yaEwlJsrMtvqsJtICRNEdAGm36OdNWzhZqxcLl5PKzAAUfOefi/FDgXmMWlQuL8V2OHI9dvMD/SL
WO3BV8+ywqzMldQY4G3HkzWMkD9sxFgqsoi2i8h0pyKhBmBaZPwYzGq1FcP0iL91NW3ZJ2lmStvp
2C/THQN1NMCS6M4s3FsuRgAoIhNG4sKFrVF3+aWwFAzdm60nKPdF1Nf2kYzhZT+NuoPc+0O2g+Sf
SGjTrs9XtOwLg6RaIvZouAe1IzMm+FfAJsami0ECeJqEgtsMIeNYPnzpX+Q7rjcv4dvnJIQ90MC7
mZMknMffGy+3TKxkRFHJEdUmLhuWZxkMTfF8Lx7nAUwXAh0lnReaqIJLtWQ5na+myRlUkpuorPST
Fyp0YeGRsDY+rAPgVkbhBmDjNIY6X+Yd+VrpzXvA8ax5v9wKqeLGlgfopYF2t0RHY6oYZpJZdXBW
4c512sxchZsOAZxJP/bTW9K8vRLtGenmU9JjQiu6PamGfkrudxUvaXL17EAvLgr3bwYHhyEdzEJ7
Vf4N1k0wzX71JV7EsfiAkMfbj42bdH/eOI6ALNmZt1arSRHbxamArQuBfSTHoH9xQmRZxbjBUhDT
pZKDbyVo/dHmjf3loadzCSM1TuLaqut79sg5+0x0sAa7dR+sGeOP2R+3VJfgBCm6qUcAer7tUs3n
vfu0Xj6pKq4oklx1bq8RKcSkJLsU1xThbVWOZL2PW6gSjd/V8/24uSiY4/a4H/VtpNUoOitmX0mC
+HW68F07HoF1g6knWd8dFOCphw+SGVNt4UEjfiBCFaqeCmVnzD6VhteNKv0/SoCcdNYJVIw4ZkLh
GaRsj1W7pJgEsu+DamZDBDN5+z1rxR0JonKUYqyzkEL+9HxSMyXet1oupDKUJ2MelJd23byJGgvJ
P4feWaXiKd03gGr4yyu6/SQ+8lUM7V/YbsuEzxIlo2rKFsh5i5jCvx1KlMgdyVyYHQ0TrO23QTcV
gVpOZTyAG0toCY3Aujcv4EOMI+f5NxQ7REz70fAK8dHZ2hHZXqg71HDnjuDDYle/zEWlbh5lmrHU
kowg6T1R7gMsye0WdTd2mqLp9/b3TB+xFlVzo/FkoW5hAPSpwzLLBm7zkBazy8aIg6NMFXjGWPT3
BKL/vG/kFD/n086dfaUxu7pWbRdsdK1Kj2JOzAl49rOfhwsoID44gOfAro6WCZGLlc84PvO30cOo
GolkHP5rpXSdrG/w2czfVx3uey9Vm9LTSj/YS0gasWaqbXVfPv9Pj1EFu32MsA5kzauBUr+AqmWl
XC7Pqy/8/y+x+CE5XSFc8gDWiHyD1/Wd49QQ9diOPENKLZWQaCPLTPMXSzrS+m/WKLt1TH6W7iY+
/KoBKhDu37bgdhPRGux1MbSidvVmKsVF0WlfFLCe0hqcHCkWxhOII08Wzy0j2sEzUjTGcQkSweiL
LieHg7wqzsmBDvNbodIz/51QqTfaKi8J41ST1lpehKhbrlVkvjeueEkmFVspNyA9jFJbgB4k8Vdk
ekevnQiYPvn4YtCToYfikK6FRfsexl2teqvgLrKUWzrqO0FnHgcWJcPdtHW7IegfG/gWXPE7QOLT
tiiE3mmW+SfH6Lb68uqErnlexfp+FDJtM2tOwyticRUOpSVUYflQPIyJkQ7Ktcdla61HW5tm7XIc
/WcJWFEHyFCU1M/gvFubpsSr5FUB4kjqOGYmQOCIVOiA5EEK2M8j2cjUZDFPuod2wQbIUHCGdycf
1TRjIZoY3GzDUIDOf4Ya7mvrL8x1QWNaEWTtOJGObHvKvYHX+6hEoMCCxm/qlSJqsqMdHS1+kHiX
fkNb0ynAggO+31tmU1Lfc7DVzlJBeAITQ2PIKF42VFsNAXIEc9MxNwvtAFfj61QQmyN8FUu6J0nG
Eo3v4dPdEuibW5lwTA0WKHlhFUyML6cauRR7YX1ghl/bkDppMpYev14vM7zlaYFzYpSFvLlFV+G8
P6LnbUYdWRRqcP4cAL5hA7SBdNcdde3av3un0/TXczyEw0ugZR2TFrorqRzNeYyGElQqysHKDf99
SxzH56zYkURNtDHe6qzJrllONFajTuUK1+7+vZRUtS/TeWgQIa0ORgCFtrvvhgBLFLEMpxkshP9S
hLvGVTxx1ObifP2hcQPtNxrmxbDwmXYa80G6hf93V6HSyCubCrO96fA+nZ87hvz9mF/FW/IUy2LU
CMtnFkf/VV7UecSJ3bvwY462IRC+aPPTqE5kZZn9dIyfiuJF8boatY1DIt35wGYf5kKCOmc7e41u
00jl33CZWGKiU7AlW5MSDwo2qwfZxbpbXYyFQjgKR3ahEqaRt1eFo7uZj5plpYOf9SoeBhwHn/kj
AzowBZc3Ax5bEVoORnR9h9eWltziaCSHdJx5fLmQoNDUiU5ugceVQEjkAqd29e3/4YHVQGHV+EGL
+9uAN5UYkb2mcI4lAZEXSbRkQnglzMz7Lu7N2DCjAZW6YOxpBcaawoAEqIWMfDlIi4tBtsPqxXYR
vxxTdU4+SotVD0O6atIHZXBwiumm3hxJpcS2VaQ3NxtNKcr1brhajxdRpcmdVZC7xW1TswSZ+lCb
LkAouj0uaeNTp1yrJpjLUSyPUIjw1vk0iQ14PsZvTws1TT00NGqlGlQTbIgjZyr8oN5tEZs070GW
IcflyvmxsQN/pKuysk9P86S99WWFzlL3EeJdJur9jgk9TmLckiXe0oy9FqcwoG8FziMIWojNfOuT
Fp26t2+wt5j0SJynOg4HvtizDKvU6aEVVvBIy1Q+tbFQAoY8hpi+wZUMoeOmTbeVnJ0iyOKCuP1T
9W+4TeGoEysRZDlBHLszWwaqPdeN1btISXTeGYuqRJvuXe8N7HQIpauZnoZQSuhI+zZ4RAfAzCLf
m1QlPFX5Fb8r59jBwb6QAAMrTI01y3kLz89NE/4VzgObAL4keVGckZQOsAN13laWwewMxBKRM5eu
QIKaWzIyrgKiEuU+IedKqLUGLyjIw/yYfqICVBsRieiR7NwLAGNpnxnXW/vyOZpctUCD/f4VMZ4o
LAtVpRFXukXXpjZe5hBCKAbY3xdyavATdmJ5KOFc7xNWPFEy2hocCqE5di8rodYzD2NedVmYfF9h
QIghETJ4HOk1aNxGAlQcmSNe1lQ8Jj262sU4q93/jgSn6zLHzmKgKW4w5PsNFoamqDmtmS30oLYQ
wc4T5xRevR6KlPHFGz60N+gM0nvMqF4CV292ICyw9XmXt37c5CEbhW97/H2IPXSYJArtaiJXfJGT
3Mz0tHlpM0YhhqS/F5ptvieu71/uRbl1qKSM9F88cE5izl1SYH7y4U1FMUkmTZPEbGrgF+obwrpF
6P3WqRcNdUM8tKNsqvdE3YV2UATUQxUOeX1z5p3/C2uUJ4sOJ3kjdZkyFz23SKZ/YQ6OKl1xrGXw
Y8EqrzSoP+26WDtv99jOJQRuh5znn+60vsByOWhIUgK03/a0uXMefyXq0kvT//TyTOKMqeSQ4DQp
SDptDe3fMendckGQ8i4mLSgK8/O772w4chUl/wAYYXsL0cV5HZRE0eDiFgcqdyCeCmoo10mfiiMz
RzIAtOc3OMGzoGg5ThpzhHy5HcYrNLR6H3sMDMcT22uzPddWSFbRH/sFGzD7xAugUmGOSbD5OpEC
2avb6vJiZyYCsRs9kYrRrK1NZDeHy10Ch9HPoGtAqnqyRbX8YC9qZqbn6gxUt2faB/zOD4jK8zOx
LXbg2WhAmNdxI1sYlurzW7aOgl5+hc9ebPo3vz8dGyvsjpssAEJ4DymoynjedCa1v1Jx9CJzzgoH
hCvLYbyJhxWjZt1Y9HijSsaZ17oTo5TVI9929oljGKImt9cozY90tfcGzhN41uWARi7zOFMgK7Ui
ZE/6a3YdjroKCCblc0Yy2BiySFDympXoeDyBonLyTz/8EqLo0VeQWDNgt0mb6JFJT/JJFkoMA5nw
Enn0+DpgSVs4hJzYVXkBgpArCuoUDtY5+rFBkqU7gN18DZ53ewguXp5cC+IWQDBAsRaeRfTGkDn2
vF9MbYXN95I/7pWTDD5S+nYsNNDHQPXp89/y2tS2zoUPYRCNkT1jna1w2MiIgtRh3uCny/KBv0bP
DfYvHVN+c+/IcIkR0q5kGdEHi6LdoUxuF110kvJg6mZZLHrAvumLeo89CkpnLuPGsebn1sFFmVYm
lxZ4wVUBh4l8xk6pWBYUZpmNYotxM0ATUPZu6u8ECqJmmaCTL83E4moRI6aX1uEDs/claLFFGB6U
VPgerTb9YM/jV1FpmP0yKAGsa20yO89l7ljYmmD92r3Fc7kUX2mUKEC5/ISbzhSsZBOj6VYnlX3X
5agcRQPQH4KMe+lgDDSu/ppH61mMicFIGCJTU96lGP9xqYheYITI7phzNkCPod+5GR9lzF0En543
ZxyQHgtUDw7S3Zavnt5QsREM3ONXKapmNqVX1IUHQegJuTe6pmJhkr8v9jcHPU6OYcr+CDbLGn2v
S80rTLloHS4xPFymGXvpkkyZ1WVWhFKHk/KUEaG7KgPbAWupo+spLyGa8nTtm49j1NNReTe9yWaa
htN0GGDFFdMhn7/UNLZgOODj47Gz+Oj3TKepNf3ME2lDxYVBj4fEFxF4p6Kota1uuDPqx7moaKlj
ho/yLhYw1HRtFHpAIJYeC2/7lPSpSK6OchYrnWcss8TSAOxDkFHHkQlk+ZYR0G4QYCIY/YsoGrLI
2JhcyMc1xBDWssWiBPu5zBteLFAwnBprp4k6sP2OM9owXVoQYv0eZPbrHIenGoru7KtLyR4AIwql
KCuTe3tlAQmXWPa8kzClvefN2aRhIBuKJOKgYLaKWCxUGw+3m6Dm1SwG3ELL4j0MJAWBGImh/1hQ
nqtKdyRmLsH4HLLNSYsQG/pfDMAxrPRT3iDf6H2G7O+Uy7UNAGChHw1Xu6F9SbBMz0owcbGHfm0K
sRr5H55aD0l1jUVvUplGGT2VCzAHK9XokzTlbpT36m7iWCXQRi60JrwusERTdKfEQNpO3CVvMhbN
e6+GO/RrEjpY26+WB6/JQef5gury5ug48qirPrZnYxVjo6ztlo2xvkj5eHNsalQ8NDAqbGJJm7u2
HgIPdlpv86E45DH8mWG6AlVz6pmvsa5eh59aSO884ceUPX5F+/RWZ5TMr4Pw0mSCnWjUbP2jpOX3
EWIQ6HstWWgDC3uouFAGt1gjg7t8jhBuGg+kNdoIniQqKjIJrkIJu0tKT/JXFJmPZjEd8Z3XUNPA
VWZbqHsHuB3S6HicPoyDX4IGHWM8RZ3e4ew4j2BVP352zDm5s95ECL2ibdWBnpuOIo0f2K4fb0qF
IKDdbldQ8rbbZ4576ihlSOyJNqXnMKKO32BT2pwWFIqbYsERPzbTWilWFjgAdMx5n8OGaRBNiVOG
p4BDhD9iS/8+xc8k4d/MCVlgXFcnksW83OiaqWPfwRsD54Wh/2I0nyapfILlh5jnHAXl7CFA5ZBD
gI1WjrWwgTlU8P+4ieqq9VDv4gb7gmTaSEpdQHdbSbxWD7jFfbFr27LCVhaUpTwe3cqFMhnqm+9l
e4ICdYB/tyYDZURTr2j5weYRvBRONoys0dZ9bl8KfxPAdX5vM4KxvOiFX2+a77dmxT6a0KtbPDnn
W9uaPJ1hZ6UIz0Y7mh4/8Wrib5hnH8esqw6/qJuL583yoVhRk671cq7UQz/hBfhBw0+lDuwnlwcv
nrAgzs17Dqz0x8KTDXY91LOJrQioGhoc68W43uOspHmkQCB/wZUkKnp2V1rmEpKy4T9E9kdVqMfP
pypip+8oyRYtKWMeCfHmxJL1cnB8IgdTxGWH/ZZE+iXfogj9H+Kogmyu929Qz+fmrLhyQKeMk+32
5eAsqueRCTwxapVLbgwDiFqEZ4YDxQicYt9doRXedUo630KTB/0+dQhSBJ4XHrVpvzG+O/9Xqy/U
FYXwtw/wOmXfqeW2FTBH6CIxMq8LmeIGdyeJaZCXGZdEzKRTc+JIAu44OEXItI1jjJY7a6WHEi4X
9148m+PkRghGpvCo5L+yRRB32blMyhZXNbkMxlvf4eG1vEA9gCeGisncQWDIAFEQ9lhEbUeAyqoG
zI24B8rSBbGm2wfOIlNDzac8h7rRA/nWrMTFLoaWjpCaECX+ricKSfQQQL3PQ4kXXLYSHXUcsZSN
44OcEh2QKO6gcioKgSQWTU9cuQkfTicNbdKbfPg9xODFvWxAyrSI/c4LDey6cFF2NYEKcj0tYbxH
5v8svA5DBs9SinsgDkKNH2eZiV/uR6v5Pa4jM+FjkXIRD/RyH91zhxREKfEyk2Wyx/dEodAsyGFs
spTpZfdmWYcZRSPQ3FJufpBcMksdunydXqpe2naoTkUTunxWZajctUtPyldy7bYq/vkDEEty/uJZ
tQiCgZ3XxxgRc/Kng5hyS5fyP114P2wgfo/fnWefRShIBkxr6Yx/IuHqeLyfRZfeuAar8oUrsvPE
uuYZxzKTchUaC1bmV4UI5tktJUdPyXcSPecmnKAzuP1pfznS5aSjSfmWt3MXb/Cf9dauSgP6ns5v
YDo1YXPMdDt18d8s/uAkMROuUtagd62gxyOgF4Sg/g9hfMshc2TfG+O/LIEl+Wecf0836Ic0p455
OLLqhI5ENUZnUKtg/bOJxjBceuq6rfd3kgN8FWG17EHgAn8yRozd9equy3RDrbGeq9QRe9W92ECu
jHCJj0YdwlZwYIsrvHnFTp1EBCxh5v40Ja0yX1IeYOlOvOu8aXIkKLnHelh7nyWj0lBSE1QNDHh2
FaykY4M9cCvAumW74MheM34kEPxajccRvG4uHwNZP5C2Kgd4ybSNhN0hbH/7AsBy69wmktPyM4Q9
jSE5yZagsxTPcGCbcKOKwx9XC+hTPJG1NzlWX9wIOr2mpD4WdgUNhaE5ku8q8FgOznwq5MJAXTe6
s49PLQ04edBs9zU95DzhzswsBadkhxhgzMXXdVCk0tyAwbwx5Mv5TaayB85uac/2SEJzHfe1r415
1wtOYmOiHwhiEdu11WfEKpQogHUXu0lnw96M5iXi8YTL6h9Phjs6ximXgiTAVfg4UL6oFj+H4Nox
la+t+ZTuxt7tzJQDuyPn2SDsAsNB3Jod1uAhWnhcH1OztYdzFP7qGaLRsOFnmomlkLNSX+wJdWMH
d3l6TUpNsxaA/ccQdpt1pH+3z+8WG2FNc3YxhapiEHtuWhCWRZEJVb5LQl562oZeOd2vhZ7EFORm
6KZSXIzwIsHiPknOBI0gIIwjiTwMu9A7I9Ggbou5XO3XuzmtgazZoxVPwzhfmk+KDLFGO2BFxYfA
cmPaWdBLXOQkjjFbdOG1oxwSPoZD1LoW3O8z53mfzfg1dXct0qe6W8X9/mAFNw7lzKo8ZLxJTq/G
Rrxc4WK9oMGsG09hChDKm2wHmCFM/7q4u5sQkr21RvxJYV5iEV8p7mSIVTd50daEnMDkP8616XB0
bVJsBpPu0k4enz/VlrblHHFibFi2vnBacXYgddW5P9Qxd08zj69zN9UtD01xMwImEWMF4pqXRKUa
yDipN9c6QledE/Emhc4Sf+xx3AaSjTQysVP3vxjKQrRtaIS+wt13owN3AMwiLMFKq5i762MqcgGq
MbwR8mR10Ru7hftcbxUYJ/XgfS5qD2LTYiRcrJM3ryOQjA0/UU1GdhtWWvRrQkh89ZuyyW9lcVzH
vt6aqX2duIfqVYcZaYxu2IE5+JLvcgE45qL5bUk5MLdLIvRmpEBfMgBt3AYTeCM2FMbMDp9dCPM4
HJgpCR24ng4iZPzzVPRQTRgqapK2ZVz9t5GLPrWx2SV8uu9/NwiRfzYuStPU1SS/Vjef02+iu0h8
+KPT8ExGlOQNm7936qQL+C01vutlFCVaSDsml5qqumCaEnWL53TRSs2tjbKpzHEaGTLO6UthN2WL
YWjWO0FFfurIaId4ZRDNamzKXskuY4etllW1c5oMQ7OHLy+d0MFgv5etiilZk9p/inMPjRrDXnDC
9p1orKTxvJjLJGbq9tZxp8HGblYIwyLxhcAs2ny1dBTQ8R1b7aoJ5pLZzyWtzjq8oovnwEaelNP5
3oTWgr4cW8sOao96RW2b2va3jmriCF0hamsmOYLz0wL0RdnJmZCVO6PR1Mj//bmqvevdA8SGinVV
jHzYDasY8sTInF6OZJj8oSb57ePV30mrBq6OkGLg4F+KGM5YllE8W+f62J4dS8yPjpl12osEOIx+
up+HEiapRI4i5YLVygOZNn//35/qtktaQUKabV0UEGDT1sVFCV08VsZoVZsbCbAkfhdhPj9VHEwV
mrBwzCdaVSD2SEc4/oqJRkXpxp/boPjbmXSucDWYp/Y97hwv2J//V0DGq5WzAZNIMZbio2+W+foG
mlBZYYww6HIidRVk1TcnRq2Sw6CYwvKjk1lY6yWK1a4YXYnt3aidoMrfJQZSHqUl8mrCI7AXm2sN
MYgk0vSSXG8S+PqI/w/Nd7FsKkmh4tvaHYYbbV7GyzD4SL6ubhIdH0unPsBGlQE3OIMl+J8g/UhG
AnH9iHU946f1aFsEHwebIrA016j19Sxs+lYeHhoWiZvvYcDPmAKqzDrfkIXQiVMJOgs0EWsmPk/p
caMQN4LfIEG0pbaLD/YiycorHTf4Y3T9BxqH3ZceWLjsl+i2MUU5gS9uTAnTy+tiwZTSWOn30zai
A1LxylvI9TpiZcneDcs1f49P/cx2W1ZduJ9v6weBbBMM0+PmPaPnxuHAffwe1X0j66EsigjeIba1
Yz5lu7dmu8zSUXGXe2RTmDawtrGnRgp/0JnS6bH8LMDwXaDkxeTJhhqbfuIGcMxDbILEb7H0k+8v
Ooyul3O07hXrWGViv8A6+HhkhmEMZhZxu64K6NZ1o4YGGNVTCS+VLqq1hUokUIW5tAgeK/5BGzUU
nREawNKXHc3gTuahoITESw8/dnItIvM8Tmus9RogKaFle85sdIvvF3822wePfa0JRn8bPw5yEMxq
3o/mpIzH/RMEsl5Z6tfG8Ohx7M4qIIQkgiRPefjFeDclu2VuzjNfQblaP5vIWJIbOQ5QNxQBlFZr
tgpShabpBLifAQBbuVCCFlGyPqRM2cM7xNCGmrbqNinxJNDL1ONkGG1+/mBYN9FF9bW5OwBB5OzN
zt7JDE/5as4WFu4Q0ropwAtfSP8C8mcySdUgWrNorSSNIsQHB/1qElrP33YqF/cy3wG9v+CSkeDO
xLKZs3/Nq/9RwTLFidu1p4VH4rAZb9CDzM8myGR3svGto4MkYN+ZX5pcVHhs7AcwdUjX1DxV34RZ
0+zlIfaSSm6bOR+lr/9pXUgq+KP1TAon7L4cns5ZrD911IzOWMtf+tedvChkYfIm0l1dHpzebFrd
u79vJ3ssnQ+1r2JDFZ5kJGszuaK//fQGiA7bv1pH6g4KRZxWg2jlODuS/YYRrui86GN/k71f/b+h
h249jqIAq3nfcZMnDuWmYdDEberOFgMCKLk8FkrgAPW81Mxqz9HOBkNkr1h40nxY1p8RrW/kHgNj
PI4V7sN5E7dpRYG2TOygUP3tZpmHOzIck7GSiqw77BVhn8BGNLuQCcvEt9n1DxeJxX7VEE+GDln2
VsFOy9378Y+Ttofk8RhVuPGnjw+c8REd0kFLZeJvD8WnoYRYrfb25OgpM9AbwCmF840wr0Qjg6vO
PeR4Rq/xurmfVqs2VYNvmrPtDBVGSZ0td2o5FSSPPGszUda1V+kxzebR+tp9FvirGQSwf1jHt/CX
L5vMu8V2tFE23gwxhcbTGqqlzZd5RPpU4DKO2gmnyLnQDXOVtsr50IJ10BFngAqzN+qOdhwl3uYI
Xy8r2XKixWYp3uyspRWksATkTwzffQXRkX5jYqts4POWHIzYtrp/O1e+A1WQkuDQqVz2HDIUla7I
19esG9ZqsZLISOpIZE6MYF0bFjNUMnqDJhs2ofiuJGatA48ChuJdy6fHQ+V9xqy/QoRFFdv1mvgK
Z/SBsP1m29xAwJH1RwltspHNONlbhoaECOAn2OmCH+XDCXhqZSzDp0XwvkvSFMnqBajqixgQhl0E
7kDZBmVLrDEB3Rnmeq6T5ZpfoPKHkJmEut0PX5W+mE1dK91Z2HMTwANubvAuyYglm0BXIIGPHZmY
PMHSZ/wspoTzSapwDrrZ/S+oq9uLlCZ9zd/TZ3sY6y+sIcc6HWn6i7ZBhph35RoVL/a1ecRf4Cd/
5oBgEotn8UePEk16rhn6bS2tjblpHhEJE0lfuSLv0eWvfhDTVAE0PI3MxBrm23i9fUZgY/1bgmwN
sdVTzt/gtGequSR30SV1x1D/AD8W2mUQW7S7/T28kRtf1gSXtZ6X1p31DawwHObAwbLIB83nFAVf
ewVcfmP7JHML9awWyvpYAl0AwLfdQEUQorCtCZVU9aIX2P6nEITAjyYlJvLwi19//Fvwl8+tF/wW
qIZtTZQS8YBvAfyRYzZJ112/h1Hi6kNP+hb8GlVe4QvW3KERtEZmJQ2lgEJSv2Q1OYdWEiiJwydr
hVi7xFewEV4YbvW/ZsGXe3eH3Vr89CGxn18j3q7QQJHCZnfpLhPb0YL3KEL+6fToDCLzDVk/rK4W
9c7wPrIV7NTcX0EMwK73EVmaw8vivrWEROh8NtG3UXVfuoDiROYoFaY+hkC0SlvcIM9rGOVj2+tA
VLItxandme3OktPCIgopBriJgcAvKgBSDXqzM2KUTQrxlPaP1HvQGVJ5SqbeizpEgEwovmqHnorJ
UWMk7mClGtR2tSZck6y7fcF+qZfFWqxpAGJJAQevYX3NXv/p7W0ApdpW7A3zcyV/hIu4nfHZJZHW
UnxwXWPKohfPpgLmSL9WRN3R+T9py7o5z5SjdYM5qEOgFCpFOSIk5oEisEgBzBE12rY7tRSS0xEN
2fCjVEDUTCL34Mst9VC14ReBcEfb5/VP7FlTRGXwB1btllNOHktPPlU8EDjuGNYxKj3CEvVnWGeR
TYCmaCQHIgv9YibjhLKTzaSjAZb3Q1KeQ2msLOOsmXK8NFRFTqAUe7wXA/5iIy6BPrbzAHmzHr0I
nOxpntk3AYRwkRlAsVM5ItM/cryliPDDQ7zR+nySgOcvIWyQzG8fm2NVL5nFu+XKtPsfbq5T+rCv
FEjskyDgrsfjLJGXw68S0ffL36SRcgVJ4iiH7e2Lvee4v2nn0CUhFs8CMmkeQbLwxJBqA0KlzDs1
RX+F+0mnsrDPyWTNoYJb0LIjy1bjH3bzpmAeZG0wv/8+nu7/bbzJzO2m1+YaTSvWRYsRJkXZKphn
2aXjk8/YFxX5mxk0Nox7Vr6M30tJ351v99AHhqJS+2nvEmUcscmcThRLArJdrpF2ziX1jS0JsSGM
rd50g6CG4k9ysWD8hcq3jn/ijMPsH2A6Q63dosDMuwKuD0qnJ7WrKzh7CJaapLth6ier0/RWji8N
TlGlP5VncuHs7R9LtGENPz+vcgm9uc/OHn4FoT37GaeuF/9xfWzOYAoCoXNnlLkwJpb42gwkuQ4D
dxFMJFNUAzQi7kOO4ln2w4bJME6WXCU5bS7ommt7Ntzg7Z9l6ZOydSR6Yaxh9+nOOUcoeRr2NECL
nrxAUopdJTrysNrf1VbwpOXzMOawlxJbqcmLlf2OOMu+sgOJXmY18tHmp7Ash7EpoLRTKseeGFIt
mZ376FJNr+Fx7XBlTTIWGpv0YAfQc3KAoWhHabQGUKGWqbpPu2hlFFdMhcc+tY5OXbzneicyOZBf
yIbX7zLMgMoaR6QklZtpEY1eXDW0jzZ03BcLKHXrCMcFpKNkA/zPMcc69TSMxCQ2fowGpn/dBZ1A
nf3rp6S/TNpsAdygoahXtzwnkpfRsQDbO/wCtG6yW8jqrj81KusGt5qEaEnG7oHOQFyNE0AI8php
c5LG+MBUoIGmrNAFX3X67Sv3HXvR1ALqz2+MfBCbjtKaJyajjzjEULeQtxtZqIs15YuLfGRKFi4x
BtaeCrI8OTxeFwVOvibedLhupNIxdsZONyaYkCh8NzZdAlGZJoGbIrsnF5td6kSj/873D2GpSRjU
PWocznLk4yxh06t0Ci2AhNxz9scbtRGR4tJQLrf0NUhhYmks1s7hUApohl1q3YGF9yFLmEXs16vD
4WCsc8iEHzSZPGzj6RIr6H5F1rGKItxERhKTvI7L99NGWMfNKfsQ3nkV8pa0+2W1gA1IRjeC0oTX
jfWK1+rLv8ILv+BIrV6PaZNAa1FWP/ApKGUy+K8hJRLwdLe5PVUS2GGuVMRvQC6nBaJccfXgYbKy
lTo2Kyc1ChQQLqGPbcMdIAfcANWHNEG4nKvXjRdN9oDnHO14Hd8u6T0S4mBFUk1q8VsZAJYZhIoH
HOi72sK33ajufn6zdzacSUP6puC/q1M3KeQ2PPToonORwcZZ9unA4Iou1WNxOqV3LnQF8c56cH8i
bIeoNitBnX7OCHzy70kHtnkB+cfBE+/XKZw39nexk0RjF6B/bdHPCY6UwuKGnC+X9y+BnW1PmJo+
LmE54VlQNTxNIXclOaw4Ch2umsE4VmLSXN2uOC/eusjQBRzSypE16PsdXMTsVO+umVI4+77y3Yk6
rGhFdgmQdrG9eIucZPSQ4N5X9H2V8Q2earr41z3xmBtCroMqHbcKcNJj6/8u2OvxhFoVYrxb5Gai
9+RHoVWykItGI4rcTeE5GP9huYZ4L1tWGKFHyrRbwPs4ScDMDxWAIw6HYihluTstLqHlDI5Fkrrw
ZCxRztm59HNs+adbPH+i5mY+3n1yTXL90OUps0sJZaK34M4EuNj3BSp/dbR285aFqoOyeiWFBZ8m
UY+BV+vF75Sp6NaOQN2bvqSEHagZb45md7yD8YsnQxumYnjeRAJMKdzK4G5RxvQMwu5AnFm/3G3a
8oA8b3mRxHLupnIFjTy8GibqZq3gXljZo3OR7UbGjqhun3BrZ2hWQ8+muL4sf9TIleLYuFtxLsg9
D0vXstmb+sVZ62ZyvqbkKwa0ppuObifb8v9JE1OZKdOntjEOXpU62r6W6e7Uy8LP9mpowtkvcZmC
2SsH/2VymkruOQGEedpMYyPS1uqBtZezG7BOfdSZG8S2LsvHi6VXGUjeuzoUHJTZK/N0Itk6xeBs
elsHm6xudLtBJwJGMc+dMFWTHZt2tQEOwR17b9bU8nzuEng/mh5aT0F1fI/EVc4sIzm5DEGLr3It
MP7Rjy7PGLkjse/13boEogDWD96G0thlHqPs68UHA24HCtTEpwqTwthn2mMaL1QLqmkFqOhzI5S+
7+c3mbgd5nIZMNIsBJUebaj05rIRzKzqj0N3AnbaeukCg2ZCvkf8aotz4bH0ktKJ9cUoKdeTWrvm
I8EmQV5d/NpuQxaByjpgdK//CHQItxy+h5NGnaQbcTcXQS7Me4p5yZ9+hW+Y1Z75GtllH1qAb7BT
dBCTcMgMMwRErD9TSnJHHNBV1t3Yp4zI61ExgZXOIkU2O/spZQWoRYuU21hzf0RsTXnF7xkA1yX+
kFxYStrjAQZdXB49ZvNj9O2JSQMT1TpvCIoVi4J3nngx6SIzwsIFb7JmYwZR87+hnHiVvFGgpnsX
+6opmwDr+ZKPLVvNWB7CSXUIx0YMH58IlTW/0ajb44QJOCYcJ5WSpz8oVv/1iqZ7it/p68ddfqQw
bKmkuWaii1fM6aTjAhScMcH5+TFk47h797o2D6XHAqEFU9GkEmxlVruGuQ2JtteN5fDcS/xXjiyf
NVtN1Y/Vjr7020KBan3OULU8tROF/gBnxjxhbBXI+PYJPrc6CUSyflJseuUVUF95Sws6V/rsMJ2S
/8Xn9GzFn9PV6Ph5e39o9AecEm+x1+v6sqxlj1Bh6NF8Dn9CSiaR4iSvQSHVIjGqAnUOoRkxhVDt
T2pimqvH3+9dtWzyeSyxjzbtk0s1xFYdCCf++T9JhC8C+sGWzxYCTU94TvXxODAlmrimoKD+iPkQ
4FDiJcb5Ilp5oJB1Nmc9QREj3ddMYDZpPNjzSwt9sQ8Z8/L07j7yrG7+NO0z5CiVze3rKg3kcuzV
YUNjtul2/EJ0s2Bp+oXCWMtLiYkKq2dSZhgJ/HjtWRQ8xrjmTZQvFZMz5RQa3FQSWxJvahm83kdk
QJ1HRPDHBqkCmQcQ/99KKKBeZbc4VH654U/2AvGu3EPydVJAHqE8SrFk9iPWh1t1rWsQLCghLj9a
a3/anHJhXxnIpLMIJrV/PnrAS6A1esCWfN0rlQrfY1T03O49xRAEaH9qG1MSMG9ZYy3ToK8e9dYB
mt+O75oep2m7Luhb2Clbon0AROrutAzjQ7o4SO1aH23c7WHLYJkcp9NVY3SalwQtgledWQCQq5Jw
2C0fcncFe6I1TbzXNBM+F+Vvc1auGg7eoMOBwIDyNklBjUBZUjXH0hkgRFRS+NJdkADwfmuiq1SC
B4ViNltzS9XGGkTHUZ5uhD36EhTC6zL048kmmvV958gN/Bx1880UGUZO4MDHGw0sG/I+Z9jLciyA
oSgXXCKRQR6d7b3C7Guivsc3JhwprYdNzPo+1DsrVSInS5cMojvtK6ya3ZGW3+QfncBV8LbTxsGz
XUhC0R0HZANyBTSXQjPiRPYxZYBtyEZ7GrHMXShWmWGWYvjDSNuuL876F5Itn5kriyKkI9NcvHss
54AO67UH/bO4c/YsNOoAYsA9s9Lggvwq3Pyo+zf55Im/lABjdGBk8EIaTws6E9rugjBfWFDNTgS2
Q13zbqBvK7xzvW4vqwzXFwZum+PNhTwtxBcZ9NVkv1EdDZSRM1kADlZ5dty5MDCrkEjjrMeQerkh
22EDwKvqRxEtEJH1XyIHJbuysjp6YJwoTKuU97jIWAaiiF9jovNAv5KXf3/RXLyuYC8H/8Yd0vry
c6eSDezh6xZkJwxqtzTLS3D3TivPkFwWa4cn8IWrUXTRGpXB8P3vLUoWPfVeXQTgpqMalD0zTYOP
RewaSBKxt2lR7N/JUuVyK1dMT4FkZpxCpLhkEzApv3JKQwHhONCIdj9yCqczEk8aQCpwa1O7Kxek
IcCudKEmzgB04IYvAjSfrcL5imA4cv2WGptO7TR+WRoXaP63lhZeiJHSh4aquxe+6sA3QbQMWvDj
M2RevrkA4Ru/Os5AGOQJgTlivr/KMYsMhFNCgoN86wxqlol+fwdDkljt+hDhdBdpfy3nesVQIGLq
/0T412xGJ8QIBmlIQQEPJteQTYDzK4EL5XPN3xSqbbBxBNh/YpnpQDCUVL8mt5q3tRgZ3DTMTbrX
YNazp/eMUPZkXELdI1iSg0ZersjY4zpFx7uaOyUuOtLedO+5C6ivZPQPOG2LuDKts+qklWEKUWB3
eXs/v+mu5VNnL/yDY2Pli8qKTUB65tmb1Jc+SjrrKd5ISQ5FtQJ7SfjLNbH1z8qgfFnmvF2jE0nZ
4QJz8zAZO/QmZBSP58t5uay6puecZWvFLMPVXE5aiDeJBJOcob7STOQo6ZS0ama8ZXuoIiaZqxt2
+5Z9+CGAB2fmyuKvGG1q+QI5I2wPIGgC0FIoyyjb41PhfIINpwMexCA6fXtvUj/i2PufWIZERv5K
LO3/AlsMmz2kC9o7gxTOHoqtnPQi4sNMakv3H4BrbnALCPSA6FlaQmi/c2neDFZ3qpSe5yZUGCf8
H9/tDXpAkCj1To8zu1V/Bs6VxnTzGxgGGfUvJWpe0UAQirnp3eH0rb6E3OimtnbliKwMoObmGSVp
szUiaUNOMfZj73ADfT5GQRqcJWz8lYImf9HOaCm97/J5KHOTWEMg41hTQQ8rLeSYWfIpZOhJCL7G
nOa0od+WMWKiyBlnFRLesN5cuKGy07sxeXA5oBVyaNSj/ljnSChl5Up6UVNxw306xn7lqVNot3su
aGT/KQ8Rg8XCLLjpx3k4w/M6R95LZEg3bGx9U+s/mOZrX+iur6OC7WbvhRYa0XuU8IWfkbSfRxgC
1vZDurJ4C5bXfeYd/lIp3aklxKwABFWvkHluJTtE2OBbcNODkZw/kY/y337vgawUlIDh5wDuQ2Mh
LCsdnDwqLmUcT+Y8nV7vHLkFUeaFvClpSMtBaBM6qiwcUGaysgRjCfj9uowtBdGNalrTYi+AQop1
YEn2/cKPXFfX6Zx40SMWO5rPLinZWfn7WVFWpQ6A5i7VSaYqHPH5FuhRdSHV8K23AoseXmD3VFTW
iX9Nn/mVE/rThVQLr5O/2r91dKt7ZAY32J99rHHw8T0c02n30RZtbt+KoRkQrXJRcHbU/6ipuMVc
Q4nsAGir0bOlJ9FhhZZVP/7ra5nKX/U/0DxXThnxFsLDuwvsOOggh1WBsjvPGOFBEEmXiE6G01oU
lMr3EDvOC1Bh6y8J1+IAZKI2RsIhz/wRiHfGiqBtZoZO7V9WGCsSyauWlpLfQJd0wo0NLux30nIK
ZGrxJXEArFTUVnMm4j6lgJ0TzZIbeCUvPGaQyiIIGyf9HV0NMV8x+7SokOMi+3tnoYFxXh1VOY4Y
WB5bNkF2172nM4mqaOIBijw1QljHCb0dp8rwv643cuUDagUiccPGBfOEcOcPItTNLdkQx4n4cty3
+jNO8URgSxR6d6PQyTQLqqnZEgZAAim2UWj/AqPMHL9bWYiGNm6fKxXRKJdFjTTTHrvBkc23Y42c
w2RNx4SRxQOW4uGhnoPQ3rR+MyrLLAnOLcMRjQMdpEGqqazIP835twNV0X6QhzAomeMjxe8d6/o4
HNj9nXIhlMMUUF08T73tIPF1WKq6NG/VVYJOq0qtBHWsprYrd9RuSX9vlviMF5dle6yP3fWKibX6
TP2BSPwiz4Vj0lmW+wwCDl67sKg11VnWuNuFJ/rleJ6ZBhmDkLImghBfRRbRXvhY3SN6utnDpjf7
oY07+pS49fPEzMJ39BMqsPmzU63ShG9544uq/iai22MraEkSaNrYZCjMy0WM0f8cMUZ+EbYmQ5iN
ds/YGIChRI3QBFMwMfWZ+JfRf5FLqaeSfDNgAPOg4GdEoFIalleeS9djtTiA0Abwp/SNHp6QbX+c
hPdkcMTziltH4DnnT2lJmCE/38/bJBRresow1eCfigL9QhoSJRrx690ceWwR1lOFQeAcTeXsN8V6
pvZ0FuE84jxzgGjOLBUPKFhxwiU+8lSfgvn4nh1pvuH00J7pgNm3jwjivIn2yC5QiDh1l4M1L1s0
onLbee0c89EszB+ORgtM+Lgq8KFHS68odeuTOxFaS1mwkKlau2oDeHoO0r52sncLfwzvsGL/aluS
eL6I34UkBzYvcd+x9hoS0m0jdxGD9OPqlHErSQqsdYsJYma8Hj74LQdYoq7Ve9U5UTX1rsJK904t
tC1dU32i/G+dFCa8UC7eHmmGaZ9QRPsjEWimqH5KP3+dmcjfrOKRcJbzsaykqY+deUfRvf4wU+aU
a8qX0fQkPk5NobN0KQCKEk//Pc2g1AXvq/X3+4DAJwOuxpQ2+LnvxyRDokxwlAN5Xds4GJdW8nBz
V2jR2VU6CD+7j1aMahmWNUkcCZGTDHpUFXjoCloCINlZgbM2S+2GU/qenrZxFFkqgHUpU8G7O4BN
ffH4e1J+8PnkiWgR+yPgkk30femKfQyh/TZYVkjZl6rhB+673h6ndhLNZcTLavQLlYCjIzK1P51M
aXKMtG6R1sXZokW3DD8Q0DTgTLXStdrt4EAWaI/fd4bY3qplr1K4AnHBRnsdSvfcQ0RddvX2iIAu
Rk5VOj93We6gyC5F/J5ZTcPyemzoi5veSyE5iYaSfJcoLvW9Z2Kb7IiBZPGnfrGBQ09YpZRjrtXK
qBnArDMibICgm9VNQ/IUkAb32NMWI+vA11lBkGRpcHoqjE+YXaYlHg6FCYHP9dAmTBI3eh2QCeAf
9w+VHYwI9/O1MbN8hX5BXGAFX1Qdsyt0Efx8j8OUbP6sE9ePp/jdCcsHjz0pZB0MHxE22Z304aYY
+n8xlTsrz9LlQ3qCZd3Ki1dhbI/l0p0+JZqbCZOsc6iLuq6/FiqsvrB4gl4QNyjVHmfBGUg9BUba
EsqOvtKsE4H0GwMss/lhAqBXJrpJfY2GQACKWzuG64vQ1e24tEywsrb0UPuAz6rMGNyHlMV46DgD
EXCmABEanQOgM74NGA6g4HGKqMkY8tLpnysCNYM224esB8FjwXgxg0kK/GIXUZnmnIiECiEEQN/n
971LR2pmmiyF51FNJ8LFwHjv14OB1Xr0T0FtBl/WKf5851kDQS33TG8GVVpqugTlgHx8Gr3MQhP9
Fek47dfwPpYar3MZ5vSf3FXLPgsQCdXuGChjbfBGogRqRvziUQfyjmW1+IbQ/lzZmwOdwkiPF+p6
MH5i+zfsP9Yw3dI1oD8S0zVFYhjtDKeMd7n/4RTBU6jVYLCsBmO0RPFIuO4Ie2uCC4WulIXSMcvH
kHXMVRB4UOsmC1o9OAVQwIoUJXzJ6UXVdEkBAKYV/25iPlFAMQHA4miC9OB92ka97ZGk2hI6iIx4
S9fXeSTnvsKQGninPmrIPxt0elpYM8oetTdpS/lrjjlgK2dhvOLe/4LXM19/48+G2VMuc/9N0v0x
kgAGe0j7RK1u4zXAS7NOVRr3YkC8yrTBzS+C79GOLkb5cJP3LsysZK9aRRM2sqszu0T7OAHHF+NG
L6Y4dVAwL1PKOMmX8r5Sqms4E4K6A3xjpS/JlX5NUCaeWtLnjB3Pdj9Y9/ASBms73ZR2dYt+qA1H
s1Q2ubaHUpRX9b8YVHqWo2xyeyPMWhhO4vnzL7uNCwWUmig48jjBBVhEdrcMypbBGZIccEuUPCOG
bxJJnpd+GH2c+YqW9Z7279R+Vo4m8PM52/eu3h+UWp/Jf9K22cEwQnUYuqo3XSOJw09lqeyqmOFP
xUdDOJ1EsdKTsDbXGhKbpTeLQsQ10I9+NICZFQTQfCg0SB3bnUGnBZci9Cnk0gK67otrTKuIBmOG
ckRuncRnP+Zy1MpETY80RnXw/RtHRJpy53Y8B2325TsGlZrXqQ61i7knDb/yYyIu0MAMXZR0S0TA
qlVvGE0TRvB90CJofgLRbDVaZ/KgX1esZKq5k7P3E30o+HDcT4CGCTgvlU23BnjaQnUE2zk/B/fW
XJCp1L090GIV/KLs9CuhL/mAPHavEHOw0IjRLdxIFLzW6dFPqD8anywKbc5Jx7gaegcSMJWctI5t
phpt/px4c1TA+uaeugV90w2zzjjDHZq4DFQ2KuTxgpeEInC/25tbmSZV1LZHNVou8c1eQAWbeUSc
Pqe6AQxOAWKfGYlQL6Q61x23q5KFx6D5knRXifFRfsBSba04DvZva4lIfjbd/FE3up09HQHe9Imd
PT6TyfWg8151/ZUfdcbXBJIV7aEuNEE/SF9g/G4TNJZDD3cEP3h5EaviVAi/287bcXkAZoMtsayA
El46Qjl2+INHx8ynxHxMigA0F9zgLVtt81cpMGuEgennvWW1Eb/UASs7z0oU+52unn7U1ro/F/QN
8+77b43ykt0WfeYJq9syQwLkm82UJUlotZC6fTXL5CCHUTC0+6IYAg9GHSQXNzT1F8s1pl9AaLjz
X+o+YjemtIXiSouMZu5bc9Y92HXUknf6c2jJ6fOuk5KsTDXBmRFHR3TR/OWFfnDDR3XUz9D0auOH
TS7Bd4kgB/CrC+0DRVqWlnBEVpaatYQyLujzikem7VH4G/hKKl9djBDmMKjTBiH7Z5jJxrWiy1N6
mR/lX+qUwbd1vfZLglAZNwlAOMMTPiXWcQUMY2XYiMEayxBlgcskQMmYnq634c/OMzUQz3l7cclC
wucmo1PzSmtzB+7xdpfTwVclx4fL0UY7D/HeLX6u7Qh+tgiup0Uwmq2Zq/X+RI84S/ex7IIMBXRQ
JgG/Jb2ARqj5Q2uAcHWGOuxwoPvfvBjW+M8bLrmCc+kcamBgVg4jP36mTDY3wwxfF154uqDu+2TO
aS/apx93ExKMCsU6Qxf52tDqn7t7KkdpZQb8jTZPns+tdF4grQ0L5v/ddWBJxT4uleoPVXPIXzWI
PcV7lV0yULpezc3DODjBRwmq9A3Hq3tRSzEVlOZ9vLU/6GmIs5+E7eb86UfGezKCDMFtH6gHtZKG
0tMvWnVyN9Ce/iWXSWNe9K1Wy3lZ+l8EV+5p7A/AHWwgvjGU129TUgsnIIPfJtt5SHKwvxOrmya/
GatYoQY/BLV2D9rXpbVA2K1HD/KnVu/ZFEbFdz5ueY1q4gej6QYDi/+tP9VzN8y9W9BLTfwsF0Dm
KmeH/2KjuSxQsoEg1bUD46Fe6qdlFEsnIC+GYYmuQaklNx6MNDuaXNzv4HwVfAV9vitRWyOM1C01
q04pIaJFfPyzjAMHDu9XY9h/FwFPi1Gd6235JKGuygl4mXY6VvRdE75MG1fiUh6rRGL2hYoe0rP8
t6fkNUMsEbu9ZBZbd7CJyRSg1aoPRyJ9ACAyc7SIulT18Ydp/fwBL87MyPnfS4yMbHEpc6twsZKQ
8XAz8GNWlAiiFLV5NPHQQou/5ZQc/cvczjh2t0AG5rfLH4lp7pmLzhiDfaLIE2Fae/jGuGE5WR3T
HliBnElskHHATFrc2COngCqyF1nxFm0U2ZDomvXSuxhQVNJiTAXaMmIgCyU/Egjl64V5xmJRF/Nq
BzWDFxP0DYcVAeRMB4Uj2G0Su1m/LeHfeBog6h4TY/o/iBwm/qmiuRRDjcZjdKbLeuV/QKgw74pr
wkJy/2JYzsmhWthGhwkfbjKIb0Ejvca6+XrxqoeeoCh+vfjs6fhsqEZF0Pfj/XhX6YiBApd1xbbx
hvIEUyl6qrUEJXFOv8SNJ/+BNkHXPJ95WfabgkFJG6MQOoinEZ9qBeJA4zShsgoE6ZtZnCV/3hSG
KccwDeJ4fBGg1R0FDdT1n3xoE3OuUMKAClUfYNFgmi+tRJebtvN8hJlEmP3eYGQ7UZn1MgSdRuzb
l58XORaIGdDIdXhQd5xJka0fwmhChiKxUoeqhFiGnFg4xnJs6rTMmFT2pEuYd8j/jewfZKJnOk+c
Qn0Qt5JAY2GCwszx/FWoQoa7NRXl43vx0rWPVFSDtcT5Y2vQb/i6YTyNqHYrK6wsv8wSIXkhoNGU
jT4vJU0khKoB0uobfBwg1Lxg6A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
FV4z1W0a0QP47jMonUy69gpbvjq7sycBR0hNlegxH1gwc2JVjhf0lpr/w80cZefKAzRzcdWQe1gk
LTcmnG4JhjrgBEqiCfReZGK7Pyl9fELjgoSMOr3QBHsTXXGkgLqD5Zm1Ps38PGQ9MMBAvUVZpJpm
xn9/Yy6behTPa30msB3daZvnxsSVAaR2NEeYPw/p7EruzwgUmza2oxxzzNyIySxQmdHii6DfZxVj
w2Zzg8h0GKmQVlN78pepzAz6PfcpvxMALwMaAIRHAEnBTv+Df150K7OBdHSPS1xU3wDRpI+kMEB8
GCpFwsQGma8SAD9I+yfg2mOarMf3tzu12CKe9PGpoqOPKCC63nQ5c6cHf0iJGfNHBmt/W5pjpjN4
Mnjd3tH/DL0T7VRXapnobPt2OzMbLRfl81sd5/l2vSEUv5wBy4kPTV0he0nPF6AjfA3EyuvKCNlA
qXSMz/o8odpigZJDoyiMx0b5SA7tUcXMfgLwljpUo+K/OctSyUHndxbaY1JrlLmlEanr3ugY/EiS
R2qcl3GedkJyBtJZTHpzrqgYdnPhP+P7paJa/x3IL2OvDhyIJ0UBBrvcTsJ6ZpNu2JJ8ayJm9Xou
6apFXHqhjmAEpQEYnXMHqvityabcI8kDlbERXQmouFcLatGf7JC0INwjCG4msDQTI5OChgJXM7rR
abjdcPvzI6LlCdLgMa3roJlaN4S2JxFtU58OGl86zNDTjStmV1tYxLQlsG3cEEhqKPjEyO3AyxiY
qntqxRQUqabs1Tpf4G+s9VQP1nwQtc7igVIKHiRF7CewAtO5k4o3xdiLQiKXB5ArNX6BLrGj1dGV
3OF/IpY94ux9mIDcyin1RXtpWGvYG4VrtS9YlHCLVa8cKRQ7rsvT8huWGV8pxd3PSHfsRzP8odkC
90aiLSURkIS/ecUFuHUpyk2NdpuviSfkqtCZuPRGxJgCbLt5rsv7pdjIJB0lQAOW1/iQu+nS77Ak
Xn5eA7AUMovK7hFLTGNof0NTRkRGE/TGq8eSNPT7RFzyPk3R38uZYCJPNYxiguoV27IjMSSF7enH
AUaDYWOSxFXJjNblqDzrpcrGM3h0yZxb8nCEC2Ctqa7iA5Y8KhFUR/GHf1yihaqaw706nUoo0z4O
KhlaZyudBWiMK0EZAcCMe9hlqlTV4cuU0gict+K0l97D/qLds5+rnT+yGTdPdCPhAG8dF3lJGMG1
JnOFWEtaQNuFKHatB104IofSBEYixovm+Poix9dSvHbpBQBVl3fsvHZbCDCvdUMrnT8+lvNgjwtK
fG8ohvMv4A2wfo92+chBnkRLHlSFgMOqqHJd36bhVOgskwFVnvGyXWhoG/oXYjY4dK5XLwNKENv/
eQVP+50vNRaFma+dUh/Wl01wy3vTkK1H4olt8jTc+keY/65pOzbxs1xwkgfEpUYixnj+DLhZ0+Ot
M8h8pJv1Z+dW8N+BnWNj1qFRZzim+jlwr1rneNa1lClpVs2qW0gJiiqhU2iLhwl/KXbPgB4DyXpo
bn1XM7k7l3vcye+CPHzkuApOjzMXCDZiuuqKd6iX2fjt/xlvCPZkGShYvcf6tCnkntw5K2OLio2x
FN5n9uPd8Bh2LBaoEOeHUdSV6XhaavAqIQOilc+FfZuUyax2k4hx9x9zb2NnhxhKgo3XUwi4LU1O
pgn2/9JLVgx2j55RT8SG2+sxGs6NchEtfkG8xiP1Vy7UiZ0504L9Stjhx0ohP8ADid2VyU/aEsSv
z98PJV9PNPg/cjRVYwItwZ7NElniDoO/PUWJQyuvGLUjHSImxWGZV4+28GuRt/uQ2N9hq7dzcyMU
mrK61Y7Od6BSLN0eYR1XxUetonuN/FsTb/0f1gG16Mg6toMqLAIVw3xkYsyTgTCl0HJa5YWfOw6o
QAxV1nh4COzsES/0E8HTsLb9sPjVUzhitWXR/kWoLIoLpYEkBLU99NEmGmkCTcurm+zy0EAd0Zgd
8oX9cO11HKsrsrCohVQXL/cp162A74ndqD/kZ8Vi2fkzhE/tEL4pPWenkX+CZHSv9E0pIEPFiHvk
Y1LazMAYXoRTJFobTwm8B4T1ZLd0k2N3ZmlomPrJd9gQIiGeSCbdBhPw2SqAWJYtesnsjrA7WOYl
/9+m4uAP7nasV9ERs1oih8sOgNu79kaFgXClMNk6mwtJ5Phi2CtuLvabVWLEizRGIqK18YEKjmcJ
TI0YRkLsqH1bP4McFbQ9VmQ+loMAxS9ZBSpgt7XOI02uPnTt8q+zih2XY1U0f42K6abTuvdySsSP
lZuNnUrFA149tLE6PUBql9cbUAylUFNqg06sUOZGkmHulhRATJzy5UWV9L1mFnZbajmShi7cPA68
TY68MAw8UvaW3zzYTo+6LBIUOTZKiYX+NSfiocns0lQieSrW6YlG8rcEauxzncifTZQeK0uDqQZl
rqEFtmDRs2ZCvg0M4jt2DcvYCeibl0btKp9hQBTHQxfMBDC7e4+OVL8ZRoA8TyoMjMAVVRIU2Qz2
oT0qreZkcbTvGZJSBEwn+N8QaQ4U4PQfCE/myFGiQQ11Ew5kpUYDjuTt2+EkL3X/t3zN5dTEvIdi
hrg2enBVKbSJ+LA7JYdp9Zf9S8TjIu5Bl24GTtjE4Z3YlWC9tG3y0ix02nGOaS6nV/ph4MLBAr8X
P6wH+7RlvYizT9XXu/jTD+YnnJTL/rQF04BujZyAFVVDvcPcStzJaSzsJ5Bzia+nweLPIFgw3q8y
6TqOFpXaixOkGVP7SFpj9dUcHWsZHh1+E+btb3w+KQ/ZImuS2444m1YGUkfSn+z10BtpiD2xgrhN
TdK0RSOCmz4UC6HtI0SgmnpGUvC6807AyPxefEIqKhbBIcKUmiiSY5aHlaTd3T1nzyksXGnEjub4
RvpgTC18ZQ2RttnWafoorre7JqOBngYXS2ZygfKXMv/Zv3K5LbDQTE4+6hrqtmzSpgnzRoApLqbT
v0HIMKKb0pE90KFF26Gdu7eGJhE5lEnuHvPjwT5XNvZqQGN8FiNMbfY1QeF1uohykaQY5EKG3aqh
+m6/p19k3oQg15bWCvULPEGoTo92LxErTH2QTFtOapAmEVh5QueFR14FencC/itasEzAPBrkCJyY
5sEZd5lPmP3qGApr2h1/HQ8SGCORNndsNsIJtGydp1wtevc9HvGvHqvFjaZZwwlemSkaVfU0Ymey
k4748wQm+ruym7ZxLS/rRmNtGP8gcJYq79sU02Z4p/rgL4yI47wD+E6jo83IdyuDc97O/fQxKmGQ
jhDMIPXOYIa430fj7W4LXkBS3z+v46T2NEQpp/q8kaMtZpah3TxdlY++c7pAN7+uqnfXUjECUzI3
gBB5dK6Hl0dPJdC6PC3cI3dqqtZt4kfSSTgErr+fXeYrnCYsn/5MoZ6SmtQLiYtMHdJn2LjRPDD2
agRswPd3Yo9XAqaeMDB+i8cZwCQRR/QCNeG42NgwzLjp6vJFhGdq9RQe3FYParDhGfNtWcT5ujDn
ITiYFj4nmciOQeBb6t2NeGC/JqIWsGJDP+sxSHIYspaMNP7YxP7D8hQyQXe6aWtnQq59rj4NmkbZ
pnR6NcMg3ZiI0FNVi5iKWSM2gnsrZQnz9MtytPr10YsYA1ogqh/tOEL1UD+9B1uYVB7Hoag9Bbme
kkrSSvWgqmeF5zLTFDAl6euVJrQTITIO/a0UnUhvj1xkqT5hFbcwxGtUyYVLy6LebHII4aULsKi0
Ctgi48xJWbrTkLRDhGDAYJ8FPXZnkhMaumyUL7x+puualzHI4cVSGtJswopnpkWPoNp02gYc1616
jDMGVj9wd1ruHocQcMpos+egfTyRZ4gFFqVQEgqnKoY0OzNgiXjDN+fRBqbB1ZyS6jZTXlJId2+Y
O3fI7KRGziw5kK8dRYoJkSG11rqKfJG8zx22ObjJRtrtzC+bMJTwGuhGiIcpzZlDtStQ8DYPXbUO
gqaLXkrRqxLKdcajNWU0SxhmnwbWDzCXz/UvF7pLPr3OUdCdzVJijhJHGu8BdFX1nqePjYvb6He1
h/8mtD4Cb2Oo/DBrxmeNzApFZcsG1/KNhYMUC9PAfb4ml1MaEh9MwtywqzgLP0mJenEexv4Ry6fb
stl479fNyj5T1i4hia+EC8CCl/QIeSl22JBztWAKxFMLZNusQbd49bCwFOBlpooXlNipOk69MGqs
/gaT7JNcdr5x0IhnP4JETgPEFkt1E2DZjw/ugLb79Exys5Cs5AG5tudoi7SrUFAWFKYPZ7EZJGat
v4BMapSseYNH7fvWTDv7FONGicU1AcbsXgSxiB7T0AB6wNRFPR+ELdCXsIGq6JoJiCZHzIicvFKq
i6UYH7fxodK1CKCgLcTU+K6GEMrVWVYScdzWLXtT/bXGJ1ZylyqUxSakL9FjueJ9c/FcVNWQoZgh
dz1VnTNEwqmynCHt8fRy0cj3BAavSIbym73/daUE2eV9CnHO25SOQKO3ddXfmIDM7hMzlLJZ7V42
wVz1H7W/61/zDWxhQHhUdWHygKaZBxEtFT08cMdmqYL/fFPnrOqGVAU5LTBFcXzMLyT7d9DLyURn
MgtxM+m5MTuyoIoSOAfRbRmC3YPsqdeEs7iO3L3+vn/JEXk4OyH3irzcN74/UnhEkMGEP8uAcNy7
XRuktD9Wy3brZ6ahCrDUuR/Pd/WO4rG0+JW8unupEhiLSma5sXkjGghSqhyA2mh0DeSlKXEKiDRU
nv3uLK1YqcDX/fc100Cc8+/5SLRs69/y2BfF2RaT5vN/O2M7mwHIZpEIaBV+yMTNKh8Y/s61XRlH
2wdUy1DSZkYVbxC+G9CTPyLVRpd9fiNVThdGxXNdSJe64Lv7ylB/h45p7AUMyfs9xAZAplkJywk+
2aDS+N5+LlJJ3fU0oOdivz2+VV07/fKH40XZvBKBkDjIdRbSLju6Sp9yAZ1cu4C5O1YsJAixey/j
tTH4wkbY2CSdVgvJYe2c4rfFSlTmPargzdSQaD33zYGyW7T9oukoB/eIcL/z8qUTLdhLUzAKe0fd
WBVHWgHE2FpzmWulZNbXOdtsuTYD8tOygGsonZuQl5rCX3bXnWVlz4rsCGkLLyw8ymknuTFd9QFA
9Z5O4JUQfMpzSfBHMKgC57nremUbQFrbi+H4C6bp65weHIUrKX8gvGCubII/9Rl8Xx68+1LZn2l5
JdMOufiZAW8GmpJbW2D0a4xnQj10Pkxil+47xn+jvY8Im8FCvdSOx+iwbJa14X2Sep4j3OXPoGgj
JHlaNpapHoVKu0XHIkaNKrRsPYGPRYA1D6PPHUAJnVrdqLkFS5ZcDYkoAuLulIsEzK+sYMLk0p/y
tjvmLv4MIR/hnx7TqsTyxr8brSHWvoIgrdhFKuwyi8LbKUjBzokNXsFmyc2Gbh3qFbotfNGwbAXa
hOFaKBIryghRYmk+n9CIsE4ZqgxfvAlx0XufhjR4o1KlAvZ1PWNSSoUtDy7RDOxjQLp5UusXAZNi
zIvp6zPNo2Mg0eQZ6hqD494J7h7GRRyCuePRA+h9AoIQ9KfkfwvFz5w3RFMttdslMRXSB4py/Gik
xNnrdxU1luRYgRoUJegKoVl1A/CperLE9giluSn6yG4+HQ4v6UrlRwCwQuxTa9g3jxyadvujIEc7
PYTfBO++/YjkzC9WNfcPkdq1RtRBRSQqhZhaPtRw41hJXSm+5dlU4pVU4pfOSlH3YX1ACQjraMUN
PULTGoFfuegIYWvzSXpZUjf1h1PQD//S2U6cz/H7ttMXUeyvrYw3ENrvpDTktkov5Py+F64+0Zkh
hUMm/81BWT1kwtBvHwU22tSABj0XI1JBxYotWg3MXcY+8Ekp3ozwG1ALojQcrOZWHaigpcuuuoDv
ZhFE7v/mvYoGz7SYZdxjHR6/C1Ukb8IausxX/GcOGLOmlUDEscxpte1PWExEv90FEaoTO82uaBSv
7kL+D4xF3GmuAu6jagLCBbsogdbBIKdkJTrKuh6JrPSPAAPJvaTx0lV6YV11TpG7FG51Hl5MXlcs
JHKcUJZk8a7vOd/kUlDgdneK0D4jUBW5+0Sw0/+KIltiyje5asqqxmUqSrPIGaypuNiB2BY9Of/8
h9RBfHmdjapxpHu0iDZGsgTiwbWuqEV6EVPxRCtIA0LtWsMr1rkWy16dWv6022TRjTpTxFRavpiu
n+s4oApvpDL2sNYMmw/l9Ud0IemYT3T+lsgueMZoTblwde+s0P842D3ntdKOdo3qjM3ajC+EpFes
4vA3Cte59dKLTSA4eyDFVxfbUHVa/Tr3eUl+3uZBc3Dnt9gtlwy2Rt9s9RF5MZYYbo1ErR/XOrqo
nr4171+kjGLpRlxUQnxKlB2GerWhp9I9r2lJUxFvG+xoPR6q6y+FsnOtkE6+vw07sK1IzFTEBaqK
ej0qnkXBlNXdDFbQfOQ4vwRIZX/yx1DpsoOYhjR6xp/pwJ/65QrzHJ9jwCQTgzbsE92dYVG83vbd
y87pyanog1x5UFBozQE0Lmlx7FNUIOThYut2VQnlRSc31oBV9GnfyYmiNb2W9f3hZFq9CeOskW13
vvftKWXyytPdMdh0hgFKBVsboFwRXOdcgmooqnl+Ib/4zdWLISrZ8BKbf3P5fBJiJXEs7MElefp2
CAPNVq3Qy3N3MLNIDbp/I5qg/FHFBAXZsaTR6aujoQntiuLDHIck0yOHFeCq9gmvb/+qVbg7jQuK
syBJ4ZyX+9dyilTwUdzcTn37xlyq2OPNBDYcPCeZBHYl0QhM/tM7gYXmbl3hLVv3eIh6u835880O
RcEcFW1PpWZvEw64t5zJb8E7xnbRV8Gan0VtsJCAUft2ShFROOG7/OvWTPGZofp5ogf17scO3WeF
zzA8+JT1FSPlmbTaL6l+oSQq2l+OOceCEeWrMwn06VCmpmJgQV7u1uMCFUYWcgPJUi+KNpDgTL/L
9HC668mmN5+uynu6gLyc/NNF/XUD6LC3lmzWuCCoIgTNFSn7gds3/zhfoS9mmaoDrIzH4JeSwWLr
O0EB+yTo7RPnSXV8mfofTHvOazvF9uq0kQeuYxRfPEnVGmXE8rGDQi6Z4qj2O/Yjc4uAghGfHg+2
EAh4oLJN2lFqcHiAkwJmSnzSSg172+f3i0NxncU6rqz/74RgxujtRiUJIuwYn0LYujClYyv8MlWN
jAmOLvxEIgwMvmT5QRForumh61MijJ/opwURGxS5npA6n9v5vt8j93EtgngNghsgAuuLx+yr/pNK
MUcjcjAptZ4ZmBmFcAfOO2NI0nXXSoEW5u1RiHu0WjKcLu21eNIyllVtT5wSCBF+SaYCCTOyQZep
1iCmU+jL7FZcUthh2ePgfGesbRY8tenUQ3HDJqfIz/ZL0zLAFLbv1BZ0SWy7hwb0o6D5CZvaVYMd
9fR4Qo9IhEi8+Lv3pnRaJ/U4A8y5z7e8knALnKYIk8e5lQQoDDau33o4fFre0lIPeZjnpFM5Sc3W
MgZABkcUPXsmZMCCuyaUsmTDFmt2Upv7XdSfcOggHz0aEtRveoW7hviB3uBhKG2QYTy2jVm36sIH
W1zHnxE6rGU+SAaQ8Lc7aEXUrQYW7VHBfvBcMUMWwdc4iEoNAKu33o2y0z0/pOITVK9kc908xNBm
JFgEOtalb7prbLpkbdYOMQqdpmUNvCoH5I/s8OIpAVhMmjAYvbjU+vfPSojMQLAQj1ls3fcEAzSj
PK4jWovYUEK/J8/oxqA/uDsJ5eNOKOsjTl3TZjbKYNq0ZrsGzmU5BsVtemkFA+A9nu12GHrRCSjD
2HnWAZQCJNSTcJofiWfluEPv7gMi904GguNCg/ydhsQ7U48WEA6jArm1Yhgb8EFIR1uI/GVaVptA
QJmLVfiOp++FOerQDu4tR0qmxXaKtq/enyXiL4BhnshxeYFiE91yTIVJlbx4iWPIobDs4gILqVqU
Z3JeiYo+vQRTDqFms5zDrfNrYoGPoirGfVlVTtCpl2gjxEqkxT5Q0uXE13Kk/n/0kHT8s5NOuCTz
GCJyqGqfobtSF/oZaYM7VVkmtrlPk1Qs2I+FlwgiUMUlVBK9Gy0WPsJWZcPQ6LUoPsO92aGiUQYR
bAjankV3i2sKFdxMA/Tyy136TcugC1KwmDQDMhh17iUC+LbeO4RXe4k6iyiBVOxRJVri/imU0SX+
lJdu1N9v998WoelSZqBaRC1nvsprnOxdg6nx/4yyz0zfKJYmReKxy2icWJYA/cjLBzMdYaslp2/V
RbE9AX74Lwzq1ryU6YZwkkVdJBAKnoFk7PF2ocNCw+PBBwaevsz7F2AM1kpcEsCv0QNU2LEJt4dw
C8FVil4nuw2rawFuH38vnpDP3NnsvaOhZDyIO4ANXcyF28S6tpZqavQ39Ff+C5eyGCdsdI37l1C8
nJJaxbbh+ZpACVQydWthG46VLiTCL5GVMLgMSuRIQFxEVM3DGDlztQ6WKLey+17LiHGTi5zZEMTA
brOCKLP2HpXOhkTCLd0zNm+i3NARsw1POcHuGMqy6N1Wz/nJOTspZqn7tUcmNK8qLKWSfzacU4OE
FQOS44acMJB7oijPEX3Q54d9I18v/4uDeq2aJAN/1RoybIItlkA8fwd9Md4oLZtzVbrW/xwURCYk
fbT885ZQhDCgYgbP0J2adsaptQ9j2fFlLx2yLA/cycc4XRXZ/gY6qKTzU4Nh89cHIQcZHUWo8E3F
4RphgnEW2j1heCzvl2Dq+eLhXvADd8oIQgB77nsQPg+uIGLdMvVEb4fH4toAKRXXMxJGEWJFdRgU
D9zOc+BArcZ95XinGi6DU1alqaSqv8AnRwBawd1fiuEBkowlt3h1/DExnPb2jV5u4JKJgSG477VH
W+DqH2x0TpZsHlbvOX0WVJE5QKjiRI5YdDy26dgNKTe6bOBWngiBsP4yiFu6qFwq+Qg345bBhQ6M
k7MS7EuJTVDEoEM1P0CabQdfbh6C5WF1wJK4yPpBzBiGXy6DHVNWiUtkpte5iJkHLsu0iYzWxVhU
H5Tp7V2mjFCCkwT2/2FsmjT0HxmfF/jjyt9zHZWz2+eGtyKLrqISvIMXb9m7SdhyKu6sFaKEJxA6
HDCA5WZKW5WKApWwV/rHKYcL0IgXXpwQP5bmqXFy78BM3GDWP6DTo3Swo8TVJKK5wS60fK0irXTC
WYIRtQnlMaQtOceOzjfGDr3UVPWfZaBrhn5GVkihU9m0gN3x0R2QZ40y9SzRIRsNvEVk21XKUnC3
L4eFS469vN+8S+thBAJrPEpcBEMU9ixOl7KtFPBdU927Jp9tzej6mEcCziL/cYvX0soKnWqW1y5N
b3QF+gD5Qd2zFsNnYmHeiQMbXegDznz3iJGO0KC6mIjR4VwGW1bWisr8c1dam8vGiWAXDDdItWGa
6YJfv6NENMt0aR8AX740YICAPKD4ihP9s/uJkUTeS7LkaT/pANJUF/rIq//9FtzPHg9UpYPjGvHz
oXZ/PJrAyuyXWTB7dAxtxb3JEQt9gh5EgNa99i70wpltHMR5Vl7gfo026zhr2GBgvcwY/GRdATGt
4R31rzgYfd+9pkXivg4MZjYSUNWP1bgYo8O3UmV4E2LQmIESSXn+MZWkNpne3zfq9dh+zBOgbj1x
UYNDiHrATPTVCLFZR3KlCkiIp7/lVlnNcFK6F4BGElUATRMcFuHxY3OnYIV5+PXhHNjMADG99Bi3
uC/dKF3PjWTyNRqev1R0Dka/eF9ylqxtS42lN2HlEWAWVkyafpYBORbmyEsruHiISdt85grnGL36
iewqetPlHoyNLKYbOoq/BHUesxsFEvLDS8GqncYrhjOc7BT6ABIqD45zm38ivAnw4acWtD8RXIgy
krmBzzK33hBCfj11qiVMpOqRoGjsKct07yCYXntev9Sz8EpbK1RngLFyIrU6QyDXu91OSqyk8Vxk
dcxzEv2GLvIx7x/qu001hr2vagOhzg+jf8OejmP3yprA3cKpqvWKVpdE0CZOaTqIEEo4eMTIMzU7
NLtYSmCzSPuz3DejiILNbN+TiMNHCrQyrUoYCnFZ13XSZ3JMFR07xhSSD2ZkZMb+PPBjp2CUyFoa
ZJd18EDpYqnoLZpOtoaOPlX6WsLplOI13P8iVhaqt7ZW5LwPzlAvCwxnuHbeDE7rJHw5JX/9T3pf
8umrBnlk9n/AednBAta84T72mz82i1tTO1OJRkGqycjnnTkVa+hEvbl3OXkGVK504lf6LqjBM8+D
K5ArGo7GLyIxWLrII2Ve0dPI6KT3O1Mgxa/bEX104et7H6rpRqrpAAf6gk27yhsipj3TkDPvHsK2
rIxy/YPwrAczJ4iHrxTXVlH2w+wEeUEPvDyeHVL4k2EPJJNG6togNrPzFR/A5SfpLQoI5aE3tWg1
M9qwo6XJ66pdgwsPjrI5A6sigJ2YSWQno7fSkDkS1udSTYlbkCXQzOWARdbCiwzMDWx83HZT1/NM
54YaeNTTDkAcAJoMbMTb1C4EZGl/BsunqjX0UqHhvL1Nq5lnHw0ofR0ii8DwYotTTNZXFQAhyPrT
jqx7eQ3L+5ARMRfmgajWD+20X1m4neEXtF9Y+sgcMWN4yE1gaR5KQrVshGz0je2+uDvDx1l+YGN3
sggiZ/Ft0HnO4hvI5yPtrBPLU5vb1kUHxvFgvOASTNYCOLl6JYzmWCdy2Rd2lXSMPvlqt/xP6tJw
UtPoYmCD3R4a3x6myQc6zuZpCA+3yk5lW+rgiRQIv/PF18Eq9LkBXPyXNakm0xMfWKgUgg74rMWU
KvZrPuZvysaC27v5pRotZiDSS90Fj74rqvX2N0niONl7jiSFtAzGIKnJNRNHoENmwL+8OoFrGR7S
7l01MG8enf2IW4YNDXVFtnqob3Pz0F2CiCHcZ+Ta6DRIF1MTp0VHwnZF0aFIwF0MN8uAT3rlkZNc
CVM2I779ycx+HeNpRm1zu8rNEtRAnPFP79OvT6HqZMPqFwF0/53X6SP7eY+F5G8afEDJXcNRzEMR
DU6uMGsBXya+07fYOfU4b4+2k4BODEwXpT8I9x9k/21NtoW5zOWNiOo4/vc8ciR0Bxi3HdGW0tz2
HP6qPffSX0pZnfkyEUqRaribYeowPl4x1vFAs7EeGhGLRG1BS7+raRB+u+Oeil+ohK5ALKQduRUm
A6ERCNjPk5QjKbqIRh0xLrEzOc9u7kRJBHKyVmMB0GVYYQ3jwaj8jOc0yfNcAUK+IRmlqMMy/m6k
6kNUEuZyrDBShPqAernoWOuSaE6q+iBYWkTiE7IBtX7VOWwFDiyiZsOl9olsNVlZWtPOhSZwDfOP
YzItX9IbRz78iAqH/NiX4et72/OYDfkBjP8bkV1W4ZrXj8GJ/aAAbg/4fSfgqURomel3ldQsonaH
Rt20x1UgSeBtjbJgWphThKXt+KxTpDOXi7tma4DAGYh2Rksf9NxNvKclYqz6rvy7qFYazeoqvUmD
9KqFeaCGQUQd7JzrR2RHtusNrsgeaK8s88l081Qee++7iGAbvQua0/jLddGy2n0aTgDNSP8G9/gt
JBLMmtUSukf3CclOZHq8Rn9nJExX4N0Tm0gB8utGesPncJej61kuvDAGrtoX23dxPv+RmTCdbDVG
ctEWWvLXA2c+7didc0LoCDjx0ddAdcYN5Jzx8z2QO4QW1K5OooXYLJJ3ll5MeEJLuZ/RX5mJYC6O
wcm30feXJ3PoDzzUUJSZJ95y1abkph8WEBhaZz/N5ejC6BMc4wmTdSEKGfF+99WVBGyoFzf8eJHG
XKkmhslEWjgR2aaBBkiQRVc20p+U27pKTxc3SP+Ai4vCCOMaOHkwe0oViYMreEQ9rrXXMKMl4mv/
OdJWIanQp3pj9QKb+Em/oXK+SHSJ7WYSyeUtHx2j3Tr9aCZERqGwoNu8uAQIpJslZnL3bATL8M1+
zCM0Fpz6BgaWkCyGodxH0kMWu8GFOcc6delbIOmU7fFAFg9FtIFERSSugwJfvC+WIIcyjQu2o/BN
aY9oYXWQElDTLCj1Bo/9Ik6Gv/tuM4FXCp/rARNxzH92pxSwDUIjwRKHYqHioQDnN4GhMT+WPVpn
mPicLqQqJPfjzX5FQZuBFBkw8Vl5+bR+QNr+r7tJbE0y8ypKAESQwbjcB4IsEBgW6c28T43AFtFh
xQ8Ak1lCFVtHdjFQ5sOKJZ00IoMjc67UytkjGYyX7xAM+e6kPAmtnuR9vMRZZbMGSPLlF2VDJ7IF
P4nlhtQPH4W7cN4ZOWdhdsOkKQe6J5fBSlB1jZTDZDWh0rB+KNqZs1qORt3H50/hLLaUmt9biJha
wRz86xcAMeiEg7Itlfr6eFQiYAqeganJyC2YPlzvYmTcQT4Pznip/c0dY+PXIHtlefOMMXgj32OY
pZIWBhPmeszKjU5i7u4sPWwEy+VMMfhKAyawV8c0+S/Y0d1Tvk+ZZ6h35dToMQYdSWKTuf4jljQT
MVvK8MUeFM4F18HB2Jyb8NEkq0MagtvOeMVnuhBsc8yhkJca3QxRHqVX1HNWomoZY97W5VE3CoQR
xs1xIopAOH+sw2KX/iPHz9NtWDTqEdwX56goJv5g/EBrssjIqjqEAM0GYywuX1PfFi4Y9GuFAlNJ
eJDhek7H5g2BvphOGP6OKJq2lfyrKmA/ht6NZ3+CcgCzTRIgxy6ctlXo5tRvrC/iNNzSkjcM93yC
/1NUt4qIbK6jXR5aia9hDE+ELRKBWn89OBnA1wNcns1ORfdXSyQYXQEuDCR3WExrM63LQI1O+etU
SmSa+kbEB+Ic/LIu5IFltU0WG4HcapJd1UXkHZKugOTG8UFwmOscOPcFI1EdLhQFSc3dpXZX5CVz
BKSkAYZeZ0e7VoSivFYb4hT4I9lusSoEMhcesjwPHtCI8gcC3axEFIxX5vTM6K0xoFaroBGIPYIf
YnxwHJpxkst00x6RJ+uIMXvuRuIASvmeUtklKwgPaiMWKfes88kZGdc1GeJnG+6qFoxzE25IQh1n
eMlUOF1drSupJjobeHKlQVw1Lr+IWV5K4fNuOmf49liYrbBEaNu/ChIl+NdzuHkg9AwzTAkrzXeT
G8As+86nVeGDFuaa4UQAv305m1+g3xSLjjZhqtqOhLGkNlKUva4W8FtgfRRw4a5H9Tyg9c1a+V/Q
Gt4kPzs3GhiYjWC5edRJ37r2ZIrbH3oAdthMVstZdSo/+hMzAs5Cnbzzdvi8hn4rn9unkEo2xI+g
9PYMAtHBP7iz1F/SeMfIdHJgpkNLzB9HsvLUpwhtPmsJqGhAqssseB2tDvLw+CywsCRNO4/HTVFI
7cQsPMh7btFkgQYWXIEtSRrZAwYZra30OJhYGaeY5shOYP+nFkSl7uWM1bsmJM1sr8BumPoLv/Fa
EhsrbchPWylRW4LuHRKmW29iuw38KherruXa61xH85+FuLkCbnWrnqHh+w47HpG4ydlJ0H+8AOeo
+HL3k9TVHeBoQmCFVkNd/oJmrYBt38QRdT0GpbfwVfYUI1KuEWCJ7Pxm9cYQa8rsE7Gp6tZUMDSV
Dq2gS2Sfy7/gKcxKR4CXo1Q6x2+bknV/ZZjU6n09t4WFmkmvwpG1xgvaqTFIXeL/Ouj6XY0V1R4h
tvqO2VCm5tcrnI0jTNt+qvkSpyMhDyv6c2k2b0sG2rMUljI0+rcEa9st1dTLFSbJyIde9a75XYYH
339GvQ3RLV0zlhaZ//+dYkWh69DPPM7Zyi0Nnae9whPGeRXkYRz5Ac8YQH4+pkh5Oa+TnMYis0Hc
AdChZ5C5mbBRnC/ezWOcc11J1hpPTx178GEAcSGRLk0T2fRN6yCm/HxNrYHiib8ycMUvnxnGbMfj
c9KGHP7IUs8s/f3xbMvkrPSMsEf9RixaClJehcn4QoTz45zYhBI4cT0DZlNLdlccqxSBc/dXdo/3
vWaCjU4sROEDK0pQDqFdj6AwUD43PAg+7BIGXTM/qL7H12lY0uO1z9kjC9kHDlmKfhw0hvcCQnB2
R2TPhWDOoZ5e7FWwytB6t+l65RGV0zBQteCYSBK+vJHyXBikk1d6s3CDMidtYNERwJhVbUp11f2X
SbQRxOPIweUzk4UvdgWUYvD3BBbdDGEeB8ztIgICRuC8uhpGN/oO5HzV4IvecJcyLfH1EWpP4WaM
dxgMqKTWmTQ6iLK1tb36UDv+odpxhpzL8ZMRHzJbkgUaSGaiZr70jHdsGB757SmIvA+yIswLVZel
gioX94oh7qbPzaXW+Xle5eQzJazBCGhXigFDvXtF2jFSZjw6MOnYF2ZOhwzPIuZv9Jwgck3R5QIN
eNYTFVE8JrTzOxyDHWhSdpFP88IatK0T892sj0ZAHVrg2+L71o5AzsPrFYX+t5L7exUYBGEUksKH
fyBFs7DaKnI0USo4HI4RR2rmYd/v2H+an1+E+0MGBLj6fYDmCLdNUbylSzSq4mYBih+gPP5lc6lY
tJsX3DS1JOnHLvp7lm8EyzB588zCO9cAtM6yWleId37FQczOPGKbYFjrOge2BNh2Pnbc7bQouk0O
P7YdAm+nF+f40lcc8o680XwnaqpeQwiAOTYdmfB85ZXyaaQMxIsoOCyHAAe17hmVDEPrw/uterqZ
vSz9gEF+iUQFBoCwvezu4nWH4BTp9jB9RdVRwIC+gkWrG+q/pVYnxE/DcB41nJSLZXfbBZmsxIxg
96CDBYcepy2GEcSKyYMvM5nt7nXCDM0FsZJc4kA2/9bEdi6cHoznjlP4W6wNs+yt7yuWXJgvbzpJ
pWLBF32RPWcN5oRQikg5EUnjjez4sGZ0V4hJLZl1S3Zerwguhd68OVDVhBOpJ2Szol76YCnv2DBZ
5N4IR0sJKGJc/yyO7pW3TUf11gE7y3HbLzFeLfcVM6DgrKn5TXjiZ6f5/csd7km5JY7mVg8vysig
HnwVuIQCGppV8jPtIvzazaKDi3hd3G836uwSPOK4sViZ7vVN4I/9fSattUKpLQIQFQBHJU3LL29r
byr4M076yQWh4HHpZLyui88Ke9/LpFnFLphnvhJ+eRzXcAcyKCrzuk6KZzSNKUCv7hT2qwAJ1TNt
CILgqFMi7aEhVs8WLV/lSTsuhGYXnNwp+SQWdztsT1HUKArpv4ySMW2ELyBxiavGDiSiO/gx8fv4
LYemcNblMt0q9X7Of6Q/OJlLR5PBDXXVSB3AOm6Qf98bGQcWxLwdJbZh0apRXbpCK1mHRV2Ph+ue
MhxRTOvY+zB+DgnKJWOlOaurKckMcAknB+3JKdCPF1isI0scdnJzBoQ0AanDfFRLsL84ysLu7Jgh
nfTf2RNAPW+WxSIcG2Dw6iZ0dSfmR/LmyHiQqL7SSgDcjo2pvow+kDm3eSmLS61ba5Thm+oMbwMe
5yrY6HkudcMlaEGdFH/cwp6+ru0UwOHfe9PW/lYXdVGRkf88hySSnrX2++SwErCe3R3KA30MmalK
dttgygpN3sTQxlUNonEcxMRSu/UtSerjV8RnVKo5mB9sr50AMiEA3pqS8hg6BnM5sSw625+Pj1EJ
zXK4UrYUS/z1ZT1XsbY34fX+X13Fz96ZwhT4IStBnFxq2Z+3AjxMgl/u3rH0csXzeowxZ9ADwUTH
GsPRZS4V8dpVUQh/AZq6WbzglEqeJLlSmpN4oUL1vjEhepLugoC05w7XJLb2pStmlTaz6WwQgKjK
KfWKaAqwLSrQNepV8jPYtEyQZPRBv86LOWNC5QSXTrIDibZxUW0EiKu47TYBtYjvDcl9YnhZNu1d
4uyeJi8S6ZQjY2dpjLySDftaGW+W3gMRwHGgupaC9iNW3/NwsTslwQuh2HQ95AIB2Pi3FX1036G3
rkbyrTDoChXbTqDavIZRp018a0IXu0fiJJJfcu5PP00nc8970J6b4ed816GKDX5voDszuK9TSslb
DOpK3QK3iHcACACg7fa0ZCZJvPxKEvbnBtCCSxnGZCwARwuudFM+4qIUYym2piad3ej81jZFPK6J
bpz9FbEA2H7TkAjethoO5lugKcKSLUhzawTBqliTJlbuo2bujH+HYewPHwVbrohtomX7q1OT6Px8
uFivBPKYMlgnew7hQ3nFkoZ3+DK1bwSmtcxm7IE21io3dYkA2pXw1xbV/QXZJjRKmD85TuvCgkBT
AVzf3gTJlVSdCelHErCR0YQ7wuhF+kykCMOFQHuqazS0SJn0otdjCDAz2Kw/tB9R1wwtWvACf3D4
hlxO2EQu70zYX3UnLdo8EV1IezXZVQUa98BAkxR2+Nm/ohHJ75PKll2+zkaZ8Us4GyMZPi8xAeYr
4XW1fJLaiQzaXENDlFpqXVVaBhtMlxBhqv5owQ3DgKTrGZ1TWo1vguorsRtmKCOrxrHSxZQhs3lg
M3gs+7ZYpX17hlzho5NHxweKLe9zjJXK6T4DPS9L47WzGzvcTu3F4BS15ISX9OOlf1+WfrfQJ3bs
vQGwy9FJppLoYuDCNDPgiBqVFuQuAGjnZuD/eO9LNdp851dO6cdfwApl4Ii3LhngrlGaYbW156QP
4HrptnJ7ar0ogG9WoPkIQ11wQ9QzlLmMm+cIMcXXWd9B5mi/zml3fNuDsmFSXZQwWIPeFR1xyspa
OYnERcbZdgPDtFfiSG1XQOVAnDoFdbHn7eoe00KwjCkgBa/0IpEXrQnbu5mvI07LDhsB8xBfBmhl
c+r+Z0iGGmOdZiXL62h8msq/wQ30nh/DoeL9OifGqdfsG0uqCHRG0iv/yL5b6AV74Jak2V4sxxIK
bqIzdQkmwSUq9rb19lHF3LbAoOMYdSdYJYgLS2HarcBXoZZhrj40ivHqXZqPQE54KrKsxgPmwPJa
SEC/ibE6nizYa+wQnElh7gJwbmLcLkC0F93LOCQDA7Hj7yjQzBcoims9oENaucU9xe2EoI0XwHWH
c8Vu2JMM/l3mszbOkzhBLllLjcAdDv8W6FKcSFVZTXjmC/CXSOVrXs6TQEYm7Jjz7LKnBdbbzSAG
gsGlkilR5Bsx+VYxLKur9zNWVZw8VRHT5gpZ+jekxdJz6ivIt10RhUV1BOwGJc8up0PaJT/dRnSJ
JG+O2UYmr5jNEZ6+mjfZ3hqLpeniOLspCw7GLpRaDxtVnHxdbbWDUf2uSySSWa1iI7pI+z5kmdAN
TJ2k5YJJFm32aNUt7eaFOPlZyHvqGDWFXaitcazYf/bfAOtFxY5EHd2KXaz6RW4K5YRQ0l/zdSHo
/zasjkPYt4pkWOaF+S1c6NIdPSuOcRgDA6JBpXFrDRNqW8ITbP2341CF27QmMQZSlSsSskbCyYAh
4J5cdzklIT3x1zAIsRrdeY96lymCpwKPV9fvr26bbAGiPFjOgdLU/kOw0RAJycawTsU6XT+yhk6/
w8bqaNv66ramPXRNM77PNqAceB7BZOFaIyZaVoXe5Ephd4AKMwn46XGK27FB91f1q910nekxzZLX
nTUSfPLQgZwnRsQ8x8v6rNAq+lnc9h9MvI3J6UottQUV+2JUHLg9m74MPMed/VH8n4KAL3VIJWSI
KnQ21XGGuM+/FAB8OJ+dRhEaktnTu+TzD7xA3HE5thxLaDkhY/IV5QSvJeU2oGh2W65U3Jm66Hou
0ddBkcYCWo5NorZ7pms94l0qH7eqdPpK5QKtZkVA/76EBCtrjPA7zgT0Jx6SEWdbQo/HcHQhz1LV
eXPOrIcOwsKW9z/ffp1OpyS/PAQWQYVQ7mAq9/s4FAlbfA9H+oobbveHxmm4ICK41UbaGtQ7PIF7
zOyECXpMPV2QcYrH8oOMUppKCP/VTaGZMKumvPQashTTn2+FBppGXYivgN81+DEdGeBtxHFP4BFf
rujC8dvNJS7HaYsajedwKkkWloBWTk3RPzV9lG+81CLWIwpa73Bfgnhu2x23udV1CX/F71E//sZW
tG4OYg86FrE5PpAJ9A0qXGhAJjvcocdTvqyd8rS4D9YfVJyFb9E0T15GSO031RaNebr/uM56iKUx
WclK5NqHH06s7UP0cKr8jcPWsVZ0W9miowZgzjRrK8t/yAiATZGikVCVrSkk039LQ5OO6CAZSifY
KSGMhqNigw0KUG0krY73SxtTlLR9Pcx6HJjXmt2gZhK1B2TIMXLF2L4qyrjQqpKah+1prPpSKBGw
/I0Bljavy3NMnzgOGagwr8Z9KlSU6qYtmjf5Xg1tZco+0ttrk4V9E4DJmYNPBaK96uXt3Xsmfv2Q
azu5QlG2cUqaNQzzqKaQjTbzWAB7PkLs5ghnIHPcow+jq5r/2t8nr5yawff+0c2CgAt/kiiexqcI
RQKM6Sx48GfoIbYRrkSOIodCpTeXYJ4xUj/lwrL+c6a6U7WOM0R/oMxaRShNkDAY4eesm0gREsPC
TzNV8EZS5UAfkSZwUn00AFPy1zwPlPj3sRXjAUC2CBho7SSzOUAHvJYEJw1xUkPnW8PxTA9at4mP
5DI1KGPrSrqG9Hy5Qm0hy48YfGUmguYFB0nJcuuK6naYJFvUqdDNt7IHWUrPCQsudFt/WQOmyeaR
g/2cACVdSn5zter30KIAvGLA34Lq14gOGOR28mhwNgk7/aOx4JQS8AZQJSnA8rdo7FQrWPxm4sb+
Jqr/yUNGB0pO7jE9FvBOswtsvDFIz+/LPNZ7XIk8vg0blEk0exJU2LUioaGOjSkcyT2xZUIer7XW
ZpAHcdb2otDgS2EPMHh/b7/C1anzzDi5WhHmYtLyLo49bo7ow7BewRls1z2k9BiOI+5jzXG6ie88
7D/xpWrKPYisSYCowMJilk7EKUU0vOUHPCZ8D/Cf4Fy/Xe1Uvj3/E2DRLRYMGoXU+qzAekK57dEv
r8PbKhWUpJAztPpyn3zp/oEmy1EoOzytww+BxQFTHzR9vYMMH1a2JiM+fhj/qOIZQbe95NfRq+ie
E/02hG+eLpulUuI4qYzbpWoVTy00q4GAqXiEmrXX89KGpV1OWWc6JIjKcQWVHq3fH1VD8iQU6UnU
BqfR6yv6lQ7tD/p8IaoCErXWWOvdX1z0mOUgPtzvvUQcvX9Ni9Eloe2bY2e9TeT8SCIGFTK8gv0J
ijIX3J8Bm1voo6MN9GROzZCZ62TPEDpteOZ0FkFb6IlkmyuaX74F8V54MscPbFKPnsmAzTJBah/s
53sSq9OBvN+WUNwH5ZfcKpqYWXGq4VtVbWeJ4/DQE6DMjc4IFqGdC2MIdNBxFLq0P8G+IB0nsnGd
+5f7VIX/k/1mLp4a+HGC4KPjVBSfCyj+vm3YM0O7l/lzoe4cwQNT3+yx72vSHoDGdf806zJ+EpS3
tAGv1Enqovavzb6yBGuRCgU391sHDOvrS1oj7hDVD9pCvxStRnPcSN75aLWGFOUMxCmlM4WzwJTd
UtSRb3yp9sl8go7svSPiFZsyhG+LIkNkg6Hyeo89DyMkI+iFa1rO2plETk1mOMVQ4S54p0IUIUMO
Qfj03Wmw7aJWxEqz8tmnQ9Q+/wliwur57vxM+pPWLqYxBN3ZVziWq4npT6R61IauCiFBnvFSPMDU
YUq0W9nfIAUgj/E+JesotWhnf+S7LYIK6d+cN4Zyo0TOAdjZNAA2mjw/+mP2FNuinmRgGkeG+HDw
zIyV/4uWw+4/arN5yWKdV6Ivv1d/8EL+EjstN5TRUFn1Wi0XQFDAtUx1HpMFUPaleyyirtjCWfcC
qS1dvmPbtalpLteCSVg/nuzhb2VSb+DkKRdj7NLZ0LNNMKRUVBzosEtBCa4GvGa61xeCXwiBgiYu
uNGuOc49KdZPP9y4znvDUwCoIWAm6BZQcGUCXBK9zhwpnT9vgGsvbfZBsXCTZaYX8e1ycvqxZSz8
iM5teWEFbbWtkTSfDu90je8SPEHudZfGzWaEe/64lj2AdGl0f4BBdsXRWaxsGocyjHrIJMLmeIFT
vDsoyDZp0vxiKyls75z4rSlg4gt/1aFFey8290kcu6ZacyZKfTB61XQ16xuiobPI3vc1oA/g8oJr
pBgGYgfVYn0ovB0aSeRBAXR0s+4p2/DrWZinb7TXYroH00ZZiIVRA002JmHY+u/X01vprLelqXoi
Yqm8odurrw8ZsUTfSdqIYnkKRFieKguE5tVsCOUfJxiuBGdWte85chMIK5o+QC+8HWlUnTRnukKg
KMtZ/s00Ei/GZGszYTCr+e+HFdBywuwW0WR2yD1gwZRB/MPWCmFTlS9CVZYXi+Y/ff0Cp4QZ9ZOL
xWTuFOsK5q/yZSXPe2/fRDZMYhfbkiiWQyIbHdPV65WFJlzP5A//0PUaPC5c1wxmMVs+TTI3ZQ6n
lf4nBrAzp2axrgOtqyCTRI/FXi0fLXwlZed8di/QKUf+YnlGcoGuSNU8Sf2za9xuVD8Y5+4/RwYe
eWYOkvdp4UwshzwL0JE1g67gh5SQ+d4rlCQw24eNmvvmTh7/FT7C1sFcdaBhM4MuP5fGWQqqcmnr
l5abEgIefFhi3htck8jIklJ8Nf1K3Q6RvmDk5spRM2cksWadluaEsqwLK/MoM4kyQPhUwHb14eks
toND+7rrsRwF2uF8Z6gly4xGwccpmVR2myWbgcH7HcSv9z5uQXF6YmTWOhfVRxgIJB/8KPVvsxxX
BhZFh825YBnAMHjSgY9OX0SdbFrOeenvGRqyTa4teNYywN7jCBQlp88P7WI5o2UfsRkVv+T06N9m
JUBEj0kbGC41NGdfPP48LaLBl1IOXCD6vHaZ2r71iztnwY9YzvXFP/TSzr69eUdiKsbz9FM/4L0j
jKt1K1zuxR93+hK2o//qtFPNQ62k0CtZUPl0FNkimL5j5W6PkwMbqsTO1XaV8l/3JPgUj8OLy8ev
7dcwpZWncBtiJ7hfbzk2lHuJTcraOC6rfCyPbbi71C5+ATIEXdlLAmC//GKR2OegPuou70IZeepV
V8dUM2RR5CqMQw1n2XdMI0upBLk/wBHlb/8kFRwHTC0o7vxQviADFdo5ODSsxWJ46yXfZWKAYEzF
600mrCc1B533F2JP+6cbktYyTsZRWU1SL1oHa0P2h9L2aZCY01CcKz/hSiD/tCRLJUOL0VA9OWe/
tQmLLM8aSvI1bkzAqGYN2hTQy7+JWsNIYiHEED6utKRPObDS26Xf0XoRutDrNOoriEzqaBOfgXeq
nBtQDpRX/C6sIhEe8IS4oRbMJ0v40EDTPWnw4/KPr7TCIMEXk6heDjLwxvhrGA9yaJUcRovafTQi
vupIpTzo/ACnuNk7RhEFZxTLTC/P4vyLWmEV6dKR+EBp2vkxMLIgT3dnWeMrBacMMmrHfCFDWIeX
3FdxsXs/wsgEH6koLxbpMOuQ8dThtH9SOMSCllmaU3GIqQ93vexrGB7tb8sHmjjFmEQr5AL0xQ84
HNAUG2sbNqnNTElwPgBsdjWXmOnOeXAzJOyy9wwNhMn6GRR8PEWZgWGCc3Zk2PKoyKKbWHS8aiJp
fZaB6Q4PLh6G7TU8m10pIJ4b0G2ff28Pd7O+qT955Y4sdbiYILRIigEiOp1zk0tTpWe2GKVd66y/
LZxzyH/UC5OtPDurqqllkcJE4yFGxLqqlh8hR343NnG7V7eZcTXrXz90hfDubv0Ir1Nx5JBZtUYa
+nfgXz2PSC07vNWt7g2jNAtv96zv//uMGKQd+yidOQKeDel1oDEhZi6vdBhg7Xw+PN2VEX8o95ar
L4AsihiDqb9KykjYZrkHboBmwU6wvRs547UV4aHeWyL/RVASlDeEmZ3hULBZKMFHarjGkdtfo2o6
A5NpLrw1fUCoq18L90b2MlmIlS3f3orVAgpChTS9y+QP/J03Y54Gk+Zdg0Q+ji/N1PVgxHSqiWo4
OjzMl7pK9phtZhFasGCnBLp8DwNWM2CBU0a601rWm2jUUQ3s9EK9wXBrlzHT9m9O4E3vzU6MmDMa
ZUGtt8H7jdXB4/ScQr5vNspSNi1GIRTCgYEd4vDQqnzgvRoDnFNCSDvIjOk4viZwu/dPbFDjzVX7
RXr1KD6nQPv375FjeGW3D7N+r6UYfMOXWSUpsJ56aUwpQ5COZ81Kf0XM/MGcCoCs+cF/YCbTyA9I
9vRj/T8HWc8L9vtnJYp0ou2OZlEKGcI7CfkDXZiL8ay69MTOYWg3+H+4HiYRxfk3bqbdLfNViztU
+/e4bmiq8WPIFt1+n2sj+gRv/CTQZO2RHuQhzT7bwkcJFzxqJPNR3Z2qbVJ3P3D6/p5khsKS1rvq
47GjW8vv5Ru2ETq31RG9Sko3LxxiE7WavTcZsZ/rq8s0RgEB5bXbvO0jekws94UDhjsf7HG373Td
9lIFLtGK16yMd9CFpuCoHjW9yt6effxarO7g1W5o/iTBC+AcmtIpveNsx3G98asCdDqPCh3qbRMJ
4GIlQd7ZV7umwTixaE9C/9JNAbdWRfJDcEH+OJ2RsVY2kVO1RuQxVK86ysmU4GZi0Z+k93asoJTI
oad8RZa1YEaBX+n47yAdQrX1RFkAZV2Rr6YbIWkCKoCpTyC16vP+jSXFGzti1fqzLk5eAEyiTsDg
74qGw6ZvvgES2qwykfohqHGQet2rDtge/0uerjn5nQR2PBC4hw1scXAT2KiubdrHEwwYQymV8kA9
WDx6xGa3FzG3mFTWKlSQ38nWn/MycTH4p8+qjAdunQdM5vAdf+4qTHhCVIThj7T1WwEc3YPEuz0u
1sGANupm5IWhURx0slLNP8pRKX4fC+IIbURZH4wtGtc1tg9DM3+OzucNsfrG8fox+c5zqcbD+aLD
Dp1jzPvX2LbIs4LimhSJaZF4w9CCbBxvForNHDkN4JrHr+o5Wua4zb3NgsXvC8LodCeiqAGNbWiE
EAT430B14yT4b6Wnivp3/5r44+d4NsK4VCEAzEIzNVqlDBLOp/EmlBQcRd72L8+0g689Hab6UU4t
pOL3QkpFXdV9/ol6PULY5oAeKnJ6Wl5AfxchcddimEuT6t989Yg8SRG/THR9PhEgNWWhCoNmA7cF
Wep5Q2soOGU6AAu2Byj2q2zWChVl0cHVz3AmiHddEo6ScGMdeMQEBmcSd1vCeShIzKlsFyYbSrEm
4J3OHHUwk0HwvtO+mHfWY3B+JU42dMatW7r3mr6fQMYdpCacNOr3TKRA6Hk555qynkaD1bEjcaYu
YtvPM0xrLkY8rjlsN1Iha3txvEZE7RwqD5PaL7BllS728vXML6rKE95xQ1L5ChNl+7cSTYyB+Nv1
dp4xQvec3WNNVGYKX7jYYjeFa+pboLibdIuXT6xm6RH9b9RFCu5cXh846MZE0J0gYVxH2UgRjyZ6
nZyZEy0YRsAK/f4cGJQO/2TertxlnL71Bb0iAOMVoV81wiG5LsRpCSSqNNYM/FtOTILtxkRg2neO
6e9h9UaSj4Dq7JjOT0Z2xpqGGX0DNF4Xls+5WaqNORttkYG+nO6FwspjRYzRM655k4ZzPDjQ/a2z
KV/cuv3tyyrTHit64RlDqwNEY++GUxgXsR6DooEtFrxjWvMeI4db91r4atqJXovih+bZEyhailtO
FmoWQXp4DRDt1BTLLiO8lgHEnEiNVT6mpwXPpo+vkTX0cAirj6WnehmBdto5StrMF3wWJ1lm8Vb2
j87pNs+GUlrWQbEe1BtCLGNT3zdYbELSnN8mHWqeT06xLGh4PvA66U6kp5A9CoVG8j051pRXtjUU
SZuFtxZAGM6Lw2tlxPx7eRYElrqlUj+8GXcdk7E6wC+F8HLe7yBhfSLecoJvQWhuBe/cYepSMCWJ
/zobVj1hUnD29jeD/7zWxEv6LunwV4vbj+MdzDGbtHB7MlK14LhUDcGGvr2VOSswC66H6ax1u5by
/iM7FfE2uGPM03r/fG1Y8EHwFf88EOQf8POm3+WEd3EUJV0KQjD+l1Cg5nJDl0W6wE5/rLa5FQFn
1gLPfn9YJ58ZtQqEfO9B8vc39OgxGSgwdlM40Z6OaxpDh9Mv4adouLC7G3f6injtiG51zs4hj0Nk
p1HUZZsYTKhgxk2V/G+7hMmS1ZdYgW6fKqfeXVFA267oXGBAdqynF0f7FofEUuimr3KrLeW+GUYY
qAD58fgNufVxKRXh+bJhgib1o8/Udh63ow+owzG+bFM84sylqScFuLF/a+Der6uuKiNajhFr5VHr
KrWa1a66miNH8laD9al/2GlqxsXKehxL54EVoIMnK4BbyfSTajrNNqWfyiJECfpdHRxmj9Mq9mxa
+1qyDPE9yW3uoaQXGO4zLbQx0qh80pxwHlZvf3r8/z6wcl5DTNIubSrRAUFyXN6pkqgbYpKK4LcU
pTERBlgy7W6midR6VC0XIDhhh0A41z6RmcDcydRHh5fPnuKf9hjfk85I3Vv7cm0gzT5UWlD0tB0t
G5FLIeIcfpmQTwNgKT8i+v/ybLNomwVAWLKYet1MALx5I1W+fG9oEEv3xWL4fcYSo3uAVniGpAjc
6htrwirZpT6Djgj6YgaoyIO2NTD9vrgLH6xNxrIXcIhR36FB4XSBUqcAdktrIRBK2KQQRnHq3Pg0
3M9FTg4ss9WDSbulmkv/KeuQqiOllJ6P2pTpaRbje55BnkBc/gHrTWb0EXd4XKCSDPih9jyfBHyA
N9q2hwPyt+K2B92wW9nVT9AJ9wmMlz/RyHvCDaI8B2A7vYshDGKDNlqmdbbrDj+ptBvSH/SCpbfK
Vi3ZVUuOqK6B5anRt4SnnYOsZNcE7ocXaVELwBv4cbEX9uDoHETMYNh1ojEGjiigNdxbdURg6p2S
zEermVXaecDYNlaecTUHZcvvmMm3yZ9lnKl6gx8Hjppxbq8NsfJymkggcL9j29HYBpmFL/N99GJo
VaWqQy85D267PwXAA1nTNfHvi5RVtHlUR0hQj6q0XHmcQ2FqQCcK+tjDp+ca32ihW2fMMWXYbeoL
Vtfw8tB7bDO+EqGQQkWVT4tHtjTrIDcWXrlFXLtjiDjU37MIRMbVYoxVTULJ/eZH8okNthYHHvIz
QBC/PSmeWN62YdOLT03hlT0gT6HMI6nUK43BpLR+TEIjU4sCXAz9l/Rsh5OhGaKQYzER7JgK+wGh
U7jy1G22kcSS+WL7RtPhPZwa0qRA84bXz9u1GoghoIYA01es6sOBhiJvMeVz/nb4DChgqQrYLip1
G+9LK0pPpZDTyxFxW538Wjo5Oc+aZaWECywq3TzRlMslf/L6Xs/PYREwXTGHmh7VHptM6mJr2P7Z
aqvRyS7YwrcxsP3KofFeWa0THGBWy9SXQ907D1uPCksLdHmDrgZUL7M7VrDyn8aegT0aldAUFQgv
uOZPvTWOkYv9PfF+it10vCzxPa3oPwUrnhkAHoqoH/DL3SD0fleamFbFD8Ri9H/B1sXRvLVI5pTV
0pOzc6EbNkjAOSunxmWlMvTlNkjw+0jGrMu84rlu7dc0fXdKEAJSkNmIgLtW4I+FBNGI36RP/cfJ
/Y3hmuzuY541+OygL9/nnFyOWgZP4GmzXjXWbIShDdjVc3x3x7PFXveVkiCRu42dIc2Vu3NlUfSB
Lxk0lPJSro8ob2I69EWPKkB9eIwlS/HsnoCiknNNybtT/5hOAu8JDNUq6/Tli2D1D3NMJeub3Hs7
+HMtZIFCl7i+7y5BG+LzOcAnuQvMtBsXIB/SGRUgIo3fapjxkxXWyQyvHfYwGRJO1bqLBDoS/ii8
+VjXxBuZInJHsAGrEkR8LgCZtUCIAFqZBLg1cmmzJR528OG1B3hrWSkN8FByQJ+IiK1Vda3vJq76
hXalVIcxP0mAvdMzBpx6v8q5vneyf/RO+PPVBDziOx+UPAcDDbmg79MsaBP8OAkm3GCiMc4J/X9m
NPycCOAHuOgRwlUd37NvzttwGMMI1/odaCe2BVgEjpUjx3FxP8b9IVKaqs8WulyLIJI0oMEQFpQ3
SUrOcJEGmS/O5VPCmJ4hayayjgnJEHcPoPthAqdbDtLttRjjNwSX+Kr7jeDPCr564aqYkTyOhUUv
9Ny1Wg3qiuuhzmAIXiiBn+HTM02d57NcnGqB5X2B+a2SZyOkgp6RUD4DUR0KTxbWNs9+m8yBr0dy
0UGnytMmiPOamG2ZabKh8H0C4l+7cdl7+yAB8GjR8PLp0o83qENvnRwq1jHlfmkQpa2bWZRL+OYx
k56YvoJ1EVJll21qy37Ui8aSGlUxtklScli40haGeYe2WHbWtenKPbrsKlXrjfnFD/K432sxaP41
viGimNxMxPzLe7yUtYObMGR2nF0EnyAJJsX9V8bJoIL9QzbrMQYIO92JoDIHDPnO2iogKFrkocrn
epQCIK+gL7fEFSrcYLmVM0TKFH7ePtoAjnRw3Efn2Iy7OEm3TQNsOOuGYUfVKubJ/zCwsUqeDtwP
j2HgwjSV/KRHB0/I5578w/ps+fKt7lK2GyilZIpfk/W0YODXq1J+BWoHtmWFocpNEHxPLzeNtnKf
Cra1mi5xkLUQ6sDNV0AuQn0ieNbncTMl7mX/1AbdJ7CndtQUaoyWYpSH12WInTqFf+QjwHItGoeY
9SzP3ILkxEU0LYtsNsz9cyTnbolY8y1Kai2YDHWCiEHUNv525ajwm56q+ELswCplPP8FrvInvXmc
TAMW+/A2x+Sicl8QszsEhwBGvWN3xYqzZyL6mxXNdAf0Dm1tEe+vHpbOlqoz/EV7+VUqkYvhDssK
epuEV7PAcQ4GQkdsOskPpOKsMtErQ534jHODQUXg6KLIC2K5b2knxIezUs1QxmoY+FmyNW0SOwCZ
hwlhXo93+cdM8pCKDJPSHQyHF4055Vs/JX46/X8UzD/TBvAbeuGciEz2Xw5Q0Gqggsdl/Z7V9IT0
C8ewvOt6h2DrhSC/bZlsvgKNqstJkMWcUASH3p2PDGGuEAOLl5cAqxx/h2MTQcUkI6qqE+n5/xqz
uEkL6t6kqpuoKi53Q7LcoLcT4oPBVWLXDw3ljJsosqtBNSNUnyQcvFijrMjAsqiaEFak0fQcyO9N
rkWddMIorA1s1zZoaGgMecRPOfExP6twiik0vwCNUd/nltOSk1PfiFeB5km3fND6ZvCX8QPVu8J3
h35xPvyul1hRlRJrst98k3O4yPz8Ln0T7/m0hgwL3LX24DaSOhmLXxgY6RQqRh20wL3oCqsTa8y5
kkmYFRL3FpUpLLKZQHqjfCvFC0rF/9YLcUdJ5dtgKtK7PJxasWXOL/PdTWSyMWDs/E4SddaJ5Pyd
DsIWy2srN7tvU9Gc8UYGJXDPUvPIWGUAi2v+z3ITmonlWcE0rOC63ZHRqiJ90BmacJRhlc0SpDLn
yBAUwaULRRSGLJRrSSKYzZ8u9UQeeGXTqoWXpfkoF2YBKZfnGy4GQL6ttWNv7biIHw1M479XYc15
/lGN3HM4rZSmFTBpvv1rZkLVpZRV9bKjNdUmn4FUcqXQS+PI93LLy3e21ZzDsup5SXOU90s85ahG
GZcZkDT5NgfKTQD/nqNgTYyG3r5virgKlHtCpDEPCIOLgGAjFdckkk4G43N6Iijaz3+hq8Piw8e9
3kvGABR2JyIfOMgwWQjVdR/K/z2CYzHpR3hF3lOCQ+Kb6qpJ9jDaXXj4odJxpz8uHKBZT/rceXjT
+Dt/e3Mq+OFd5z65gA03xZw8uzGUIsoeemW1QSYVDcnnw/B/P6UHqVS6Bkjdh6DCkrRmzLeNttYz
p+k5EtMQh34scOtRh9m5RzUrwlD5Rw9GG+HHy3Xdy2CFYN4Djf2NssysYmmUGOhGPgeupg+bEEim
lRS58xAoc1Jx7QmVU74vsp8e4hMV19Lq1VyZ6uKVPuEUZDvGeIKJactTt25V3DUmYlUVBkPrdR/z
whkM2sGrapVq+/ahjEOzcVx8zMmwSSu+vyII9O5MtSc2EURnC7OuCk7MIac7lqVOmw+ogZmU1yDk
z34qaLuQTvP6sL17ePWJWrU5fdXVRAhpHJnGzhs+BYLAIujSG1+sK5SVxagq48a2StUavgO8xcfk
wrlktlYuDR/f/ZMuouL6MP+K2pOb9dL6TGJ8Dd5Z53OyFVmUkN3k31+kLWpgyNLfYFwH0CC8IXOU
vaXXkayzp3xfkbRMzOO3R/63T6enzA9uf59pguvsl3nGTNR2BE9QgBOlbaTAeM7BD4hnK+/TiFhi
AFbebEcXGtb3jl82+6zyqyvjn6JRxeYEdmATyw4aK+tn7wAzLMyEaDrVCwkNnHcLE91eNJs79s/m
okEiXRq2jrkeDUgKso5+5yjeL/95qquGFBaFvAL7H3+IfxR1UwuuMfFI+Sc6cHTFiqxcWyEf44GR
1PZNjxKF0dX543cJF7ASDx/e6cf9dTeFlj99yyLtWzgFRAK6c1Nb8330NHb3H+wwlIf8Q0F0rS/S
YBeB3OFp6v5coCOQGDMzpKX3OXlXXxRzESonKxwyoReZhRRiCNX0K6fk4KLdIpLtjufi+rbXb9YQ
eVndamJcmQRvhDSKQ0MT+1bWyy99n/af352kWvMCpQ9UNh9z61x3/oEBPlZMe0N5qROg6C4M3840
h4ssb6bBk2rGINoFtLnotMpdytC8Vf6owPXsKiKKXkJA3898DBM3fFSGRn1rLcl2RtpKSSpSvY7s
dPNnj56MCE87sgyQm33V6CU9e2oTvxrLqzVtg2/vOByBzldlwwI8xicByz5sTJBFMMZkc6vNfFFs
7xoqqfKWvn/hGYFSIrgP0Pv0xtvQIPDX5D7rroxCebBcWrqfIsz0msTOaAyXZwFnnJwLJkOSz+Wh
pmEhCUKgUwKQvYtjTJliePYZXQ/SaA0JKMBcIgAHO8Lc+ornDCjsTYPt2Uhg1WOp+yHdYTvFU6tl
z5j1C+dCm7bvQgv2Ts4ddzq1liu70lSIoHgXFUOGr7nfbvXkIG3cFNjtKqk5bPmMjdKBVtAvFm/r
2Uj6S3JNOfrmlbe4bhOGkPatEH/C4vd7ykC8mpuKrnBDoyI3p1uOyovrdK8/7+qD0L6ohGlrj1kK
O2Usi+MgYbNaYON25Ez3Pc1+3VU+3PUJz+yxiX2ofD/Oh43nXfYdnFgUDrfW+Cahzvu+ZcnVsxh5
9yxRunGC2zyIGg7CiUJhZtulvmxxayztrxj00Aqr35WQG8ADnmWZPQxmGLKfmUOHM8dqtq60VkMR
1owKebDOUdvBTSV9lB4HwWt9g1HG9gzbh+Qn/HdnfbhO0dcbwgkrexC/72Q/2No6IIGCnnnRCcfD
jdNnQXdEjdy0WhvjRbd4Jo5t0LULiToIjb+cqv5iURYzklMguDAbYqA20617b/HVV8cZ3opscwSK
oAnjXBls8RrJz/uYGRIK2XSgYOVctMHBsaGw71mW1egJtsC8Oy5cig2HMYaaKAU6BIFSJIy8z+/7
Rs+7nixjd/WRhJL7fEkRK7G0zX11t32N4t/it3DczXxGGz1OSTiwrxvCrrpBRrJ7hFcBvF4oYCPG
bNNTSJdlksZ3bZRj2yyJVgZeAZ3TwNKqZV2CVlDd6aMe8ZMH4vvQj0WYSqJI/s/uS9Kq03CRQ4qt
BaWQF8AZILGq3jMSrs25Pnx3fS9TiDDMGuGKcT7UBb4MQlNIS0Or/eHwrkMGWL1PPqMVoDZkiXhU
EyHEFP2ls0vl84N3QS0lM5sLnhtUIJX5nukvk7ouVYfC22SS579XGOnxBYZhrP3d0gRy+IvvzDX4
kxBMUiA25qy/OrstsWSpST4rc8It0wG2cx4DY2TTw3C4aJ3zMcOBwhNksUkI3M85i1XRLOCNoTjr
Y9ej66ARt0HBprTCvPh/A1IjmZ/YhnV71q+MZwnLoswqhHwHqVKJdWRg3piMLrjs5WFPQy138yd7
xjf5v+mxjOSfhSQ1lHR1I07+SOYZF8kY3/beDp+flLc09cMTaTjSWILDTuJmEv5g0GAuVwZytU/1
Cq2fQKLcBfvRigAFBWYV4SghmAXO1bDYfXbAn2OYw7+BOFLMA7aBXjhT0IFFK35bkigR/e0BbvOc
PGsY73UJX7EIqYRof7NZKg2HXyP/JJq0sHSPqqDx+zDQg4XokJ/Q+Fnre1sJJk0gWxRxnWC2yXpl
4qG85esP9kYHj+J0ONKwWZHYbuKWHN8fwPtcs3cfU9jefMsrfutMLG8aNO/SH4huu2VqNgBVJWfO
hMljbKaUCkgkD2kBj0LCpjRIT8+viBGn1cfCMbmWprCpvxuzFl6VvAQV4dP392Rx3EbaL5ElTTO2
wm2yROrZ5twNoefxMDxkMpRr95S0d8/txT7/r5hyjsvLLtwDEjLnLDsuXE3WTjyd3CAV/n0y0ixY
T+paayFldf4fGvH/Rmgjsx0hwJcxmiwLNRggk/0oJl3K7KG4Terc+GoSOgeSwl8b19SmtHOkwED9
2E7cZJOjssTrb+2AH+SxMw1fiwW1z8FFO8Y5XlHKR4D49XtD9cR2UcX6862x70JPhRt7IKaqk+lC
2rM32ryxSfdnfKRwgJy8ooTkTJMQU0TBSAMEeyFEfiCoCnHdSrA46lQw6TBiSnoyxqSwF9euYGf2
I/nTiAUIpSIvV/b21xL8/NhrNwz0VIVb+WXnzYHy0sRKSTRL7/Rx7uBcb9/GGTtY6DFqEqGAhrrE
obR+uJ7QDttAv3cNnBxi9sYGHcUqNYUbOI6F4/Z54kvo/s53MTlB8d7ghWADrmrt9cor3cAvyDPY
82PFVvN+UllfuP9O/rNMAFgxuqhVixe+WMOT5ujw8YhV5WXXmhXsclzetOaNeDeBUbZdkUEn8BXy
1Q8LK68X91uqcw+cYz4bs8DlZBX/XwudSlDgbclpco40oS0CcpaID1ZDJ+6QC3sNasN1uBm0mbez
jRfW/PcsKBgjK5F7L2n+DheJFD6gKgHlKH6a9+65WvCZ1xPgjd2WgZ5vmO7SV0DIB4AogGkoF6ba
EQROtEBaW2TcdD5XoRBiEyumbnGZO+DkSjqXd+EPGLHURYYm7PqxMV5QoDkzCGjDlHPM+4w0HPVd
TUCUCQhcRIlCO3KS0dvgW/SywZ8pLWO/kL5ybDx2TF7ovB6IG3uqrqCXu4/8xlgaT/GXQ9B9zwNE
7MJyPxfixRiwqRqx9yvNHwUcFV+Yg8KHdyMqwj7f7coK5EARCOYwmlOsnDbeTYZEODp/laQdtxJc
1gHazAUWAy8T7QXkUmdRVZ09CTxiVxmwflx1nLRpLcGKK2L9jeA0z5cXHT1kPRluKhHBIRRXkoKW
mG+/CoYdIN01cHj5TYgCcOWRLMyPRV/O/1InWapV6IMzdwwqtfTeqd9kuHyphMrW8n4vrkeBHXHe
mwmPL4AQiujya0cAyHn7PlOyTKxeCOQvCXfAvqukuunR8Fbv07N5KeiNCKI2m66a3Cpr/QhUlG/b
8efXTjU9Mu7FoxGrhbuUsBSNGvqeNrEqbRjNig0r+kl+0rZbbAvdBlufbyXAkI1NcLirDamFE6hM
frWqXoKNGRbVmSb69zlsJ417zLCCB5HsdkY3lLu4dEPAxvJcs81NlNtfsDPUvuE5U7GCJZBBWfH6
imo238Hly5bNakb5ux/cl8bWJglMu3S0vChd+TAXzHxzHy1Uzrdkzgr6LdNIk1ZsvM0YvbXmXO5p
HY4r9O2SCNWwCQq+wnnhtcYRT7XUQw4i72p70ge2Pdm3VSvjVb8OLzmNjPpHtPRjf7NTNjmD1nZY
1Y8H4wnzEHyq3orNo0HI8Ii9r2dxM5sW/bmTeZConyIpNn/mvh1VI3/bEoAEc7c7j9x6HKysrcS2
9lZA6LAMIZZmPFK1iNcFOOBg2WUN9BNbIy3ILZf1wfinybMfPhYHdsV3b5+NuapPFLIufHrBlypg
K4oViC5JtvXEimrIAT+8EPaU5rVHJ5PB1aOzCH/r9R9zrzUMPIUD5oSPItHMqFGU1nCXjzJTfiNQ
kymP/BHr8xpBul2Qew76hzPKSYib7LI+4x8jmZ6MM2pG9U14b7kUeIZFh65+jA2rm8qwmR3MZf+0
dj5M0uOpOk5ZX2H6cD8yaobY3Uj+94YFk4Shy9thVjnaT6+89pINCFXpBwYQCrOBt4Mq8H24MFqM
R7U/ZtqVzNggjOrRqvL+jYFXIyauRKyspetl5SiT1IFcv2y+5iPj+jmxvfRM6/2v22JJ1/LmJVZ9
lnrni9GEBbHLKEty0hFvozEp5J7iwbeGbDrak7UkG60dgRPBc1IxvALSJ3Akyvt16/3ZAZUL/H87
qCBVWg519SWn1ZU8qaJV0elZWwAMc8NWYCHWfYIsck21bePYaQNypJeHHV+eE+RbQRu0WuQyaEql
fpJ2HfbxpyFXsV3iyhMVk6uFtb7GDCHxb1yJqX0yH1PmGZ/9GbiuEvCOt6Pw5/8CTwdTtGzdPSMj
k+EQ/+RHuOmyKeJ9bJ6lU+xWtO4xa42Mu0U41isKvcdis9bjvFkjhKcBawsj3WrlqkxUxysJvTjq
h9FbN0pv/silhPIRuY0tnV3Vt1liWV8rQUR1I6VbMfaElacYU87JTmBMzZqIsEjje/AuWMYnz09+
OrIl5lMPagLF4RW46/Ao0vlBgttUfh8oH6CpJc8NOlcjQOzNT3xfiLSY60plZWeovtISsCrIixfw
n/X9CvkLI2MMnCXcnlVFgsnGLoOdDTBsDrIy9qPQ9/kZOJmLvyiGKMBlLBgDBxbusI6IJoCQwGiX
7lTAI2ZirEuOlYq5t7te61shxswoA96UhxmQQT72+LpgPH6XSXZSH/GHWh6E96vm0mM792WFGXZK
COjTTQBMhTbncyFbWcuM6OSg/wqVN3bG7BAn61H5cXOV4Wx0AZoRmSOSrOB8jamoEX4zSxRs/wYt
P+mxOFxF3MHNGwGys+1gNwbg65nTziSTkGp3zNjnsQVDS0HU5w3+/RFy2A5JKg+WIFE3PLImYUJj
vQhlJQTCmm1EKptWH7X637qg/enuc1oOU1mngSZjW2QMaJtMfV5dmPG+J5j0mJHo33JKXfS2qYTo
ApwJ0yCceeFF61YTpOiUEQ0ueSHUOj8l1lCIdljxjtpcsdxC4Ms5YfdNb6xnjc9i9HZAMRAIJI+E
IU7CCvd3pizNMkf6ZY8Ww6wfmVagWwwhROLCLvNuYSQBY1/dFL4NJjEbbPYmDLXR7oFrGTxGxgSK
r5tsfrwSM9YX+9ILbrFsTgmX65AoIIZqFOWf63BQCnDGSg9xQY77kBdgXmIjGaN80IkvTcqU5Pj9
qiKI4qMVaYWe1qSFXZvO9O6FWfBSOoBoDi2F5/zvCud5Vn4sR7YXPbAFaq79KZijBAWDdhDjHEul
XJPf5BnEmgXy+9ApnKLTo70sOZ29iiqVqww6c8aiJBZSKcO+bVe2yCp0AnP0nG6JdRFn3mHnzFv2
zq9V3FTXEEA6ArWLiohBs1EERaSGZpWm2wR2+7mPftKxnoeQX9tr3Yi7U9chzsC6ww+5HAb1uCDS
aVJpFZb+9l1Hl2VCppjGqBaz1fwznLIZnxLJh5rrG+Mdg1CHMLutYaKQDEN8lSld1IzJXzA3y1+E
SkgMsW5m8iWyEcNHc27RacDkw6xTp2OP8UbQEutWzuODkI+p/Bd8uU/tmpoID5mv7Xz5T8PJnHEe
ewpa7Pe5apW0i19C8ReeLV/MtcvASjo6N2USPTp+httwMvldsvIs+hV2lLN3HAVWvV/9cM/hq9T1
V2vgx1LfK0sJ42oPGaWqohC39i7Z57I0qcOsZW2B1oscQ3reJWWmUpRtIqJqE+XqaYFyduoH5Wlp
QZMAxXdHG+5l5O0moZd5IUd7xLWxJVnovmUXjdPsO2eaeXJ7GZNB9FsU1NmwgN71kznQ58Wy4Fpp
VV+op5uAUWGOS91/TMGVP8DJkteQURcfQw95iB4g76T3QJ/CPnLFpLlPDOBhSSxai5BsbxXPkBqc
FLRFTejAuw9RR86VXopG8NfbZwKQH0y0VqP2rQXSvwNgM8oFwjF7yorBMruU6hi34ojRkNtTLUA5
wtdaZwYFEKDNDoSNQofAi8uCsM5mutfXfKRCRQWrpyo9OpKDKDvGYblHQgeV/Kmp5gpAGTYnQuD8
nxCbbI/KQcN6SUwXnC90OuFkfp+rKcWr1NePvzPA/ma3oFcmOFY3hoitDS0kvYUbRs40u/4/TMui
jOM1va4O+WNYuufEhacRHNwefnp1tqEfRDorTAf/JbAD78aLYl0dGuZS+JlTEhieayKS57l0LcJ0
0/ketahTP4PQ4bQEeM6b+kCr+b2SZY669rvQKGXzqecPLvkUysuatOSeIZh8PtshhAl2JwlecnxU
/iieqUvnaVHWAwRIv0HVMAeAgQ/6dpCYABU7ALDlYJQx52wKOtr8sab5pW80c9/CGXuM9mlWW/Iv
4lGBUOSHN9UBiI5FpbAlLFeA7kSMaQeaa8mjCCLxKANMfQyqcP6dkru0ZLwewLhKW6LUI0Ns8km8
eV9UUszTCSTfLG1QWfQarhHak8/0r6bFz0FXUzZoNZzmbqL9DK705ktZzcCm2NFdu69DKihwroPl
FpxzAbd5B9HDUPHhJymwrIXXBY+MnJFAcjd04P/g5PIxEzyRYTLHo0pzvYGkGIdJNmeapBLosuIq
tXMgweYsP3FN2VUtKFvcnDFSBOfXTiMdI8i+bLSoGooptOWuUq0g/92mLxx43Bg4PHo1hg3/KsuA
d3UNc38EttZvwMzz4JUEo6YsREK7h231P6v9onH9MV/IXleRT5Kp7G6J/Db+cHWTicF8VrG7evYz
MdZ74fCs7XIciqmzeZq+eRZ7Ov6mOWFi4KX6Oek5nVXrnoPjTQvssjDUrxlfG2l1NZM160IZE2PV
SfA2/PWFU0p0NrKg/8hj5qjZ0L2cYN90YiwoUHL7ZcXlsbdIk7Ytecd/2nMZp2I8d3luPbJGtbiM
nSLM7hb/6e5mwE9gGO30OL+CYAR56o9isAuBqeMWh16BYlJ2SZRAbsJ+GnQMyMJI0QvqqlOqh4nn
GdcQPf9Me1o/rjNZ4IA6NdtOq/qG2eBb9QSKipUcQRY0bFoW2mQ51HRuYKFzB+8SqeuGOWeU5iit
kUU9XfilNM7gI7pfCxte8BHdZN3KfJ01eNy5wFsFODfN++rOT6N1skRk5DrNnZwg2JNiwgD7RHb4
un7I6mKY99kI1Xt5iiAmiBsAn56DhXdY0RlHYh3n8YOgsfQeqK7HP3VJbTFg4OgC1uzu0TauKM4m
Y2sa1QPHmvgpUhS6Y6lYl+ioeqQ494aSYNTDSqtjxGzzpNuG9lfMrZghrHDWoyaOSHTkzvTmb+1j
EoHPZf+PK1G5EBsFBssYzPhu/320NFh6RZ0QgT2VPoJME3YS3IvW4iSnM7BntjRXBFX5oO3jYX8k
5pIHRIZ2Jg3R/gnDFE0JiFc9qlb5lRiq7O/W/Kvka/YFflWKpaQovpzAbbUrZS2c5tuHiJT31W/E
U09b3qadBSVM1f633H+VYLiWiJ7wQfZPIepMTmYVTCIVxYrEm3ut+aMKjw6/5YNEYntcpT4W+8AH
nHaypx0PYM3P/qKQbKlpnC/2TY/biTtSGddTTmNtQceonFIaDqCWjioMj1bHI6QGTe35vFArPiNt
0rdmehR0csLRf9yPCrS/0ivb+OqislyqezXQGWVSFvvILd4xNWx2U2dJCg54uLBXpGv1GZNY97Uo
tGgrE4ojAeYvql8oPzbQcLLeYouAuSTl7eJbQbHkMIjJuz9iWzmshO9r6GQIz2R5GObGSTD4PYHG
ZAHfvq1f95W/cI0rF/RS7tdXSdgEK8VeBE33kH8AO/qk5JiYx2tYNdp5ShptyIz1OHI/oMTAy/rO
6EC1/T+UadajTTLuxz3q08ylfESLhtjbA9cg6yPr/5W9vU6da+/hXodDH0akMapZsPgM1vnO7EvW
E4rvsGHBZsX9a0Ac9iCisRDA5B1T9NqsuzlqwhDnZvqepk4wfPc1dyoF/nAzKqamVBVxMvPPWe/g
BICfdWHKrOy5jhZL20olZbQsj8ZJoUUg3lZmU3w+REbIFd82qpkqdFOAxzBD7LPqhVO/7T2K1KgD
amu93v+nHVQjW/NcZUgZKUAfRmyhejDRPvgE1uFWhILtOCnCNyxq7p3WzW1wgJgU7ZcDUB85P+HT
BRC5dIgbqa/S4j6iODiJz6jTix1hyujLmDFxIJ4QVkD4n0qfLK9NvzQES0Si/NPhwjslKcgWK7Nl
ITi2yrGDMXbDNClAH5i61xnpa2bElDF94l9+MOgLmLzoLydjKJ5wHAdgRGqGxymAp6Iy6ajpn1Xq
RItk5Kka/PhvuDLj/xmnbxdldhcEC9i3dBYzqyu+aO/+ShgPZ2CjF1Q7BMr2Orf2f8OjJU/tfYtG
Upo4jUC9vzmAZLxIe63U1I8NbnUS3xAv6QPIZNQ0B98gSY/MZhnT9Y+Rc2UgMkIZOw3VCikQCnLH
nylg2Swzdz+SkUsny5DS+x83QLSmOVx8OK+J9LutGRZYOjeU7iQFtkZkyUuXcpWpC8ORZNqGW3fB
IiC+GKBG6Eo3KqMuOtMjiC/JqyCoJN/MfUGsPrtux4hQu6njddwccEzWmtAuCwRfON7NHpsu0o8Q
g1bvH92mD35wxSQTKXCSU9+5tyHcBGCRtIxyjYDmMNJM/o0YugB9riwHk5qSCsq+Xf0wVzKYqaI/
+SKBsj//bpkE0GUqFHMFfuwUVzVf6tb3jgYC6f4tqr/ubOhox6BlpnjWIVFI3DFdwCN7cdPzNko3
tQ0JSFTR10z1iVp54dd3z6XYjWU9cVMsZRD10kSt1I5Ke8V/ODq2HaWPmlmIFcXqyRnByHKc8KNb
q8bNdWt3ounwNUrp10TjU0LXAE0bftVMHVrlRHb66/niN7/UUtvWpGyWnk/r9RoDPqu1XrsoqU2M
9TCnk8wllR5sEYNdm+B0Syndnk5ZbG4ZhvlBPMZlslRF1UgnuQGZs7yR5+DMQPl+4UcjimsyPeRC
L+lSrvmjnxRYrjF/BZIzBfHhx2yqcB9AJyMpQm0xghnpRPaxmNOY9sVSzlAWsqKRGLrJ2hLl6C33
q2dOeKYPSpvMQTpm0QpTdqnqD7EJsRyNRcwdWY8aqxY7qB0FlJXWtWYlmGDf5GRol1rNpXJ6v3wA
HtLBXipYnJZpziWNy03OATKoTDqgiTIo8e4anapG2sGv/XBOf3W6XQGTOviScPa3o+VgHxZboozn
xzBVlQ37XyXzN8bKRYAHVwwkzAuuc0kDFU55UeaZGwZxW3Zb6vsNdX4EQCIFbHpTcNta1K3yxOfK
+dehS9VPE1uLoDZOhrhb6MculeGmZuI5DITMsEUxRvzLWbprlePIAGEWxGsowbmT4lq/9L7hLb3l
+nMS/AA99Yy7xgN+FwpZj8ITWK7j7Qri7k6XvKVgwzCL6vP+g5i6gyjV1TduG8qt31Zd2f4+b7/c
oyMn7LtV/ERrMAcpXLDCRz/D4qwMjPVJvVukuCcepvYhJL43tvXyLK1vQhRUpC5QuNvkGsnUjww/
KvnGNSGbBfl/+dQMxrU5ASBPk+8EQnw8khb/32eG7M4jbm7xpNl7dkNcZ/wmDbPlcMUvzBLPbtxv
zh6/0CjiqYiSCLnGp7fE2aHbn5SIG06SYCGHuTx7w8KkKyenJUBXBNH7+3SMW134AMA0WChlqHWs
L39jHDSVmjfurXKe6g37PQb8g6WyRLghNfPfQVF1Bp6FsyYCAmp8SIveUBoUKN1eN1vcOun2HfA+
k8lC2U+2YmjWdoZ/pJ5LcgrBuev/CtKj+VTQBUaqlVxKM29Pqc/nb5Bx+aLhuzbV2eLNRK9GdJ/w
X5tPHfayNkE0/4XVAZfyE8XExZcyRGRTgncdSe3FUPeV7aG/sCBxLUDaKVJwKs61dS9ErODl2UCX
LG3l3wl0ay/8LfmSW4DWvwMWoHsv+siCbAJjNl8f+MPI4tLSHpOWrKGGRgEfEjjoVtdv5AAjAiBD
wP7f1oUYDhUVaH7TKVt37fLGorCScD/sXqT/hnMuWbdM7IxN5vJ1P7Y+AwxwnZj2wxAw4vbHBk7b
XvLSCxHvBhLwmE4PHAYyY0DQrnUti0mRhi8Xyt7QLdOQ8AFwS1f7H9aepbnFbaqo6KC+GUDisdgR
NRO7i5WgPdCZ6QUBl+4nQwCOURX0NHZqQP+zRD5mNAV5Br+3VdPYuTkVOBQVLInhpT23Z9n0xz1h
JoiipUBQvsUotz1tNDE60jiHpLMc3hyjdEZdG7rHKARnC64zmuiE+gMefWZEZltUg02QrMjgChxa
Nh5h0GZCj2gcLzI+Zz3aM945+cSz/7T9EHa/PKgSH+w2vj2Xlnb6WqoOPdiPeK8/8L9Wt8Dhvp10
zBMUDqq5CSsQm3fXUszrW4q4poTawcNPAKalx1bmhXOu+W5IR7omVJ8fEmcbxGhsvaLt3r/xs7X8
8FWUxbeEUV/ZR5a/0vfGrtWyNDJl88RUHbAZnBxcEMePt9o+OaMoKvkC1D8OcP45S0HYa0MnVmwx
7o49cn3vcUr5F/S4uTZQJAPMIXDbcFWS4HWlkE9NCiQ6wAxHrrsSifNEEuZoUGaYcr1X3MIhYcmf
8JbL6tt7I4rL7vVBuJGlTPetGc8/MPnj/IFvfd8v7eO7hstO72xPG+PQoK0CGPgzCF07qXqSqEjb
EMr3pVo8dvtOXUmDnht3Qztt+F+rLVK/LNEZFeRN1FCvjzrqgKeOscglkvJ1l3k24kJqXfNOF16J
Ekhm+Ns0UltBrJHM2v3NPbUmFvQ6CrXHhk/NUoB+cNpXG5TV17BiFkqizA/uZzIkBltXXtj4qOai
sKQRewAstpDbxhwuHY7u8Z01NmlgmqUK0wFfquBLqTq5U9pqoYhXvsGamHqDIBHCXwr+yL7Q/PN/
Aw0VlcqjJF6fT6RGgf4RfD5fAlMOhaQF0mGka9Ln8p08fUhvroN1InxJnD52XXtkzJmD7v91l8iA
jctuAxwe3KhK2LYajDbTAny2DNYQYJDhuY0WBbhh/kfbWXtaktXRw9mrOzHSC3FCFZvZEYp3nkej
Trjpf0UnEOtRQV7jb4SCw9U6uZivWA6rUJIEM/UlJSqgfpL5oEjW1t5F3eVxumi+CRwoxV3EpKpd
QZzOn8DF5xlX6tpqoc3pe4KWKRZcdxgwh/6tIuus1BQHA7nijQz6sa8c2zuEuJv81GoS6Awy0QuM
pGo2Ng6hoXbVr2oiRE0ZqmEYZCk+K3N1csSkRYQtl+SG8pqK9M0mi7jmzRCmKT4TO/X8XhPD5OAw
a5it0pJxopiXCZX+XY9et03yVbXahTZttQdjV1tYnANzV+Tt6V7cR/jU5oDPsLvQgO0teWcvVJF8
zf7x6rS4lkyqCqA/aw0mpG448yX0vq96yT5S+dVFvQ9XhtKujhRPbdRtH/WGOoprG9hEsJhniXMM
YlYVMkFD+ztbZGpE11MIbps2DBm2bg2oV5P0HzZwfWXx7J6ia0SOPbd0Bts+dflUtbqBxnQhC9D+
aGre4XrJcB2I5/TnSOsQRKM9rXpIsUz42uVdPsFJhDKRlf2sYtaJcaTDkkE3aCHPAK0qdQba3ZsQ
aY5LwDXx9pH6q8NGDPsAIbA7wGd93jgyz8B+dDNDO+nuvCF15r3tTkUC/xw0X8G5asgzeGgjdQoe
ElB3CMICYzUCw4mHdKvOD8FeEJRihXd8PzSTACrD9yi574CrJUgwZZAtBbfZ0Isreta6leZHPgWc
CD6UMry7wmHw6jPqPZ2+l+QXktppucLCWNYg8sfGKD/D/ftJb3OwkXMztAHHetykA61+DYzdZ4nF
Hf//9Ct7nzkuBzTff5gzFM531yv+txGNy0SykEteIMi7P+eJksGvSVDqTTBeItDV/chQiEYpZBD9
NKTyCPdBYRT7/48YzxrlKKE66X0rTA/URlQ0YuuB2xsX3h/ie4p2M5rn5i04ZQwLWFVsphxgNVoH
1lv6fr8EaZOYrogmPt4xaeiAB0OSalVDRZrtZBdDmctvDg+r7SrD78DI0sE21Zh3yCSx9WPQEg01
R79TccOK23UT+JLxfdGjEdnvacjylkPL5aF6N/Fin0Ekc52uVbzR5QBkx+5mDn1OP7LA0CkeKHCj
p28ph8pOHly0Zj4cZNICgawiyZu2zdD2nnTHEUe3i/sbuKesTS1xGuExaBnV81Ho8XdEsP9pjjuO
Lq87z3NweSN/sQNeUGwReaqd22Xead7iCGIEYZKr4OciCvd2PcI1/mHo0Aj6eugglR+zcrgyx4iT
sFXHO3tFc/2SjqOmAIEoRC8hmfFJg44S228oDEeEcT9tjQ2akc3AF2tmdLDgXWr6dCl6YJZTBbrh
9/Jc/wirKGiVQ7xuh12nUTzP+j6R9AFpEBU3gN62KJaoGKIR0bMFYEE7ObGZoMdPHJPvcHzZNIHH
dvzUl6hwYDhFgR6NvBijGDkLy9s3HQtUDc1nQUnvga43wtvBubpZ+K+sROQCXMY39MHeO4s2OvmB
df0nJMSOAGF8VF805ayckx5jZYCYT40KEw5MlJwTT/hijLGKPDfXc9zJ4XtSYcV7e6x3XvNw/ML6
FjMGOiJfec1jGnaGV31lWVcNnwxs1xtBpI300NCd1A3GR3IpOBn9ZorhKE5J6ZmKWpL73CIFrV3c
FPSzjFCuJInO9PLSUsgXtnth+iXmp42ZsZztp6GQhpB5XGRFsoQvShRr9e2qlSipnPBOMHka8KtT
4ylq9Jcbl2MY8SR2U8F2DKx0S6zSqV91mn5glSKwRPxrVlY3Drj7fRXBLd3K7uX+v0Snugw6fm8b
yeOsPBS0w3Lir/K/jJh9IOq9oNYLFV2k10O7wZW5pdKPdsxJOOwjuUSFP5IGbWojj0lGUn+Hy4Uq
BwusKFWuaFI0tuGI2a8/ElbiXXOFlaUBmxNloqM1C4npJMg82XW0LJuEoicqMXFyMem4QW9Ci69A
xm0IIA49e5EjVHzNvBECyeerPrdgu1kJV+hM5gaMRRqrVg02JvZOYiKhhmyuuWj7MlCtAJzEQrgc
hG/egQlSMl5kiwKFF99g+TeTmJyo64I/ir/sX9fE0i8PWt7KDEOJnK3pIHP7v2suebGz4dfBGnnK
vEkzYIPat64h9XLOwvybxjh1qk2u4neGquv3qvJ4Vlrn7hjKNHQFz/4RpqDHFrlAEbTocAcy4X60
XneEPkEHWShE3N6K2kvt3B9ZccL+zZ65WpnELMKYIt7r9LvZegwGBeK2IZXGO6KMCACliHdXOEy2
QpGLn2dW4tnI61PslZZoUEuXDD1YbDRXOfAABZuRAYXfzzREjNxK62BQuNtEOnYZwhiw4gdL2z3T
MfEkz+PSggo3fr6Me2fyBAcPZHveDye44DjLKnpjfCBbuxRx4xkD7OSJdIWMKYS3CrvkEDcZxBr2
2ilmeNRrv/mRWBI3q0aHoXpPx57lY09ZKVrURUfqIjo3e6f7AaZGNFplvCoqvz6GH/rTPLynJT9b
Wc/ikqZbjP/ArsfHFdP/h6h8LmHigFxkhzuJo0OyGrBJi0FgcMUrauMUl4EKrspDQIZ49yz51nGc
AMbbFCHmctpAXq1Oc7OtPKLp7pfEsCMS72QXbiE0iCgN6YCqIchhKH933oLPfVyV2848EROAlq8I
8klCadmXNoU4quwBNAqd2Qk+qJMpENqQhQBSjtqddMnRUx4DUBYdEnAqhbQja26sI8yY93AFF1kT
i9PDTMbiD6Ux7qgxtpGpCOvsbSf3DVR4SUduD7FonPRb9piE0EUhGNPFKfemTuogq6WlEcjcXh8h
VYXDVLUo02/TrrSFEgLzBivN54C5sg0ScCzJkIDNHBZqOVUzA1hljuM7hnlwNfi3vKNg2pLWuKYP
AJp/V0ZTKJuHrFyhXZ48YlAym18ywSadxe1H1cC8IIpN5vvhr8g3tHgX/+jm4O1U/JlMSs9OGBHR
P21WlqaGd3NBnSlSY3Ycyj4HMcuyU0TKO++Nn8fdp0yJBMYz/Azd2VYpO5k5VpE1i5teI+Up8LL+
OU99ekASv0cuzMA02swIzz74eGVgFK3BP5pqDxYw+eUUUUZNJS4suNickTRZYKjcDbicFULufsHq
XUtFI5y7tn7Q3Ah+DMwTJ6XVhUZMmZNRp6RagLPSk9Z+C1lBhmfRMVqwGQF7md50Zde2DUZXGoO+
0BzfgoZLR/+1SFbi6M+vft9318LT8h3VPb94WZrYxgDtr7HgmB8JTq81WHavRrK+WZZzY8uWvH57
0DMYJS7bUD9lARDwLBmANUeAa/3Swo1AfblfKtZ0gy406P8aQfo18vb3d/r3Gop/hhguUAbyaCzI
uVQzq2T0rn1UY9DNz6unuZ4DANUjf3Z8gDZMTjyfZ9Fo9oaVDjkuHrsN5HK5XF7g9uuw1l3G38Ms
suxp8SxncZS3ftbPxrBPizrKfGaVB1MR4j/J6y5E9Td2Aq1T/0yq7vHVhVZoE/LbXENUZeXQ6nWm
TS1po0Y/TcY4D5Ef41XngEJ3WdFHO2hh/nu6g54PBdLy+seQiZ3PT5Ec+2bDaYb8zJWq4jHVan1c
o4ED1vrtHmC55T6S+ZGZqlW5FJtwG3HZcgcSMZGVYwIqX01xXE5a1f5TAWWZcOz8MFAkMYXIV+JU
DuZg05U2u0tUl9l0dFuQSjdDn9M8/0jNPvuYsyk61xejGqjROXx/F1h+xJU828ER6JUX56f3aUY6
GktlwWsnVOvNZ1eVdULycmCrWwcOv5vC7RO3/vjjg6lU2Kb4Ck35lD50VK+To11xW2/XG1opBzAn
vkJfvlsWiXcfU28rwBAIHmAtn7YkeQdr7oUScmZCiYy675L+Kvc6fR+iHHNCzUN9kklimsNMNSM7
AHrMFoLqoRJlwXpvDwQ5hcPstPQuGV4NxfNuvB0LtZqYzsrIDv6MpDsXV4/g7QkIRkKhUyPGqzS1
dLjbWWHF1E/ynd9p5eWHjmEZ53W2r/jF85xj5PJqY54gwvku8+j2sAx+0ea+6INTdacmkoa9gjjR
hI9Ce5WKjNGiuCwNCW8tCJnNWwQB739mKkDuOplHuVYWt1l9x9RkTh3IoMMx6pzgLl1fnrKMUuue
uzdjPIu4O/jj6vFlxDzTq28cxIis8ViwsQ+JbCM8c1RO0QYfTRQxI0anAiPOCTCtFkJJGKRqSSSh
esjslYyIVjjbKNStWtwYpjdON6aG5DUJI/JPJAzyMcgxgQKj8PpFocgfusk+R5+SC0mmATwmVv61
cRs7hO9PrwwCBobZRVXj487FSI6pppA7VO50eTye3Jhd+xzDOW6y0lalmGWndpUiI410Xdjrl4Hf
SdUw6ye/LNtQhwujtqbsOjz5Ii8YXbAqmjz7yJap+TQcVB/qGLHaOgqElqBo3aJuJE2I6eTV7moE
3B8xFiTWWpI7W5y/MZCHBnViqDjsbwyI9CQlVOaN/xriAsCikRGEWlqTBsNc0lvf61PS3QMqetQs
Y/+3QALnM9RmVihW4HIkpzytUrHaE5epsYi1T/5w6MX14zN7JjjsMhtFpth1MT0g3SO/oqtxw6I2
TkAhEEb0kopAZ1cVK3P9tIuyVY430O8CTzLDtLAOPudp75JTFcq5euSKTaaCHCnxcaCpttD3JHyD
jsPPYvOBrc2RH6CPUdqlnyhZNwuwOFPiOWLTEd4dc2JcBMPmYFRs+Mh87+IkwSYKg6L6H5XNwc5k
XoQbAFTCrW9gS8CsmAaXcsXcMM9CN3GkBuQozPNhDTjlR5CYA9Mjs28B8aYSAOXAQwopIFiwvcml
hd9QOpEMkQza5x4QEKb1pkJjb12eTqXBuTBaPsnJCVekJkLapbOG53XpIry4d4Alm0d2877paiYU
mlOJIKSW2mlVvslsj8+TQV2d40Vep4Pw7X0tfhD7Izg7E+UtqAEW49wUyI08GrmlQe/udefyjr/O
GMG0YgUFYbm8J1JDSIu6zEonrezKYp4GSxbviBKsiFeIHZ2PJH7+Djxw9/Z071EFsYgcmgiDBPYS
bKp3vZJo7W37HyHEXqvKRtFYQSZsu5KgEq0zYOB2YhmqtdmaRhWASQk0HTcgWAvqw6662EtK7Uos
emIJEqPM8SyHPw/2BABb2eE4qGhYW4D0u62Z8HNBWULs+x8TigfTzf/L4eMxrCifeiak9+n64GVV
JmZgPJUK2Ymu3vFcNGIPhVqpkktbvlW6eiJY9IURnyxnTJAr9vO/X15Usaw8G9SC51iEepRmUcQq
62gboFA46MbGZzswB7SIKekuCgiB5q30NV4NlzmvvRBG+Ab0xq4sUJiZiwjyXzZBTIw7Ais84R9B
C8Hrwt7fcteFCvrY7LHOCRw+hVSa+tFH6inuZGtPnMWBfJUZ3+kvmnbY6KrpM/6h0pcAaPuHxWhc
7bZtrTa6ttYp/dLXiMNIWhKEQ0esg5krf0zQqsUL5KxuevVs9h9dXNHN4W/jzmAnyJqNu/JJm7sg
EpspGQF1d4g5DSu/ZvljV0+IrvblogbF3stFSGSXQpaIM5/wtYS5PFN4uMZuI6DrsbN2WxWGyTcH
jXwBbJvbIQcqbP6IZ3Us4WcqjUj2uA+OKyISuTl1u+hm7kChREOsIH5RGGwACJO4piUfwGkqFwCV
9vp4tix8EwlPT2fGMP5Tv2I9fE0prFhDjPgtNPCxNO6ZdljHK6h2aTunCXwRMS0HRYrbr8moHUCV
fmUeuv0SMVIRFTGU+vaAV1MfIv0J/NgJql5ekNTA4pQ6okUX9/M3o3KYolhoANCWO4YOHtF1dEA9
GFHuD9Lurjmonb9g4VftatABf2VqUm6RpVaDxHKtNH0T1kSvfnH3gKY7vDI8acuiQkjT9T74uX6h
SPTVlhzBt51+JeR1qcxYFHgFa1GpPBUWHkU9UkNeFrQpow3LVYktWhAwmBWOU8gNPw+lD93RLcin
Y9u0IxWeoGjAJhxqeHyj1IX9rg4Ih44VDiU4k03TwUdeACMWXeTt1AEcRa51PuNoeLGtDE5BtA3a
zNQPdXtd4F3gkmUiwypRh3+GdHmgUmIs7T2KkEDGCt3kafa/LcvxK20IdFf8NbQvEgO1aZs6ilXr
5pj1AgRX3B9XZDYyRhbWzarat1oNauHT0816d5zq88IcEgpC6yXXkJB8T/wpfwunCROKjRTiaSYZ
LZLwSDftNj/nWZ5YWN9ZxFMq2LrHfwmj9GHWZTnROjNy+9eWcQq4D3E63HGEC5PPvG4kFjvOBVPj
oPm+EBK8JCUGpyew/M+tnEilf8BmPcZgj78p3zLCVrzlbpzHeoW9SygqbHSCHNFqHmBCvMubCzV6
O9hnsOytmrAmTIMC89yzLU1dmccWTHFtHJ0oQjlP4jSKWqQb1ai03N6PckooOopA6KCMb5k+yBqY
HIGJbfqHOyCNba7T5Tq48QuM/7pz7nt/UN0fJ6BFQ+h9cp3nKCCuTEgT60tFng+TSMpBHpuj8FRr
XvPu9v+EbN06KPfHYlhFwPZOeAygwX7imT5AhylCriW1hhnGGvArCoyxOheHshnQxDRLt+05q6hI
lE/Km1wIxQ3PsN8RN5gDPM6ScOh2361bvqTnqqQZ5GcXs5dFZDJUXqFKRaKS/SHS+ud59Z01oVuF
U9rEno7xAvbWCd8LOZYVVLldXnoxRJs49hEnElLdqkMuYFLxJlHgO7nF323I/vylRxsBNjm12gZL
PG9qakGwvhXE/6545dUW2aCC/lZIDNsfbT1rU9ueJGD3Ga65KmJQx3FCfwyb2P9GdWlNNOT8iZMf
qI/MefeVc3Gfg4216dgVoBH0jTKbYNLzVsC/uvFUHrdqGXjm5ejJVjyFqNbbvtAklJm+O/Zki8gx
Z8q6l/A1R4KgSI9z0XsRfqwuIi2rIKqAwxtHCUDhHcV2Qd+xAopfuC3zYp6zd+Lwua4hl5FX5wk+
eIY9h940f2gmQpj0N/lK4kahS4qhUzHXwjzp4YAvCkUfoeU620TXyc+bVmQFYLKl+72DJxog3hTI
F1fhgBzl/F0Y2BXD4dUKa6Eyu2Zya0rB5c72fbW3b5Z81oaNdWA7tDk/gbvFbkVL6Uvw1sdmV2VW
qAH7GySOKe+LsEtYX+PKfHuB9pOhI2nlF9aAlXxdDn/5VJI0nfN9Af3isbqyif+SYv/KXMyyoCDg
2cPFECAWOKXL6gTfNTTNLkLNzVvbiLbcB4C2c4jNYyszW+yMuBXpU2/RH7iCZriW/kBUcqSCCOzX
6p5OUDbKi7wKmplWhkEpM2JMKbvrAeGKHg7XIN1GuoHYiS9vU12zLGNJ2PGIMknUJHQlvtA/my1V
gs8tSMtKOyTt6tFicH5/QkBa2Ptxgx1Unxr7qDnWMcF73qJhFKY9kEwGS5krpxmTYP+niSC9bUa1
lpmNP1u3Z7yt5fh53RhMw5gDFeSoWfEm4mkXhSjAJoilNxjoamvQ8roezPaTSfeFE6S3v528LfvL
qdXsFmo24AoCFolGCfMGe1nsn5uV0CziZR8zcFgptKjOKk6oA+WDX4xs3QNxS8Jno/4LOxAUHQUl
vTp4PRrI5A4ygKmdoAkCUF4HopZHOMweEG2JpCp8ofl9NzVuzMY/Y6EsArhw9SanZ0Hn+YIWlW6n
a625YdpW9cdscFtAAPFhqAlHARzdD4Dr9mEkeRoeByQp+GK2oy6cM23VbYeKIBBl2z3XgfnERRKq
Be1tkS5JUDDVu6TzZnDJIJyvp26X1BxXpO5nv7MPoTacu3E6PtXbt4F+3gPHuwGe/a9ISa5Y4gYc
yVNzeXKw5m4hzZLTKG5wlNQtSaXyRmXCaIjvdpWsbNO6QMGeUyE4e5IyKeADTuvUv5nTJ/dBS6C1
eeMyGZJspgyZGlKCLIaFpeW084EfyFZXZsoq0xZtSgmQbPTx0m+DGJgn1t0ogIDnrs06VpmTNkXl
tlr8dyIkEq3SMCQXPdliWlMx+JyES72bexpriXgh8yUpQJV2gEwsSe5L4ci0V5GwOWjXGDvGm29S
XT0KB2zeAAXtJ7+J5aYDtIZ7IKhUZz1D9hYmoIFV4FihTdCK3De0M7tyGepenU/7WsIqoS+H4dIe
fiF6QuKxdMD207tZKgE1aefv3yLI/+fJsWeTJOfVHrLmIF1Wo+iGrFuqeYara4bdnD0Im+JFh994
7hbDdgN9JLwvEg5Jw/iEhEqLzmZAXu9r5KFNrU3xvtqza+Vx7QwtkatB7p9ftma5j9zDYMhJSNZf
08Wk/9u8zbWwO4tAeNL7/wHKEisBLh8Jc8UjG4zuFAOjmQCwiNxVO6cl1Tx9Nk6D7Bfus2iYQ7I6
GlcxFUvrcrbs2ZxjFR3V5sRxDi5wK/bgcvOVni+3Ct1M2XeHFYfUt4VhpWcNHbI4IDjCA1uVr88l
HTXsTTDl9iMBbD9hvzPYBcpQvniLiXCtxG2/n7Q5eH6jx/Oz3iWRRVqdjoKTb7qs8bX7fkrQwWm4
S2BR0lNadd8UClFbSkOfnVisvHludBAA8q7nNE+w2lLGZJJdj7uqh0DV067wimnaiuIT+ApfVamP
5O5pAcRf7BKt7EPC+6/bs17Uo5TBwVs9uI0RtGfVXI6O0hIxdxmXXHE0Z5Wm2tSy+CNsu4ZoIz3w
k5YicyEEpZ1V0pFSG5rq2FNzL73B/L2teawWBUWDoiFuYXZwg+91BjJToAzS1x6x53ogBSP6Okuv
LprEHjfQPO96w/d4W5PlSHndi4EDt77AwzAhHctwE3cinHXqvtbj1Sw1qYh66SjeseRT2u4hwR7X
NrUG1HhfK76j5cfZyZpZKlcvJd3vv323k4o7ORRK4fFJ150CxmQpLUo1DvYQJdgBJ8nIDazxUAOr
22n3iNNJjQuI4mLYSi/Reu8lhJWb4NI9zs8UQ+bkhgqpm9+A/XjqXdMfTax8to6ZxaHpK+SZv6k4
tWEPUbBp8tTIAdxNnz5x8bciU+myf5beVRQ2AQD+DURlmrcFd0KqF135zQBVrw2rj3flMJiyVep2
Lyy6eKiieRelQsVxNeMOdA4n8ZS5vlwppB8SgFwOTzQam8J1oF+OJSuntcfMmjpJeLKnJz0WRCr2
wjKQDDv244YiDmqzTnQC1a/Df0zeU+OdO27Ph5rXhvLdAu03fY6F0wwNK0T9fSUo78eNJKlLvkxt
HEAbJwJApjjuCcYM1NVFKNSCzVTQzF0EkVEujGwkAf+X0ct1V+Ld+ERvTCSJS2bAX/wvwmJr3rgH
lDxbaFwuA0OOeQqQjsihttYr9lv8fxrqZN+D9qfJESIM/ggNATl37leNUDsB5h8I0FMdjWQuZbXf
9o4QIIQ2D3iZKbZeT0E/FEvg0W6aKqDy7TdcoSOKG8CM7bLbcfNY7iUi8ng4plkuPLHVCPw+m7kr
IMQgrX+fDw8LcHdNdsNlRIKsGJla7nKWWpen/8wLURhRUX7CkI427mW+LAwl9FfZsfEeC3ltq0Co
z0WvV7TCylLf9LOfzOnAywSAtnJgPqftTZGAUJAny95zG8MojqMGefD+zRz1pccRdZoADqlaH3YG
yG+oBR2wPHR1cwvc7f0Ts+boA8gxFb89IpPdvIAz40MGXJTLpcby4iFHAqWI9wQlTRhd0BDVjr+o
IeqekAAFaBh1VzqYtQYta8rIlknWi/ppI8oKQB+bmrqzRQ8KkGUnXFnN00xAjZbJYTjbP5MCkWkn
UFwAUzXqpsCfpRAEerm9hqePi3jIpA2V6xQ5OuoJg8yqeLeaG0SO4tS/+7DSq1z6ZG0WZqr28gJK
i3jZ39gyITgm0uBS0RrgCfKqlCCCigMd80ifpsfY8SZ7bbt/TDfKckmsl0cm66lfKzqlW4F1p0hM
Ifgyi3pWNiN3s1CDEM2KCEvPWh2mBY9keT43ttrH+RYO2DirXWP7ZpoIqF7XL6SBtyEsiSCwlnhF
0ckhMiJIaPHeFeTxvm65W2b3ScU+jsUiFdkEQFdnuJmbdetux3B8BSCMbb8q2ZtGBtz7A84vUZdS
lq6/iN+PVlILFWNLdxKSQuoXPD+WN0CDp9kc6x3UYf7BOlfZ5OmzZLPwMPEE68vk6/XBKzkDdjCw
pJsKBA9Ps6HjqIj088m4pTDGEo72Pt3H8wN72V/csjvHt0JyLqE4u5YnsB6NZX7n57c1dSq1f5sj
B9D4Ipy75aidx+A6pbK2amEW8gsYBT0y2XGGjhYO4fJoAafi3RerdLMhHb/QgytM9J6tyi8ewYhZ
rFo5307pL2o7PAtfWeVyT5b6hoM3dBi0YgNGBfcQ+NnLQu89RI5D1jDoqTunMT88EfTr7crZ+uCA
9Fm7RYlDegwalsX+B1FyDLWCDFcgX4R6wEXdWIw3KqFfnNZcHi5VQ1rP8ZHMOUj5z+MqsQgKlzxr
A7l9x2l/KX9csJ8vBKDoPNyXImTRWwj8mKFNrUfYttn1MKTyB/QxgqWYwochxXqNrfRNe2RzJXYe
3Ur4qrZTn+AKexeRqzAJfrv5dbCaojnRBarzzkELZKbKlofReK3YmEo5wqHtWL2u2GVIyaSexm2Q
F5wQAGimmC++hVSUDUh1U7+csmQpk/qgSssirdn4aJIMybzzx3/c61PO3nK6T+P6ZDyCQM06w3fS
cB/PQLsmFzNBtOe00GZwtDb/IpKleN0UBSSsyig1U2e2EXEPkorkRVtz3oap/Cuqms4xL0ALhopU
BJziH5xwuvWNnVjvIBHINl1ACWFnZsxiyuSmQKKK3FJjTIxHn5+WskkSyJvtUqaZxKJSXlfZvezu
N8YBDVBHBabtoto6n6c1N1xHrynjYL8Yioc7kAMOVr0nUhs+W8AsryXMqQFrtFaIN7x7fD4TfBfj
79QEo18IfGkeUkCZuyUTCsxETmYNUSt8/aqHbWrRH3EAXXN2IZYwcu/vPXcpFVtxXAYfi8iP3nTq
6opDFpoS4gOKNUalatTuyt7Vgdb6GdnP2LU3ChwUm1SOtb7EXic4ekwwcN9Cq7CU7RR8yBeY8XU5
BMd1XkgUZ7NsXXh8imfC244x7czTYG4zku9/RavFwyOibEcjh28/RInCSfINEX/ZDod1EVH6a7XN
WyjZn9Yi6kq8kVDsIh9hz4u0woQQn4v5o/JFtl8azmnq1Vf515qIGynIxPf1lejxYr8pmSYQqn+U
H2yLkmf62PiA4+e7AdhykGfBkg1edm4qO7fwHHneVLcnNWmBxDDqci+OOegG9piLIgKK9Av7/Bmc
uE2vsx+0EoRBT13LZrVRXvyr1xKvpR+Za6ws5AO6BevVq/j3Zqxa0FOmAnegxTEqD93Y6oo/Xeko
KcAFLymRDN3rMd08Wm3uOUcypDEw3HJ1WwU1emkieR3WZ0EX8Oq2UhHqGTJP/oinEoeT1Tmma88S
afdYnMij4Pa9CAzqKEfd8znSuOc7/XjqGqBJqKLV1jrFYbYBj0QxDzbVB83eIGKjVeeIyC0y/Wk9
TkxdXdd+SO3++urIVLiQDLI9/QEIi3WbeAitmzumWT/1vRC3SfYSNNHsGPx5AupgbIJIAG4AE6bp
WnNIRHT+0yrmS4PLKEq/IbakmI6GJxMHAg6vw2ESrvDvFPXPTY9tNg0ITADXgGSy657RpRedD0VL
gipOoJHKUoclwvHwW2yrx7ok+LIfb9ZBtZugiirVC7bBCopeQZBe2TmN1FWeCM7Gn1YzGCB9pmpH
qM7pWqzBCKCpxPyzHK4/x08zVCcda52HV5Syg3AdPOu+6Rm6L132ImZG38Veg4iQjNCEdGPYgigo
K5wydhg8T8UWpCoqKbIeEG43QGZVZ0XJi6KfII/Aw/rXSimMXWey6RBf1mN8fajj+9RaMGALnOKo
qCpy9xscTeE24w0FyrqlDCmJx62/WZD6ixDvAGEvc1Ph6bRisMUC5Ti0pb4OKuUB61vaRKmRCv+p
juleA5U/ocEjAwL1ITh7PIojPDgSgstwYv4y/NWFWjr/l9fSkcMXokzMVIy9NFp39dELOoQOJtKn
fbGtBYUHMdo3mgGmPWs8gzIG8DdLrHC1GWUEZ1viwkbnkHWBjv6RSdAQbndo+9CohkvWspFtZcKP
k6tBDqhxev8ritudJ2IWY+i7XkVUYk0nJgeqe152v1HfRKY8GRQbIMvH1nvC2kvee6xdsyr5jLV3
ZKh00F7Ms9N+ELenQ44PfQb42yf+OEF7Lb2yrsSOY0XukP/Hnl63r3c206R9ngRfHEkJIpGJIBtL
Cm6iylo/BKxVx2XXrpqR/LpQTCVg8qBG5iRzul5qS0rxFDaDDPejVjUMSQFVn3hP4n5GgnYzgFcP
7JaWRDSx7DMZ8vDC31j8z/QNVQCegudfS0KHD0RAX0onWcY676fLfu7zxDruy1dG2kuTETlRIMqY
RIyICoWaQYST1nJ1pnyYMeUUMAW1UUDIpyvOAe3vgyLQWkhzPiJrUwXb0eRQh9kXB0ojbaNqU7zi
7gI0iF6t9NDe+rbcHBJ7LcVflHMF+0eqr924DsG+lNjR4xqa9ruGRgzXZ6GJ1bUqQDaLmdnWEaNU
4LM1Nd9RQyEg//gZtDphuOtxhETnYOZaAph+5CpJ2SiMuT6LD4cdO+8l1nOhLxGrZs8+FJmv41kn
7FP8igPjSN0xR3SontKNDctD03lXWv/SGTEumPLHdZ5xAH02pxBA2tvTximrcd0015lRxJZxVnU/
m3KseKchht0oATGLgcUPNfvstTuNmKVAoYy/MHSK1gTgWYNDRXP5hO841mjkQjOji7T90ifAxPH0
3EyMjvBfzgjP4Vdo5sfuFH5PTy/iXnbzP15UhK5vFBaAj5b1vLlz5im1MRo+pMSsYQb9ZgUf8giJ
Fh+8R3E44338uwpxtwChMzCijVckGqgwCvVT9QfCwuVMptshiVuGsIhPJTcqBW94ChSZogXkreKT
WerxWOdicVxsLYnoSvhMJx2cXq+mmRu7VBy+zYIaOa7VYpMlUuz6yceKF2QxzKsj83eKXnnKaqOU
bq4fZX+qXyxZZ65XaXI0BWO454lNyqVeAHrwXVQtTfP/DN5epVUhr5ZmNXF/o4kPaaG21OZzLR8F
c5ofwaqFnsJ0/veOpe5ohhe7Y0aN7f68TTKZ4sm4YjryaS2RoNAL8uhHV9kLzeU67C3X2t1Ulerg
plcb9kEBZ0tEZOcVTPC3omvryVTG7XhwRTI2d2hsqeXE8ZTH+gFrNCS2LMdwZNKt4cAsJbDnbXp9
Uvg16aTZEMlALvr5H053CGp6tMxB1bKQYZbR0M7TTlrJkcntXZl/W/td5/egxmgM+1/KIP8YzAPl
eDFb+NsvEYiM5R8Y6umOJfxPSPhmMm8Uq/12NS5RlR4mDKKS3erh6tnWJ58TJfglrjckvNTSxKph
+gwDW6GpY3+S6hFGpkltrZFCLpFzoWnJdL4Ly2laJxk6pKwNcSMHIJkrBWxN76AC8ktjy/oi7R6Y
opiH6B/2s62VRO/d6YPbh1DO6yueMpuuYWnykjFccgL2scahvjNNw4/l455JdL0lJUVKHjE1Bmq5
2e5OPVFob8Nxz/fCtSnMMTPSLvXOzuXU6MZsQGlE1UC/XazlQ1X1We9zM/zi1RUt+MVufUrUkSAa
Rp+nbsm4iteFAtEmTTaCyU7U5PEvxwyr0C1CqeDaG4MO9a+bwgO7sGPVL7WMdAmmybT11n2lZ+hJ
cBWQYZYpo+qoNBQecREcExNA927XDOzyl7dpjaRyyIFgKXQpJ4pMs9saG+F43x3xZmik5xNkS8QW
QAySzM4eHkaQG9fyKcihGtQLzSOKfoWx1LS7JNFdZ8KIA5oq+UQ5AcWCOkiOyNDIW+9aHSPe6wLq
hv2G3Amk1lLbeNdaFZanlM3YvNIjscpZcix1w7ppuCTR2c7ZivvaZ9nrGR8WTan/+vwFvolKZi/6
X49FU09s7VoZqBMJTdsG8gW+7vTfIHVEX36ahKKmyb3uj1eRCHtOgVVozxIgwwN5NZ8SSycQTgr7
Y+w6s0kEPm0xeWzSqVz1KKCveyY8q7pXTSXDVtJ04VGq939A/Wr1XzCb//2T88YT3Uq96MJwW2Vz
vkD/s9rOGwqQ9DlyRlzJhJ3rR0Qj7ucI5TFbNUA1mPuPv1ujRFzJVTHCyy77rHZHxafRIkHpfabB
b1tMNkYx+ViL7EY/47SfCWs1H2UuHu+QaLroWTjfPiqcCax/OPR/GzlJD6aWTugfywjB9bHnUcQG
Xg2ZSj5P+LzktarCHIUAE5o7PEvL395UcUHk5CxueFV/z4AOUhetIWrbsqKb+WRsE1DjdRXSikfQ
hT9xJ7rSlsZ9PZ6NcE+10Oh8BGuIOsbDk0mPSqHOl77/wiTNtJnHWZ8jl9XyJQJ+fDU9ccGy/CmV
n9XbicBu/apA0Qpq7Rg6QTdziCqyQqDs3cQKuDjZ7hBsNwEBlxx+AJG7dFiZjMmL41iXaRlO5+Zq
Vh+MNm4RIYa7m1vGZYH8cFTMLSER+xhJyq5Jkr+QpUnSVWgBeOjfBUgwZYFK69YLaOPqqeLA4JoG
ni6WN7hzNI3kA+5l3J4Echso9jV/fJlbRVHsOR7VzLbedl/JliZxS2f4mYUYPDORQOvObGhAQcjx
rcY9YULYjmsWPS5GlqIQoXbv3A71JYUOugymmQCsoJnd02Cv6wsn0egSktnA1dKhNvjv/z3DQjeh
n+6FDiL91Lvetp66Oh2neY4G1XsyNaEC3hlaVGQ9cp/pJjCpVwZXv9PG3rj948jsssJozbHnv2eK
RLsZvUblJN9k6IP6p03VCfmOM6g8uExcwilcDIMwZnQEXGD+A/sbUS9ty9z8kVHxoTznBM3donox
IHL41M0tdwswX2GZL40uHBL0KC1Q43ryErVgvVpCO/yMvQ0R+mT4TH6sSEBGHAnOx4M7Hc78RhWx
s4AYRs1VXasEpQBVWxZ5JU+JKGU6LTbaEgj+JwPCgKQe4GJdrCE5QXhKxxL1F0ghTGg7LyKlNreV
/vh+iR0P5xgHTbceCjEdK7awHnmj65q3cpJq/gi0ItNjMZtUFlxmJRJnrl1ROzUqzMTgKM1Zp0/z
hDkJXETToai+TU3EROS3Ij8H2p+mYxnM+wfnvgKfbbg02vc9DnLESo59v8kXRwOYlKJiHnA2AvNp
wac+qzpGK8XPubFpXRphm8OQVbGQqEWthgG9UkZIGJt9PTHPEviJ6K0Vm15OQNGVa2WzZ0rBiNdq
rkZwOjjqr0m8UvAHVUa5G0uNrR6W9x4gGG7Vj7Yj2rsS/WsYRzJJCEddmnBHj8rTXnod5lCxrTgH
R3B+j4oYrHTtkiJsyLmkDpk/q1S3A27egjfq4svBbuPDnArSASj6St9zZM3tuNQnpTMNjjfsyjYw
x1y9/YpXGj6JK6c29iB07HN7xuhlUCkiE4kNUPoJ++9RQTEps0CubUedoKL/C7VpcF2MaAT3B5cC
eGy/N1TR9AJ/zp4C3XHGEz6D/sI91f3lbPAC0bGvUNdnyIh51XyJW1H2sDCvmHBWuEa93ApTUt4h
hZiPwZMwIT3GJfu7/STosH7vcJjejgGG6jNN8dWzWgG9bCcFSyP2uFOHGkJoOda1MzQ4GrFwOKR7
ijOvtOoOPCXLAzCtC969hJT8R8rDnslwyUWa2B0aT3RzgsRS6h4wRZWOaHcDBocKI3jUstw/3W8r
CZ79/uaST/G+5g94nueN34WaXW2ij/v4SpqH1n3xGJEWZux6zRRzLkpBQyVGQGM+4/2ucHiqQxzV
KTZWV90St77NN1E+C7pk7Q24Pa8uDW3sOKkqvEk5TN7+rsECY/Sb3Q7k0FoaSBuJ+yxnfLnmslSM
x8Fbu726hzQHJGbAUrKEkOIS8mm32UeKLIX1q0Q1pJTVWv8JOjyDHutkh4IyZCQBtY4NBRNiwPxb
g6dROjn4GRtBNLYoA/sq4L9EI4RAUxFUorKgETWrjnwy9s+NXFHCbhmkUueoq7Mt7qVtBrXCxvTF
eTdyidua08T961s1LUFydl7d3dD4a8n1Ba+hQaCngdNGjA3kaEfA7MwjAIUP3Su/CN4qAp2aUw5A
xw1lN+VXp+aQZgfURP+uFmvHQrXmOdDInWbATlEURYJLsb2hCV9ARw/+8IRQ5+G4KGgrdh81zXSR
jtjDXmwejL2dUj2P+ANSZRNxfxaZAoZhtchEXD7E2uRNvMuhRH6JJxrMxqYTd3CJetCMrbGrGyI1
OvZcfLSDSiSi1E1PD85e1avnjvIEiLATowcozalUtJF4MvIHNE/nOhF/X5TAtXgJAW+sEjpGQRR0
IIw6VV9rJ5+uDdsZkAfz6eI4qXIJecT3SQLJONFHncjFeUhHhZ7C4Sle+PZ8ddOK7DGvcusOHYYB
T2+wkXrBwGnm5ulZ8YNh4ubgAcAOPi2GVm80+2kbHJtHnG0zcr28hmFiByiZ+O6+ciGBTMcJvv1T
Knv4QgPX0sptJCI1l/BFrT+yI4REGOj0o+gt34OsLbtHcTmqElrAzrzDK+d18qL0MPofQPhBdiXI
GcNmP0TnUWic2bVKgG0QYvnhRuY3r1yvK97SSXRyIEV/fvdSwkZ5Zwg5ZVLFa0A20jf8PJbmIUtn
XEolQI8Fu06iIGxqX2pnmgF86ykz/BPZa1x6+8bou5AOxjmBV2VkS18qUdmgr2EiZXhauS9dmpl8
UXsRubBj1UB26daG4+hsHjs6fr12latQT6CbGBD8zZR0/AF5IW2gv1dONV75FAOnIo+oUeWVmeDl
NAph47r/gOmM2XlYq871uqy4sohIQyI6pGBgxU6UI1rqx3Vc/ZaYbXTwzK7ep396EbG/05Yvrijp
R8qIO41A0K4oB1o/QZFNi/sPU6mTNgMEKY0MZPkvRVK4K9xzoUvlrpK8u0oq5s4OfTSVX8O9gJO4
DUvlOJHeB3cEQGM2yzwbZd3SbSAHNj6cyxJL8MkEwroMTbs3UVHc0NJrq7av9Q8DRCSSDLb6SyUu
wW7++24hjf/Ap7yaDO2U4WjNdKRXiu6tpeEZBoFlXIril+o0wPx035Nhm6Qlo0o83Lftq6CJMiK7
ZgVoUZeAtyQ1ZJUijOqN3bm8w7y2uImhi38ib3yfV9MWRv+3m8rKE2EaQbrArQ5zHxSB7FwjJ3BO
CNqrx8PLvDocFheBOQ4rVtjBzrNdlZC7QcVdr2J6Fx5LoCRk/JXllHvToKUgvg1JzKcTqd7on5Ml
Vlwdidq8CFsK4KK1CagWuw7VzgnJmgCGSbvjwAFnFR0dlI13EIOnEoTVBn3cxMQGH9/3b8eZOfcC
mXrP2b3u5em/xC0lKqLeao4Wd/BrGHwEzOxvBXjFTw2XkcWOpj1W8+hdMoGRt8SnhsY0EKgqPLyF
FNlrFpQ9tfrrOxXFwzNvfzrXekr3P4QY+bxLqflw1yax7bTpf253ZnoiD56J0ska8UGV5j1p209v
6JplXDCgIonkPgNS1Lu/tnTj4e0ncsYDfH7YEE5vxP9H7QLc+XFOHt8k+1xkFYasplWxDWaLhBav
fTw1n0dcGgPBDPoZn9DrVzFVowDcs0ucmPxFoJxVkE5lvXaZrVK+SKoykaUgg1uMl1Hk1a9KuXpe
2+AWIOjPbekPPVWwXd1v79fqj4Pa+uNyu9Graqcc30wFwxNXmE+XJE8m21EbKnVp/rWMqWupDFJj
rRBEG0D/JvcZWqqrYRBoM9v4sFPK02QWc1v+wtBMwwP9G9qEEJIDU1jo6nLoQRZuuN94fFNXJlF9
dLFYGwWSCovoi5KgIaafCGlu4SE1uh+TRUQ027BUoLCQzhkd/NCevDfwHawBmm1kZ46RaUzhuRW8
U/fYMTnAB2dojfQe4Zeeys3cuXhcawQgmbf5rpNEHVtpMIG8+szQVLFz+m1RUYq2yPhEBT0BOKB6
dG1lJDHNfooMONvoVIkU4oA5Y6O7xoEiKa3dYfaew8e6ZztQppeVO26FfhQfs3RlkJgq8oFpPn38
6T1ZcidfbZdjKE2shPY98Pdzahk/oPwqWcEmj0C7tP/F9xuasYfITQ+H4CVHG0StM+YMDIWZz4cs
P18Jzn6EdtD8imQta7NOQ5Atfe9VBEygnCb8tpvvZCJhMXE7f+Jdw+voSDu43e+Ph+4K7ql2MEgw
tC0GhnYt5IrtEYfROrIoGiwPfVIknmUNlc3Ze528xmrLdGT7etYhcIGDIf89tnu9Ulgp31Pt2zbB
+Jbpt37UevJk5skyGdtkaBEKRe9DbTHPyGfuUYB5W1W5xkBntz0pfnYwk6cNcuXB+PCnWAV3/i3L
bUGGvkysVATF9H2gi+Khib6k57Sj0aifCAmgHWszg6s9ArdZS+8Lap09ikI/UcgKkY2s+6KJrP0M
LyJcUbhjyVgQFIb28j/UUBJQwU9VCDaR/f1Oo8bHykUuQ7nWEOF1Y4ADc3WrkB4ytDPR0ulkEmJj
1tByWOcc9NFcWjlAYx/OHkClRg82FOL2cSORvKyb1CqUWDZjsm++5eOcPfiJayiVSmkOVS26we1c
s1Le7mpsislVBBAKHgqbiT9Kn/LoX8TVbzW7cXLmVopHIlJPnhQ7EWKXvFbZRVkdBmzZeBM/vceJ
B38/M/o184reif+Ebnp6mKrTZ5B2DYNhGNsIg2aw/2GB6XAU2dKH7+7Qw0RJDOQwSuaSCyn4omi2
czgZXXl5mLkACTtGmN57xzT5urlKIgCXKC0eqePmFkBuUw6J+56csq0YU7ZXHK+1LXK8DnlELDYo
lF5QmGbK6CrLa97Jx1vQTI3Oz88Y3tdALb6LK58QS0j6t54flwE7F+DqHScMGNLRKBmO3DE8PB7u
3QMQUxHE1SaA5sMv2W9o97EA8eQxr32sV24PLGHphf/uLu2UdNoIH/2NgH4VkdNajz4LGIW7iVv0
me9S66gQFIjLlW/TVF2o5Ln/b4a6+qRgLBeJ7QqXj6BmfPi7HxjhHUjDJ3K+RJqeAW4uE4xCk8ju
WiNs4oq8Yxel2LcA+SIPJ8WdkpxCMH24guIiJaJApgCQpceNcJgHzBuU2b7XPq7hPUPTov2m4x85
w0Ypb5Tl2ygEkKDeaJ0e4bnBM0oFCQQMDuDbz40arf0Bw11epnl7jr3YX7jXCEHJrMH6cgaQ0c7s
B3JWNpE0gGMWS8vtYyb6ZqcgUISjGuOcUQN6eqyzVPq6pVBSEgKmsHPQev4FGfHfBY9BVeO5cxSi
EVeFJK1K4LYSrFgVoOnnu1Mbqa9PnpOGUewntbGtTaZ6l5cWgOj2OAP6fDn5MaiLnu5o5JpwVB9U
8cMKiLxoYMztUVHD/X4PnLrMaxlUq+CZeSTp6xtoXWSIKz0hz/x17Kpsgls/BsyEt5UUopy/wpe5
SAynpUrWB5PpFkAHw7TIUIyj7fUXBxcy8hmqamu51kvtGpmTHfDGNXwiAZjpPEmQ6hPBqm98rfpi
bXGRadhs8Gm2GlT6vp7nPZ4Hwk+qOyBWOoFlKlCBQ/Rv95+vm0ojf4J5AAsZ9b0iPV+6zAxoNi6k
JoP0NFWxQLeya+bMwKsOUVS+6pYsBaEwzYYjU6JILSviZhBLUXsBe1dKe06kJKxW4MqbQdn5gfwi
yPxSjZhAwGv6HpZdQofzgYwI6ATeyyvCublAH4m3U3yMxWsWHFwg954o0zUr94LRCr5nIuk5wD5l
K52jpew2THqMiB4E4y0KIWwsgQTGeOidbOCEIPu6+sLIsdjseZdEDZ86hIRPperdRq9SG1X3EOre
gGlfouJvbC5JA7sdo47wGS5Pb3mIwZd6xC+QUSqVMjA3Y5ZOB2NG87IfTOGlPpymRKKXvammUEXj
2S9IzHoOAp7D3TJoCzANKbgDLu/nEtRHdLQ81rtHHlqlnA9jL1qyg2OwLCYz8R81Zq2gE+698FyB
JJENA2Wh1Ytyqyf6WxfMqFsP5k1We3w+Lv4izd1J1KpRKFsbSP564vJ/ukKqaKCzvuTY3J4VAgas
FA6rLf1vhu7E41/Rq95tgNW+vZOQOGUIdtc3Fv9JSHN2OhAqRdgYVoPvFeyh/MEb+66ddE8nqQfC
zuAULIA7r24vsVuCLMTHsuOvpETbSLWDAe7C/9TFI0b5eOH5wFz2xcjlH9ycGsxw3NnvqgoRGn2M
F1nOoSG19Upi/kfK6/ZeCY00XoXvitsLF3CYjztcEAx5ZOjl+n9sLadHH9ncy2qjcSkrVMy3ANPZ
X+L8QIfM7iZjojE2b+EToXXogB/isokjKw76XE9/v3cRaufmzS4RqZGj3T9CCVR1FzXop5PASB2G
wH8cvEr1x0v2N48qtNoynoxZ6Eg74/6dzVAHdWAI+qDAHOBzVU/5AXkdU4zSK2M4R8Ld+02AqgU9
dq8VdP/wGuKl5aNwFdk7La06x5tdAouxXfEJkbC0hThfYuUY6ra6v60yxtHG+MTejOCj+s423pyF
4Vp3jqOqq7fcTVOo/YCpl6DVQiM5f4BA0nm0dJOUTjYhQM4jF8YBcJApJLfErsRK4SQ+QBmaTIWY
LaBTjK80LBjUHPFoGhKH6Vm5BNcrvO0klnd6VbZQGp7+D1F2aBFuwG1h7boIliANY0XqtLdtzPPQ
O4P0HiRePvxI9eSACnihTBgGm5Gmjlns8LqsSZnPc+F3f6VReu6UWgGFSHUMYhOXjfRYB7bfM2ew
ZAvKNtvmz8vhsIyYsSGrZfbd/5A5gZhb3f31law0DKEqriOeJlMlGH9u2k9gpXz5FBor5znqCkik
IYb7aiBdxIwV4ZWlunXHioC6uQ5tpQ1Si81HsnEXuLvLHLRUiAo5lc1Aq/tGQh1jORrwG7Nxar9H
suOTf1HDzANGu8hORn2jL2vyb/tYs6NR9p1jUkZoT+LigYqslj7Ho5iFJ3+YczQqlxhJaRuyCSvV
RC+zU5iiUfLB8rgbYwDd5OZkxnTHVkk0ETnGuVeIc/A94w26XZ0rbpSDgw8K+Q0j1KFLC+35UmmI
OIBmzJurhNwkys7um1+LztATTFOGDL00TGtDqurRwzdzmwEkgn2/wZWyTiUVuBxz85bleYPG+Svz
E9WgIRmhvhY6C43INX9YTC8zr4s89FSI7dtacsonmCpROAUTQUuTyEWYOgl792w437zT5d63uyRP
WhI9XEQ8LnxuartGZDbTm/rIYbHuKdVt8FueeimetoCuUn3RF2EA5iO/JyjjfRGhO29hscoBrIeU
7/PCoYY8GgoNmJQuLqwkE8Ge88pLA9k6fUXnbceuhCmZ+31aeE+xg26MZRfC4EGROXVQWQrW71PA
Q1jVloi5/Y1Q6MPI41HMxLo66mrSH0V5KtBi1mn0klpLuRN2jRbnvdZUUdmCAlrvHdZXusJRbLmh
5a9X53VhiQUZn285iDshD0vhP/Xrek7IbVvO7CMDwcfJQgePfD7fEwCEKMcoBiI6YE71Hbi12YP+
ZKe6atN8tRpvFEPN1g0g2IRMzm91PoF/fhbVm2sFTiQtNNXugvbh+LqU/wH/zqVbGYKMuxWYl9I8
ypNUbTAxgoH16JWZCZLHFs/6cvCrd02DwlnhV7kJVtUQwSMyAasjUyMqasjIPAlO9KHMzbGftO3E
Z0VPs4k2NewOn6yqTfaS8skosgqRAcdgpFCMLo9P9/+UI+1xr0aHsPm6jYNas3L/bJhBiaIX9zVp
0AvMIAuoaShfko3c7pUM7LSu935rPQHdNgY9XpmUVBDQT5K70UegHVQWSKf+YRxlpCErTNHshlB3
AGjtIHl4PWTqVgA6qB2Ye3tGRcOUUiKGDbMI2dAyj48qEZCzm25MS/wMc91JZ9bTSK8eFn0ioKs0
LiBdtkEI8SSMmJ/SceltSpcrb5HySmiABwonM2Wo1iYIUcWizAqMSL+DRwprapnmm0BM5NYRrPBD
MpsXeUfC2b0vdGm0T9FiDYsDHNP/U/1Gt63gMXzWUVJtHpXPdxkVTh1YLxRBmIxNzljth2TOSrbk
+3Ai5BOpcE1QkA+WD6EA1/eUSFjnLoNEWPgG8FiolRPhNGjkhilHhxcnQe4zo7gkKTXs8YDQZgxf
XBknKUAhZoJc4UKgFPrrdWvHGHxATQwyUNHQ1ttzF/N1aSoQ5DZMs/OGm2qSTLx2HRp/6wdIlXul
STiIInrXWaPiL0yk3QiE8pzb7K6mOWugMEBR9rfngofd13PFbgA1cnN+GLd2mbuE+P+g5wtKtoMb
Xe+MSj1dhQ8kM28ilOuiHjIDi3Nj9Nqo06vhQSAhciiU3cES/1RhIpvYoESUlfYXUsgIRyS1qePe
fAnxORB9IJertf8SHiADqqlLUFAZ2SU3F3+ahDBtFCPCNYKWj/0BnYjNM+a4zwbSeMCBiTV4Wuvx
DFcHzcGbpCUUVZiGTOLrTSzmaTdGZEpHu1OfRlooMYlWg1c+Q9JNdDQZdFVKfR8XVTqZwDD7D1ck
8tkqplPYUjsDri1e02VFh7CT4aAedBNHtk8QTw7JdO2yHk6Qk2j/dFM1Zf+gM+pNf+ezbfHVqVty
atZzvW//yIzFW7zj4huIXzdQl43tIgplPq8BTZaMpvnWBb9NwDvZjFwmpJz68R09/Xi5j2iCFIJz
LjUkingkr+4yYOhmi7p+yLPfvf33iSKGebMCNDQxpFNyBbUBIRDxFDr1WAgRKfU1DSSxwrC0osrT
kVrlvkXYayDNdYk9wZp1nCBX+8mjl2aq4ElevOh/npY0LKJy4qUAcnW3PtI/xDvjJMtb+C7WAe4q
wWHl+I+h3vjbEquUIJf+ut3slZYrbDeU8mtY6Eycc+g2uAI5y59Mv0mWCIIPP0XU9nRc99Opek+7
TU9KUEQoGKA7lpyCsMVsHaw+KRAKPCFeTMvQg+TiiU+Z6549hfjqDVPUNlHD3ks4qgJBdRfsLbdL
8xyikBFEYZeEt4+NyJHHBGZ8jMhyi3txdfOI8Nnh4XGpnZIeBEwGwTB46siyErx7A84z3lYQqltE
vEV5wUiT7jYjgv+FyykUZr+pqdV937a5nlom0uQYQkaPkXI3OTE2H/5YBADvHd7P2FBshRiD70Cl
CRr0szEwLjtGGJoRbMWTUMOyLM5a0BLVyofuzgIb58KXyNtEzYOC+g1y5pPkvZoxKZFSKr2t+Xvt
JGujLBNOrpGW3C7ZJlAyRSAtCvYxTHeHCYGFdHZ2Q5vQERbue7UXW31MtLDWsVvikHEvDmmLWoIS
o5xCjR0CyxKqkR+f7NJNZLRoGUBGSAurjzKH2MLWdpKz1XNAk9NEtPi5O+doMpyPD1x0aENlYMr6
I3RuLuJXPu1YcHyVQ9whQgjaxcTzQRtoyAHF1AOe9kgdxMEV4S8D794eX+3cZTv0gE5c3z6Jxj5c
sPpnGqtrhv5D89QaHOUKAkXTI/IcR2cOYT3yskg0vi6IjClirq6wH6YqXMl3ahasTTHkKB5EAZKk
8J5S/G30co/uy6bQyx+sZ0/XJ94Y2HlJzlG8fa6sZ3sBKQW12jJhnlpxhpECbBkGA7hkjyyPK4XR
S59JyIDuO7gIRY4VmiqO6fPsORxmiqOM0FfqtTKRS5iiQtR51iDtMZOgd3RJb0vgTpoz2B4KbW7F
MV3i6HtFIS2kIie03G8N6xyzX/zW2eE8zGOSCfNBeasggwb3B6AcQHuo/j7oRzIOchjBGJcHKbOr
VocUigWdT8Awkas2siithoBUgASufJLUKWzifs7Ag0JnsR7YWdppClNZyayotdew+eW3efzFsJBS
CeUZU+gtmuknACBXDNw9sDFBVb3iO/BvGmg5C5woTlAToVuH/LWkjOYujTk+c0avWJMHL7eu4TpR
hCcz6F7e7XdUnFMXYaypSLANYk/4c8N5tDRN4qwqDUttlh91NH4bunMVfUohjszAu0hh3e0TpXG/
UmjEcMxtCvYiBYr5hvxQqWpisY6fY9oJUrCzznOLzxVjSxeR0uFbiqTIhVPESK4odJalumk44Sk+
1MP/57xAoNCYmLuDv3JBh2Xq4412ziIi+KFsCWLTv6KZ/aQaQ0fA9HHorqLhI50POwgGtnl0Rlzy
ojOEKUCMjExviUQGoEnW1UowmcUT5UCOXZkBcn7511JZRPRefTLG+WTws60QP9Ve0R9UQymqKp6B
A0IIaCldnFHyh1BbM5fHmS4Iqez+Vc/nugJ46nt6GRFMEMOwA07u379rmHV5GNIUSG3ZJkHhTcg4
g9dN1h/kmZEeRK1UnU6SqhWMuNoZ/3hblQeG9MTfQ0HeXBA26xoCEJbJ/p4xoW0LTyy1wmtqe9i6
Wt7H2oGxQjEQVJzAdbZb7T+3AORYe547Ot4wmvLc1uNvhykfK6N/vCZcaRW3HgSg+e4AJO2ls6dM
1PHe+XQN4pitoIKWZ2ZR3uiIiDP5iLss42Q8aQeC7zDpsv25/OcY8ef0KPt2T63wxmgqsD6mnfuS
R6h9qafs+NJJp9Z80FjoKIKG61RqWRHcrnX+35/dZU8jtyvmvy1mqpGTloNR5QMP5mcRV35N6WIB
DRU3E741xcxF6+krDIXyKj6ce6NYZ1+z9FYlRJmdMLhpjBU+ZGsL4q0ZrGRBJKL4XvZb/s/4Y8vW
BqfHDPeGKVm84fqaLFhw0c0Q2oVMIb6FaA8l976om5neL/rWr8dLM6mWFoUHWZtYAST1TIasyQWB
CBcOpdqJNxH6kTWLBHgnzc6xN++iPZO2p/2uTR9MFKhUBYZ+zSvz4++/83xZRjtAX80UtkK8sMKr
wPyZG5YxjK8EPXrw40M0obkUpIBOcVYog/5ttVHRDCP1Z/qv77bZdXLOBij1fHGQmbNxEXLi5uoh
q7EQk8X26pn0a+NZtk5s8w+4zVVzMxTiSKU3J+MzREz+HNlHSKHjhgGNZittR94RfMsiyFp0zZR+
NwS7ZWBEm2b/v1rMEXsEBUNilQ73J7XAiwaVgzeN/Lz8op4O6pTCsnDy92WQvwgkfVwHl0JAhntk
Zvjx0/4dpNMUjA8lzoFzBTUvJmAxFoHdL7WAwOR1QCPK6KoaCTHvXAzcgow2i/EZQcXIHuBOvqMP
PiIMpfw7ZJ3Yyf1neurdS/xgwNH3heWH0+Wv8QP+OdK3+Uy4TUarmX3Su4V5cjdh9GuE0qjPZ4qg
qtMNJRxLDamINSyq0cyzfuT+BtnvrPOeRlkty2Ial4CYv10QBGIbnW8RglpmCcq+rEwwQuyMofZq
9pSn4wSjLDFI7dj3Qh2cIKKk1xA85mi2q3otbwYHqmwaZio2BQxUVMZK0CiEJRW+wNvB4UFXJs5C
Id3KPS99wz2W86ypWpE0wqe9jCe9ABUnekkEABoFDVIIgHsXCbSPGM4GFcWTjG4Sv6XcvIhJudaf
oEKAaEg7dv5skYR4RQvxH/9BXGPQYxOg9VkKg8Yx9o2xqFSsbyyqCInmuZJszXuLRNlkBPOdq+Zv
nLt10CEmkDe2CmS0ZPXH+A4Cg9fp6GnHWteQw2IhlXS9ois7SXhAHyUTUqp5214RRMeumpymmKVS
IiGEFbxxuudu+XW/9pCM3e1w3BX1XXdRcK0LENVAR9pI8YVm/hdEickyP7xJHHXTthT1zImNetMy
atJ+XIveNiAN/fRwmoKULEukXEl07ZzUdNvL4EI+IUNsU2GT+IN5lI3CZfFuYVNz0XVq7xM60FyQ
mDmyqmFftdzhKptbXdp/8G1lmBYcBEHz7v9+45HFq56+L7BoafvFGHfjN0dLLre24i2IXeU01hlp
jKyL2VVZKg4DOFy1SKHGm5sS8oPTXeqesVsXQqOlPchP3xizXWWbIsVFV2W8q8+YelOHlZUYZZub
MkMchewj8VMFHd3SkBIB6J6qTtzBeGZi/2+r6d8i1f1DVbz010jLOVZRJyisY0s8iSAuWw4akube
lgu4jh+klxiQg2xl5atPMcrhTbs9heqni4wpziriaSo3bZRWA6L7J2gmW9owme6oAFCPJwOQPZEf
luPqFPlOooXhD3oR9IogkYRhyqJnFuQ866EzLUoQCKsWsbXuZVqCC0FrzMEmKA0UZNtPDx/EFe7Y
xw8WMPuFXeb5y1Yy6OZxY9V28JdPTEbhlBqv9R5JvOiN5yl1+1OniCB0S/epngW0JkCWojaCFf68
3vnREeXp4jOb95dABaDaYXuJJLnS3kiumhv2SFMZFxlGm85Mz3OOgi4JtlPuK0n6PvldBgMOFwCI
ouCqOi6gtklcn6aJw7ncsLsL/9eohJInmI2yB2Sv07v8DLvyXiVn70Jme3q4wIFnR7GuZbsAu0OL
uvHmCKdZNKNGTyN0cYpPyA4eppGHpOBHXzv/ATQi4Lth7g6BbsFxrDKHQk/Iffr4oHVj6wiDMHnf
xL1Nv11CWbqiJ8GiqdGcJbn4Dw1nt4GNWt0qZJ4AuKjp3VhDCIy0U/vBJG9wtiBrg5/O4aPy4aVY
8NrKzy0YVUl60uxD2Ex/p1jWeqxMGTjIpfjqFpNRDMf17Ydibf6Hr5jwI3obkoV+yfu9lp8vcxnG
VDzYwtOfM6M1XQUOGEhSt9uSkGpRHZ25YclAnQeeY2C5ZfgC2vmoKVGKFenaOE/KD2Kx7IeLceH1
Ax5US0iYiD6kESxvcz2+LBAhYX/DnWpdlW4eT2CYA6u/7TZVSiQ19BBghx+D3uXE1pyogRL8XNgj
ROFIzWdAgm6QBEWvE356xqVrAHzGb4OUrlYfXladuisdxj7n+F9XPbqAnGPSInjNrYgDgcwj06VA
MJGhVZ1BU0LZinXsEPL+HHCQQEawFxBjeQNtQmNV8we550xQuC+Q/qhXPsQqiw4aanITZnfZfk2b
wlgW0xV7dPY6gXvneSNJI4LWNbElrQ+5ZHMieFVXgDoGic419YfbuHIQeyzwN0l/jT/ttbFkiSxK
eRN2Aw5M7DA7ciy0Ljk5p6YhqKB3DBzMmV5/3G+nBp++CDHMNo9xcNOZSRHag55O+tR/sMmjs/LU
M/DpvXDYeFCKU/TfSC9gF719XmLdU0B6lX4aLm8WkAA+8syYnEOlqAdb+kBe53yr8f2AZzOMia6x
o+kMcpBxr97dW2gMbSz8sBUQWe6HcB4YKsHDJxK87zD5vVKe7UeMcDoIy0J5miy3ySr3qvbdOcSd
Kf8dmML0qX7OIRgN8cj1K8pMP6FgrrbMOsJanL/L8Yo/yPDi0XeLBz50zxr1+I8lElHyWKdakRNB
kesn5OPzlk8SkNe8oGBfr3ZkCPOnBmoE5yV4IuqOz3Fc15PbiVLCT+d44AkQMbSiqPp1xUXrFEwz
RohYqPYy0QqPiycGR+O0+7NHj85JANy1cFa+0JC+DkNgrWBnG8IhtmSgzz7q6vMZyM7R9/CjuIVK
SchVV+2drpVCOBWEH/8Vvi0q/rLaGkcnFdtJ+V1WgBeKHN1WgEPDAfOkGikRFQsbIBHgMAbYUU1N
wgk5ACCAPyFcMBWVCjEoAvnLjCg4miqky7Ydk0EZ1tJ67GtIXT+ZM12rl5agS82BRe0SS6GbgRFi
cAIN9QcE/L8nvDo/nyTD4RR1zobKdhTWqLp8Eh7bAg+Dcm3zivCYqX9I80VwuPHAqC+fkkyZH9/t
lijFbMLfe06kT3EMjW6YdPjNDPvtMvQjGHi2KgBahOH0bWc1Sin+GxAPAE/kiofIdXvsExcjnnq/
lzfamBedgXb+awlbZCWbsuwvCEmm2V1vvE8JdzCaObCzwZAoR/BA2d9aBa8Rqo+q8BQ5lbFICXN0
B5ufSjc9Mdveho5n6dZJYZ1630cS/4DLBpsPzK0+4qi0r10lv47k646bml6QVCj6BuCoJLaNqbvI
6n6JL7TQPQ7uV06eBsOL5v25vAlHP0KJyuMUAgMH3L4QMM0yx7ufBJZT7xnbqOxfDbvKNdrrl58x
SFgVlxIdqfDv4whqX0TUVR90IrODllVR1yY7mwV9d7s5nrWxBkhZjJawSDt5RKsH7LOBiBVX330z
RQU+6PLZtPhmIG/DUI+sKKl6FYrdWpP7PzzoVtkOeUTH9vcTWvUOVRFeMdOFowB8WUOFbk74oQTo
JNr8xqsoNIMOd1+0O+VR8Mi6ef69cgg1nj7QgNXgATSPIrnae+1QQx0nNv/tU9KWMY8pujRYut/L
RNf06xQhLA1m7xK7oILK6wSPEtpsVQT4Hw1ZpwdUy2LbJkvne2OUimLVhZN3yBlik1/pD5R8J5AX
D7oRLh4rdxzsu0EE/QWvNBTUlAGba765h5NWGuOBLA8Zgh+cUO3UOthVAI/UN70hr5u4RFdSyueG
HiuSp0nlo7VNgEzsaEWSfaLHl6+17I6yhdcDvZh2wIFSkWU2vlIOM7wvzj1di/FJnXRZIAscowak
FGjsWkNclKo2m1PF2aI3+iq6am11eBqBOwyLsS3f4fOlHedH3ZTbcYGY1clNb9OIal4unf08MNVz
F6nisUQJhH5rRcuwjoYJco/IR/BaNcY3jphjDhQcg2SDcoCg9+JYXb69MIufAXURSlgd0jd/pOeq
GbJQ96W7Dzwlva1q4emzDt146NZAQQ33LnkYvZQmIK1gWtuE5h6IFCb3ybwO7aDb8uUizAOVQDqz
Y3Ysnnk1o19WUPIo4/JzNqWI/FeMqQYQKv2O+yZJ3apu14xtMIx98uJqMbl/eEsu3juSgIK3wwEt
zaxrUuhPZmVhOMSHnYCKGPaGbKf/hIx5wZS8zjsylvZbGX2YJJLUfSdmw82Dn2XogNpSyhXuv9nO
0evZHVlF7lLYw+F9lLfHJVHVsgmNfHWOm2GRudcnXbIdl3TEAPiA9H5/uBka78rvqvU3bIUOEeIL
hJByLJKFXWItxTtaxVZK777hlgXmjeP1Y9uBI3ei+oaI3hAsF6t7N7JkJO/fuqF5YrqPXeQy/g7m
ZNVa3x69YeGHgnxFUTc47f69J+tpSTlPb1GOJqlrMzOAZ8p0DEFJ30ffc3LE2bvAdCl5xts1jW4F
yUkXA/GMXDjd3QnHJyz57/aZfeHKz9pIr8/B4w14tXz0MH5tHG8z4ca29gzlNWmBMqchjKD/3Fl4
VfJyAB9hZ7nbj3lLMroMaZMMi4JAafYGLnJ56UZDIrw6F1IQwqJX8d3axjeC3PyaaguMah62TVlc
otmjYxdGSA3pzTVyXzv5vuRt1H5dt6zfpAmj2tuB+wP1mTrxhDonr+N5p3DzBgSNcrYwoWK8Hg4l
wA5RWpqYyXN/LoSUg+dQ1JSx14lLgNt1S1K4c4Hu7v/6IKre6qsxWiBXh7B6ShA4nybEg5jaBRTz
2a2XRQKPUchBk9ZkN41cyFqi+i6GFJiebbJznySqz3xd+fDkhPKQtNR1WODg08zRfXgNBTSNe1eG
x/tjGp95a9RlZq043QXpPtLlM0lTcRqS2YkK+AKMrYDtjWYhXQmKBet2qg8qH9QGnLQrKid7LwiC
aJVTAcnvfvwDaRqrhZcuKnmoMVQwK+WInM+igWUC4pJvmtyFEJce6uX+2DLb1uIiUhQr6S7wBE0G
zusGBEy/6xi86GJC4SXwnFuhjEvcQmnlxml7ocRsy2Bt2Je6dJiZf56wZJqpoVKd2wCmLXBMLHpu
XVNOVg+SSsTxIdlsBXI+9dz4hP3rmMZ8Mfg5wufc7Bs7/SLFUTrHlqww4yRWDz7zCY+zetjB90u5
jyrhlXrSs379hNee3pMI3Ik/Ltkm7PAMSd5X0tupus5UdijkkJD1Fdj6g9NHrIrVzyfGnoxVLXDS
lmJdTBzOHLjoivLElFWJjTwhd7LpclUMeKTbqGjGOenTW7FdF+fxdJBP1MEDq7Q8CmWzp+u2IBc/
WaBfTDZ5k/oCG1+3rgNE1x1uD/9WQbxCO3L3vueYdCZD/dfXrjJYYKgHw/15dnruMt/zR16OJPQ1
xsiThNIjNqSBQQeJBYj97wk+PF8Q+/U/iaUpiAU0OfWfhO795vgOILrnbVoWWgmw82aWNgfr6XKa
LOEdfZ1OmEvsU/x847h01Dy62PCu5zEYRz3E6S9ryYond6Tr3i+CI+s7MxH0QhqHXbCTK1JnPFVV
wBuZkzXGiyRzicMiZxpEVIrfFjVU82l3/0hfvEoN1uONbNBqVkoQQ7DSusP5Y9Zgm2T7vtFJSET2
bL2IULr349CgyakmU6UH9bPxoszrcDkez+m3tV8+9EO+tMsoVTDd0PQRDEe4BKbNhAIGdONYdQqO
0LIDYgQPeXgSoxevxCuKeBElBevk2jOmM0RxIqsuKu/PiUQShUeFYz0z/D/1GLYhAdfAjps7Qn9N
roKiBFXLFt56T7ollbA9X2FtKFayfXGUVA0vwAolzjECv9D5dYUW5qt7syMfdRXrZ+A4svL1BN0F
Ul2mqvGLlu1nxPeirhvpofOMwM1isYDX6ENLmok+UnSARkigXTvxln+3YaKAJ2d25jUkxx/SoLZ4
KUAw9PaqqdaC4ileG5hopN2wrJH2cOxlr+Cu3DMDXWHFtLiT8G58s5BzgIKcSpUAZ0Yrwaxvm+0T
q91I6+9aR0J/gZHMkvmSDDG7LviRGkzqPmladGY3jF+70JqD1p3uEKzOj0bBdK8KNDY+okOTx+Z0
RaRiMTXoPCMCEpFKpyJwOQmxlVvF+pPARsTYRgD93MPmYjzxs+n166NAct2fa1n3POPe0KMlax4s
tegvp6zscTA5AkxOqZfUyD46OR24+rVYcfE+frtSvM/BUCOFTCjPUWcYr7RfnK/N6ZYFsBHBr3h3
6fj1J9PvVBqoUKY2JwCs5jAC+chCXYwMfLbNY99rVYnklC3ptUBhPXgkCz9z2GObenUjhuJ/YucP
o9LuaO94XlicJxJLZUFGQ4PfeJjGFRLMX7mckSl3KJWQuwOuPDkCJqAwyb+piWzGzyi/mJ/CbJmy
Ex/u/zyAoc8v5F4MobGKTyzD5kuRNswXIzcqmQQF+Xruorcasbi5OD6R2ui+BARodopP9RmDjeIB
OFKRKMHJZUJGyWtDYApVq3rIjPDjSrQ82lfg1Iklv2WorQnsKMlPo71pplF5Biv9gDDg+a+uQjWb
a+5KL0rmJ5hJttQMl91TUFncZwlw3uWWd/lUztrVIv4PPzKCTpGb05x2aAo8ZLEFC/4LEA5EHLkB
Q1nWCXzyY1oETqPzgsGV9oilHq4VT8dd99eUozr+1lyXhDZ6L2R389uAyQOPno1Ki/ONWzR33Q/O
uz9genCFHxaVutSBjopQU5av+YXw2J3gRbSDyCICUjJrboExCrKMdKKV3gfz63ZHvrj9tzSR/2qN
E2cZ2JRNEzGxZvq3rtItFYW7cXN/bQrM2fdL3gBs8qy0ZPFJUcEaqSqvxMkJF7TyUZfD4wIrDJ+3
YiVl4wWw8VAhLC8vZWkav4Kx1btIJjR6E1zHXRcDUbkm+t22n5N03xAjTzpmz6vzS+NZP3lNrVaH
GbfF4Us40RrnwFRbAw53fHENqGZqtPs4/q9goMr9oxWqKY4G7sRpgDZbbYM9yzh7t2jtTFOQkdgP
oxZMADvfQC5p2Xdc+NJbUSeUnGzQ6dbaGeXXbshl7PURshWEuaMDcA6M3f6XPSrPBlhGE/8N8uEx
s1iFG717Tr+2TGknzSwxYBHdQSpB82YFPY7dWEURdPtiDC4U7mONcUvmuliy4gCdIwtrGFTQ/z+a
e/R/HnXV7l0ct+1AnRnXiofhZMxotPgarxcX7dYftyhurFwDoF6ptHHoySAvpgORZLfGILVaQt+l
DlPWIwYPx8jFecKIuDfFFydu5Kq36mO7E52KcypNR8vli3QJVliiLY8ggKDnztTVzWCo59eNZyjJ
cAl4Pmq4gR/mo9yxRHtaX/Znpzt+1Fh1lhaUDimUwvwENkMlUkZ8s4TI4BbDoisWbelKanlxumUP
NMyx7kC/+cV5KF93TORpl50/Cy5nmqCCHBRg016e1RQFypgb9oxMnwtuYVXWl6WKYpZHgkXqnLCM
yAH7Gg9c7HpoBEhEQW5pE5eS2R6Y9L3mBNWwzK9c1JZ2KL7oEojzs/7blagnKJXU/O1+hc+LxtIX
V2ZM3qPhbbS0GSRV8oJ4F1GdJ/XlyWgNb3j/JIs24Q8FThNAtiqL1JNbURVVOKwky8943IgVb1Of
AApx/ToiSO+uRANu9YkkN+XP0ZOjiii10LUIWFBWIa6igBAaK3BcewC+hzil3AJCfcnZl0UzyYvr
XERnd91ZTpbvCrAedUaY7I0rZTnQgK2T6cYuDKq+BqI9pa83jbRdyP1Dx1FcZILLxwPiGuFCESL+
Ru1l9f8A/CkKpjqFxHCw9GZn1BrPdCn6F6L9+BawaT8BRf/9BaAlHz+1FqT0YXKNvqhIQOjqacp8
NW9XdRveeIpbGtQn3Va6DA2Yp/PNri3rOPGOeLj3ehnSuE6gG+qoHFrupPBxnqj0+SQyzzsaTilg
W+0UXhFidQjqakgHMN0nqNbE6Co3o85YU4Ppbe/6tEKQC9JxiK/7QerKiLn03HX8MJG5alXcwkv1
meQKPOBpFvNIEs2iwEA7sibxOPt4WyRiY0o5A23uc3sore2m3TP6Xr7EJQ0bxm0uuPmOD6Jv9jC0
RaMDMVVj0OaLbTFOyrmDfAUw8tSL4QRPSYrvo8MnjCRyevxBn9knF3V9dR/x4ZLQV44RzV8JyXyn
dfc1Fcor86LHrWoaE8fri5gyzCR8PLwwW9x7az7zxPifi/imYw8BJoivRF/Ai13Bf7Lqep6UW5Io
gSCJ8lO2wRwNRNyWqEal2ZoiO6ivtkr9900Il9ed6Fq+ALedM6sBZjNjGvX8vkT/1RW6EsQIkp7u
dNbSpvQm2xcYyGZ4H4+zagzwl+LXaFAJjAJ3d3gi854ShVdCBvAhy362hy6yDPguAubWpxvROGET
/uebixMn/aGHhc40+QGx0NOTBVtJcRNBcvbxXDR0MK+kxKPK0XSOOxwmCLtrEdyapM4ehCxpowlR
OHhVgCKhH4tFhEbHz521CeZ1Lq9UUXCldh7mIk/4wuOasMk36BgEeAcTuULaGdkiXbZEKI85zuv+
HWl0oO9jYA8ghnUIU6TPRRkbhQkunClK7OnOafsgSqiXDyrk09j0JCPYllvyGxstEbtr7OACGMhd
Q8+IMEu1ZJR0Nxf2FjMVLNKEfCkBo6jD2b1PuKCRwsZWl0LZOclYnGeWX69W2ijTMDVm5b5D+ZiU
t3vst63weekeQ15FAPhtGQz11vUDuLLsoQ5fbrs0Jzaw6UzOg+8XVhyHcQ9RbSkrM2Ce63mmuiGp
rS5OzDsMlIP6f2EYhl9f+685VGdYXfECzlqFAgmXSuKaOeAzXVS3vW//AfIkAI3ZFY3+sFMB+75a
yIvWg9yZnAZTgOXZW90g7Oz+IG6uxG1KCeDz6G2Eu1nUSXQOFbBrlWM9/eNxgE3w7v+ecFG9bJrR
gi8Sm2ZEVkDhPLkJ+Y4QtlRRie7irFQr0FAncGRl+earqJDO4z8p8v8CMVqbUB8UILT+IVOZC33k
tj6wkyrRo3wv+sBXfdMzgV+GdGIkE2XlaLd5yhjQa/IxSu5gnddER9nyqwSRzASmQMYmQmlY0CE2
vqz3Hfua4yj+dv4LTG26r5PsjI0ti+Ou7QQdUnzsjeL+Bz6s58hNhhZKudeF4V1p3V0SFiL7N9Uj
vDHs8bo/DshBdn651x6nASulNmm/gioTkAAREZ42NJSF/cHItloq+rHw2P6sn3CH/HCmwFOggF73
Eqak+5UcU7q1dPsb0M5lW0lHPrICRgKZLndwIE3mYFie+YDqpuWoCvGIz8AXxo5arvavm4kAe9xq
B/m+JTyUpNx9AjJRrews0R+/fb7eYLvogPynxPaosjYoRNcF9GpyEQPkmm0T3Clw5sJIDOc9Dm0G
awU6JNa8mEVlQrCQhfpvOaDg7HvopmQYDHOlTha1NoGoxkCKdPCPvTi3p2tHVWnDX4CM4plk9eBy
kixPV77f0xNF3CFvDkn6LUKAfiZ2qVHMhMxEQK6GuQg/BFvT5u56sngqvDGsxhL6dvGmTYWydlcS
UrH3DxrhmO/veyZx1vFMB07XSL9ArcWim8dtLZmno/GfesRAN2L4RXAY9PbTVR2QL1zTdVtOMwJN
O8pCjwD22PgOxkxMQcihtV4/VhHKY0JYkGskwvqngMDd0ArUhVy79D0+Tcqm8/lCyxwUku2bm/Yk
JOweHCNJfaUeH94zXG/kYbxxoEC1c0uCcSR5S+Z9MWra8kyLp6O50fb+lgO/J+hUG8k4g8F+meby
mb8fZpU9JMBAa0P/SljmP8V6pmVLnf6ewBpMwB5X2JC5vTV+r8phv5fqGM+GZU+uhFoVBXv3nXnE
Z/ndyK6B7XPqqejYj+yiG34xsUBSppQMxwsHBBl13z9iB6ZxdS4iVUrnWS/3tN2fL3lBYR4tVQJg
xKW1NJ+jVIBiE1Fo6jtRjGbFeGWaqzX+lryuOIQv8vva/0OLyQngAX1fukzD04KzXeGRj3ryPIRh
eNObBd0zJ2gNgN8jOahd8lkM+tEDqjHEAQrPZ00xplZguNPrHrRKMCWYu3zXf4os2zbPgeZEtSaV
6b/vsKcwR5JXxRyJV1T0iDJ2weBCPgi3dP1k6dA//QWBFhrwzVJreCgaqenHxjqICETq/DJM3uBa
1/geJdOU1fz7By3zwAf1uQIOG3U3PwjSGbobxOZQf8z2bepPgLmCdX67p2zJTdZQlE8iKZ3+hAOb
+hUa4HcgWdMrgiIehs0pOpf93NVPsxL6hxIy82n08b/uzZq73lPhSzucpREF1WkRXSEr/1cO3tfz
S/onAG0qHiErKGtIZiFDD6/fsgGtsXl6lJsCZlGonP0pFMbAmDcSRQZbB7Wdro6KIfH1+SPw6Msd
e/mudPea+uvhwjaEDz35kUC4QEsjHRMBnh4RBTO/lsGzJ1EaKq8ajHaxU9Vsi3mY5uTRFo6Sb73F
LXNNfLFi/RxQI0boZk81AFyPorad0cTHbDijr0WccyT/yyT0x/XbsyzJDW4ZzcD8RDA6i5LqCSwT
UFsP24hZqb1TDlGW/UzJNf5SMdJh/1LrlUm80aVkolsuelk9dOfVjgJLB1awGts+pzTIwOYw53eV
QCM18InAhlQb/1ZN0G7p5fPeMpBV6JU/jDX2T89HfnmmDFEUSHxl900CYUCfMVExQZqyplbEUhFe
ml05S7NpGN3UECKtVNaOwGx+Ia0djrpop+CnoAay7+zYvFYs8x6QhWFBAt66QdTpIekd2syIzBKI
tYqsIrkJd3JeR29lM+CyIRLt5G4/xEpdZj9zL9dhvtUV4J+kvHWW1FqNQKv+khPm1wuafrniLYCj
romm4w1dk8oMGtzb0eYjNjtUSLKI7tUxY7bt+/rYdPNE+rJXBGAaAiQu5EWAf867fvvxrnw0tMM/
2wFYZS+3zUv6iX6fNk7ktalBVsr4X6uFpeaDdDsx7qEIMA24/uhayiWfSzzHeMhozReDNTt2D6i3
zQewF28aQAMUkC18c5IolJcGP3Um6rwy1T8sd5BRntDjjzol1XiryyNvVBCz+yJeYHuhbRAvBK+z
lI6Hn/gvyFtgdGmIA7mc/BSlfbTQhgvVmNj49MJzxm9B6XeDDlYZi2PAwn4/fMLD85BACsnHpDqs
4IfGOta4h+MjackgGWIIVYsYnNa36FwGv9pCmVaWyG+on4TyCEXMwTB2kzKFfv/K/lRUPvKs7bw2
UUfFwd83sMR6mrhxFG6kWekB1EqQIIWkXFQory1p+oco/nvmMm6GccY3zHKV3xXhAd6XYYgCT5Qa
/4OXUnQtYB9UsEK4fXXu1xGf73jNqEAgjwfmEaU1zJh13wckpyNqFAVxDA5JFOzuaE5yHKqfSl/f
H9CfWtny29wwCDcMkfm+Wsg808dCS5WnHAW0JGu+4e3TPMZ/Jd7lTD86dAHKntm0HO69o7+1/o2w
ux784CW0WPJRpmh2htNJQRur1ldzopZRRFlFLAttoZoRhf3DFUL5YpE5GeGEARvcyoF4vtRGe7eY
we8LbRw9FRdDnVmwJJiwCyq9oH0xarVNWoZfKAcdaTKznrRpsdReJdFUYHtkhc5yd/Uzg2BJn7ZX
z9DRb5P/4hotBL7Xny9mMvlngbIf+YLHko4Ui7z6QBRFTVtjpCKlPq3qDEcmDSA4HVbS04yU6EEv
b60X45Vpbr9iI74xiI93WdejtAu7mV7yJPzxz9Y8a1MQZ95acEyBfAgNXL1WDSIpAF/jWNswuDmy
2ZKYDqGGPwfexfICTLbJP4L4IfEzli3giOxQZX5pf4xnsJ77SQqG8XcrL/n9KsArVQY2SsgSfKYF
JxBYWDsBdTwyE1FDQU8SnY+O8/dfWF+C4L23glWkEcelBdiVWh33Jgda821UDj+Jyi7CPxcF6bJU
pcAp9S9WD88jn6rvLug/lqIjsBw1dzniERRiabVAUF8XfoLqMNQ8TIiuWyN5DIDkm5DQZyptewXH
x90fMwURR9vz1HXNNX/GzJkQ2YqxqqqlIdciQBjOjVov+GzldhuV1y5rBGoUVrE/5l3ZI1h4Z+zF
Clfy228w0MX5dkzGMwTj/MpGhGWEN0yNVEXeCTwZqzTB/ynVJzN5arI7vTKL3vonrhsShnlf9mwK
4/3siTVm9fMePhhmEoXvsPymMIkzYmlh2L/3JczUOyPyK0qOqR7z+gAYVX1SnphVzEM/0YARTSPn
pSMF2Cyan5pYFH3lfHf4MmLAUKSnHret2SFx2ulZFkCuZmpk10/4FyLQ8K3RlmmEMQkLDnQ0f6vU
hTlUlwMFosJmv9zwnZSPYUsC+aFtXTe0UZnK7rwoMlUhyhNGdErs0Kk2Hj4uivjv+qGbzyJsBOWe
iB526UA8HwoS9UlgLDw+EL3jQQXUQ1jJIhXqNlB6sgVQU/Mbm8zaStbSQCfzrwdCJ0G9WVI59h17
I2iIvqJ+uC5QWx3bSxUhSMJKiN0JOt7f64KNV7+rGjKPepHFaX8++J68a9TSRz/OII1wsXO4FKhu
FJwdFrdEGsXFr4uMfx7i1qgNdlsi5+yKCnplMZx6avw2ql6pq2ARGxRaABOsXSaFa6Kc5jOXqJIJ
O6H2bQR34hJi8pGznJ0GsjHnrGAhLpFUvsbohH5j2wO1Gy6vppejfQNyAhX62IQ9c61bRaOpyr/N
ONP+pZaowAN3udFby5dP1Rz+0/bdfo8p6RQ/JfPevyoOBYH2HaEi30rzsxR5dhKEGT4uuku2s5TK
T/4x5fHnpJlUEC8D5hXSZ+BrPM9s1qt7k/ZF+ZYmwarzCdeOyrr1VB1750sJRMsqYuAA6oG9DbzU
Pcn+kNFaH9F8qa7QNWZJDsJrRbvycSPf1yOX3TkaJrS3hUWfDaqB9TV+efN0w6pKy38bVM18BCFl
7alF1R3ZIG4FZ4xPVhOkJF44rpbdKORFPOFlfLoN+G6g0JAOVZbH0Tn02C+lsUOThPYVvFEYt7cY
LbC+CfW4kiwnpvmresekd3fhQEaQEZN85mCSGjiGsqZB8o17XCeSX+zzcSpGt2C5FNz1Gd2RHlDx
ACO0FzaFIHwK5SMkCZKpV5y5la+6mKRv9QB0E/3dT7kaGIPRQ36lKSwFA3APXeApyjgduQBUObXC
7YlmJj03NLkez4ixIXUWHyMJsHNqWDcGtouY2N0LS3kabg6UVnTDA/eatHqs7h55sHt5PokTnZRt
B0XVIRfmkgUUwG78l/A1hEyv1xjrduDn1yCRRhVd9bxoM3qPs4dxlrFKR70c3w+3zcaggIMkWKdd
N+sElnZpGgZ1f8iLt8zfImx5qYik6CFIetkatRPMK/vEZmoukZ68ddypKb8dTM/qxAayfVcSZ4/S
oZRpknuoYzKt6Lx6QLlzk09asqVRsQKXUUYDV0aiC73TWWsMq9y2PQYnhNxB/zcj/3ifK4DTGqjF
Q7Qd66qW7Jw6Yw7sH92r5z2cDSmnb44wKOD7e1/NAErg+YeNsSevyzjhOmbJ6ec/8/4h4rxGbMxO
IDTwfHmCWSxKhND15p+XON4ah7ux8mS+j3AtEUyaZcNCKX7YjFfQImjowDP+qMR38KB94TtDJ0SX
jzZMAV4BVkDuDrW4/dl24qq7dPpnHs+akWGtStIS2A43WVXgl3x1/eQ3OpJ1/fDdWcprfBjpftkb
+l3LAE/MjNOg2nmqCCVK2tM3PcPTwpX11ePydFEoQVVyUkA3tggXsfoonfoVMdrqToaSrLhLrYXX
ooMVMQYQVbBwqZRs3ow9yGiLNO5koSL/7FS+bwlmt+S5HevXFMgFnAtPaREU9r+3FUbOjsvdWjlH
odrmWQ/9IC8hrEYpkZPWTbMufTHVNKZfWcWMn1XZM+YQQ8cKBKBRiH57key51GFSlO5sr9fxyJzz
fUSCpRK4w7QOT1AjW09ltwi73UglAVf37p6ODy+q9FIZ83gsEIwqfZtZwL97hCchCDohipbtjfst
kXydE0sMPZxHRMIRa8KbOx2jCetxcIFGinCanVOUja5Uhm1CZh2hZGgq0UvIR3hTgw1jcEcfd63Q
faUm/MZVFSBNW+/RIQyeyCYs370gt6QLXnJiS3QmVM9xHl9k1GfiCI9yzS2eN44aVt7CqHN6vfk1
119dKtcJ8QcG3qwUNdn3SOUzMG+KQcWbEocjucXJyow3qvaZ4aWJYjOmtN897Iwt7u2yf0MsmeIR
qM/4tYibfGVJH4jC5P1CdGivnPHk1QATjKxz3Ig9mcHBt0WhttvPtwGSiGpBG+s3+ErqnFiIZdxh
FQmy2IcHnQzw+yv/PC1XzjGjVwFjnI6WvUvo8AqWMKFXk4MzgOVxVZq7YbH6WOIMnxkCdxnY5lGR
vq+TXcdYgUKyD+6RI8/fg257wtCJh88FkCktVLzh3G1wstBwCkmMbEtf+Nj9Qirme8z2kZmBs4QR
hAf7bK7nJHJkmZ8LnKXWWogNFcsc8UXr/bjapksNS7dlHQ5Md5GlBr4XmavR+LKAlY5C8K+Lk+e7
fHsz+PwX1ZHzBgMned+JfZjcwNnKlc98OTTyyH+Fz1maxg+QPKALktJ0CxVBIxHIwx6pokb/OlnF
8DsFlo7eW+MPhyYO15azwL4TcL6XWzNK+aiwC5yFz8dD4Yi/8FXBzC5KQRvYfIyo2COK/Zw7hvRC
+E450Bvb6eqKTtYOFDUng1gwItDjpZG1eEuwBm3Ocj0Tn70F9xDboj33Mrx8IQK9mWqFGBXwzDGL
+iz7FGyK/jlUb/gA0RsVeSvKEFS9R7lG7kgo1sf0U72zil+OUtZOSncP6nSENYWs6bfLmLlB6k1+
0i7uRq6SKTxIh4iVG/aKG0KmP+nPEZsd3ua29Ok1jSurOgEZnyGJfrGOm2pb1Ie7v7lmSi9EtYGy
NOrwL4NLBvJqI6paxmfnVCwiKtDka9+Unl8Rl1uIkVOqK9sTjr6KmRrcvzZiw/GNd2+aib91uUw2
Upun1nJlENW3duGo4st6DJ0i4E+KqWtXi7+auK2FtPtMLFFt9qIxwFh0OpOsF1hMS3Y+O7KfTY0L
XNXIFVk0bqxfadOP70yM63N0c1jBuhwE8B8fwvkn4bzseVdPfKhOcVBgT35qn4jTqCi9e7/4kJRA
TpfU0wK6kHNISNrT2RYt3WFh3FqjLAYnvi5ZNu31aIoRhFUgJX0QO7IjhNF2VcxR9TEf9G6xL2JU
AjSGPQalcDcAAWXVgfI7JB+wpt7yEnMPsBWkrxiM3ASHEM6SvGbZ1T4EkQSKdUe5yIyzJJMsFBoG
Dzge4fY9afJIam2GlSwkE7g/1g7Vpdl4MATGdCDoeGTke0niWmkZvvwSJBJoboVzAZmXqBWkQ+zL
sfHyw8RnaZ4fX4wukg/XsBjo4Tk5NcH4XSvX4NAAxgJXAFzuQ6CAXNbaR7M3Zn0byfaD2ce6Eb8U
GhLih/Ku1x08/BuRi3CFrQ8Q6WYwkCrmdA/XJbkbY64J9Xz57+u4es8+glbcVAzReIWHan/3Gs76
sGcw8OE8vIGHuTcXpU+XIcoM1Yi5zt2SlvvTHrgMa+vhE/u7ujeehV6LHAvaOdO8hGw/MSV4H90w
joyrpDDnt8vIzTK6td/irmwJ1cNsp6AVzudbLUX8TeEfQxPspCOkhNkXtlJ/9nymrphjjn3a1KJN
TUAxbVrbcPGVF+1Cfsb9NZux0Z05NFmSo4NeyT2z32vBBuH5X85honu/OBj3MCRt3Y0RfEhlB7Eb
OeoYoLbID4tHeR26IwLk/YUxvLYyhKN6HkTeBBcWyf7v0vh1+hdl8z+9spDdEbmULPTNWWpQtfto
l9BF0kgbA0UR+tdC8QgRte19ixghu4w81DFt1QTqY0OmHBHuWmXtJpbhdaFzA3kzTr3ukgeAELlJ
KOUqiSnDi6VTREoEbMf9dWXgjqiS1unHG99lp0Q2Q7hIZ+bDgh2rVgGrcRrmK5h+tS+n0AzD12c6
Ydb2Xrox09k33HNBt+KugJ7wtq5sNG6EBV66DuKhHVYCdNoKPCElA9GB//0sD82WUCM/o8hpJCoe
ft9xEpQGvFfXAFPJKF7NRhZX8ivcAf7HHMobwFyxYz6ICDn/Hfp0aI3GNfKs5tkEVFBt0k858IDp
80VqmHbynkzhOZA3xLqIAD40eW5DZ5lepJ63hpETa/si9Wb8uYVDdHTa9087PD2UWpBRy9Raac+n
2KoC0MZhL3GIIip76rrdFBJVlFixCJVzBaCeKd8zotP6JBg+oKM44nXg8RDpTxKkGDsnPXosdLjP
i4jK2CtkjlQcY0Susdsm/LTKhMu5TQZkTYsv98Wwo3PnO1orRr87P9D5X+tD7BYt4GcyU7YHx05I
yE9dIxXel9Iy4PZjM9w9yUtE/Vx15fRGc6htQhI98CWmn+NDNOcqc1cOSQkq43jRqRTeGi4H95K/
jN2NAjbQ6dfjFDuZ0AvIuS/20LgXEAxRoaVaXFQ7oAzXsSip2oHpa80YzxvnjqJjpntuEhAl+tU/
ddBymLNwbbvaNH05gphPkaq8dVwnKqN+i2u/SnBcWEx6aje1KhSZISwAo2ivyK9OAME9iQdgOEHm
RAtL7cn6VumuxYWpz1YskJDEKa70np82yv2W9ob2R0v93gYV8OhioKfvNeDNIHnDD5uSuENjjMHc
CqHox6mIchjeg66ZuEd3gquiEeEXspe3ItWPwN1xehE32OoJrg12ZMZgOVF5EPlbglH+Ojj1VsGl
P8OVILfDQe2n5f99gBfWatxEKk/V4BjkcagwhmQj3O6Rg0C59HmlAhZETdwpcgEeKYkmkgR2F8WY
gkis5WeGVJxjBVLnSd/zPaJe1bTmCbgukSuoob1ini9MeCwthLuYOZqMTVDXI1ZA27eM+tl4IJpE
oZmBZYA8YItTYFLzwJHBH4tSL2eH9b4gQ/IqXKtiieR77sRnQkG3MhtS2tDc27IixFLOYMp2/Ak6
OaYnlfTFWDRGWL3Vttx5g3lOLRU7MbT6o1+SWFh0tlfZqtdniSvdEIKGlviQAKnL62stFTYhhiYi
HzZJVfbqgcOjSwInUklgrGNNpXT9AHzF55aIVYfx4Oo/BJA4Xt8G8YWjJ8scu8glK/b5NY+znn1V
LItpDm+do7w08AtxBcudSevQQJ8HwSvd/uNcpkFugmrZLU2JyMuH2IyGT4nPD6cPmgu7TnS/p28F
nJpYZj3meppf9A/pEnbqWCsyohZMPOu40+FxHHTK0cN7YX3VmvAIRD3qVvbyH97/Fs8sUDqXsQla
nvomyBDG/ZHLkYvivaRJZE7y7nVOunU75bS8F2xvz7icxZ8xPCFtni6a0PNijVHGx7Uy69yxzsvG
1zpkHnH3c+rWbBHl22zf1fD2eILe6W7N3MraqszyBDc3ePbcPout3BUsNqk5X8mYJLM99rPNaDtA
H5e2Ueli8Ig27GZEf14uNlqeK85/HmzwXfMOv4mZYQrDrFpQ8ZZ2OZAYQ4Eahf8PHtu9zbQevDYz
zL4dqInO2vsU1blOkLi1gxHsx1lrizxd6xDT2dCv0V7JQM/gcOrddywBhFUhtgdejIFmRKhg6x+q
ylTiQ50IoLaJC3LEHWBSeRJT//0PWUtdzfiU9mCxlsY9bwFagstduBfYiBmjkDMGc81pSactMBeA
Q0hlOUXlVhoqc6s7L07VpwQjpcvDkif/bqBrfd82aKMLi8zh894Nta/R3vJb+ziywP5zMbE2xL1+
OcqxQSExkCurJWFjg4jSLPeqJA2zOEacMY3gm5GpR3xzK8HTAd4hLRzkSgRdFWNs4gLH/liC96M3
Bn9hArs0UQLV4wBwmhhFRJoisyBUq4L/gMHg49JV5KMmFbcn6dL8ZVXJ9nw7TavBHarovdDE9GKc
JkMwz0gWYYfjIv2w0g2zlg7dFslMprwVNaFpb/vfNbOcZWMrWs9i62zD6DPqZcqFLa2dIFZ4vaZC
gYmGd2uZB2O9SzGtQqXfr37Y7n3WHdL45Ns2t9eU0tbIXru7cgCcJIEBFXDOS62d+vSgzZXjEre1
BJzQRbhmVwoenIdXJRAfkeCcTHw4BrDoN05qmcgOc8ZBl+yVbqXKcQ8JDWzzci+wkPWYvmde3bUk
dUfxAnNaiii9q60zpzQ9vw62w7w1UN0euyWXTtRGt0vNGKt2wVXPlO+hwnE1NsRZzDMCNJLXDq2W
KjRLtNWAFgbePDnFpSB8qwCZUzvue5kTzkjr5i4kVfmmX8DAq4Xj9M8jPE+K37BwL8zR0NsJHQxM
HArzyma+McLTxuxLGTfEpNL0Q4/WI1BWtVu8+Lca7o7zZ3vy/UScoSgulG6NaRyoFJNkalKxLcH5
TjuNqdF+nnI39QJuLsw0i/3d2nLStZi11ok3gd/n/RAXjHftdSyDva8m9yiWSmFKYzUXzx5OThS/
QzacjwOPkOG7ik6SQV6PPzMHXXUiz+WN9SvQT5bl9RSVmIeJ7ejQ3ji1bJjuIM6ltFa8XbAKDPuP
ZyYw6m++lLxgklyfOfkQ3XzwtJxVFZk0Bfldft/wxoESQNYLeiO67m1vJ3Ho/gH4NZEOKY5ELPJS
FzGqB5SwYKIttTrXHU7DUXlNJ4G6E+T7tl7e/qxl8WoPMBIyHX/Cj5buY/JwfPtSNm9C/6yOnLV6
PIT9p/HOmqlKS2HN/+lYzK59Scr5iTYNUHk6C0W0EuIckcgjM97NdLUMbpFBj5TNEZhjPgAiSw+Z
xfD+bUIqZi4E9cxlEJo3or+jEXz6O9ieMcN3WZhQjJa363O1sw3Fl8WP2kPxrQaAPII4gwAWwMaB
HNQlCxNbHqVr0ypExC8h6LIpTs39qKPfHshRLeooigHN8EtghxhfU4IQ2VZS7/MLMHDreIqr3dEN
+hnCv/tAVC5Qk8HKE8AAfPQY4bwmFobck9sIr1RzQOEYhVPmLdTFS68V6rsPOMbTBPUfjMNyT7w7
0I6DRnRluSWucKG+gWhHCe2ZwjcEN7dqRCSSbldA49EXQ4ss5sKQAU8Vpd/bVRIPmswTpa+pagx1
UU7oI3lxUlrlFWduq61i0QRUdH4wZXZLpPdUpUAE9kief/JpysbmgnLOyw9x5Iimnmm17Tor/Rne
NGjx4+34jgJOPyOTgaWZeO6gZlVoTdtLafdpfpGEpqRZL57QcL0jm59ITu/P4o4MnvsqOJh71sM3
sViuEfOF9CDgVO4Mfl7/RdTK0iHgXq+gt7VbsC6LjzrtfUU7Qo0iOSmqazSPJbEI4HaTHkLGeoz4
AS7uwHeZn80a+LKZszVxy9ZC+Ac78aS+AA3Bw7ZnFWnkymhCOWt/qe8clAkABe37WLwCCf8uyvBE
+oE3D5+H0TozQQI5RDvBqULPr9hITd0xJBZppsGekie54aV8uA5LLfY9oziW2i7uV7iv0/FiUrrx
kfyXYTeKaSRfdyDJa1R10ub+5Q06sZWop94L9FmgPndpHtni/UTIinUqnFGtbi7Qe1cYiykzfyqC
jHHHGzup1DCHsM9douioQtuChc6N8LxZ7ua3jrhwpWCX5fHptCbtJH8vdGN74OIBB70j420ensIH
GmTtxOMuVdq97k7MMbLJAgGj1mhuBXywOzSiAv9MRBwf9o3F8VGLGn9Ukr4IyqXVJMqoD4uXsGiw
syHjhZNdid1gEvecVgN/VrnOBKTxDVetKm1qpFTjvhhHW1jxRqo9OzhgrRGq3n7sogW9vWmv2zqH
8LAdLebe2v7kF6fpPzBfzeSWHWpkXVn3tVnW2hzIbGayor619Y/+Ifw0LKySHJ8B8vyLWkwfTfda
8GZEPKxtF8XCa1eHwunooNa8EcYrdAsU1Cacjhdr+DVXJ+CPNVCkPIYJfw0HXBTb3qrxXWlw09JC
TD/b5snQWCfHpTABcHR/8xJSBfsE1d9zXHb+vwmxxaIYiEVdzGTZ5DK/NiP0J2yKkhKIt15koaWH
+AoNVLeL2bvNzUyIi3QVPjjhWNx6oDOvQ2YAXsrEdtrstiy/byQdap4nY+OqOGylZZBsMJ/yfMpO
6EGw9JUIu7KVmNFSuqB9/2NDa8q3CmBC8ob7o8F/nf26dVvpN50BrmyVuJURe6g4NCZxTafrzDJt
ew/UQxpboIm4KDZk4JwBs7ZdbfTwt/yODcc+o7GkELB/jT+VX7pQidgUhRuj3GepuSU7gkD3y/dM
hqQpM8UojMNqZqArwC8f5bZSvN4reQK6Wf61HU7SMXZmequldZQz8+sYbVCflc2HnMrBMH5ebuib
mGT68ntY8PjYKk+Q01VJg9LH475oe8ifj6syjg7reDR/bSKMw+FPD+RIqACWie76tWeVUGN73NOE
unk8WjiFIwlcwFzxwg7Lnb+UGYLVIFOabuqBTS/fmR4LcKmeNyedfPvyg3bPVWTFjXmpIoHwJUVq
sewdKmAjeFnb7KDPwqlNhSV6DTr5r1tTEIy23zmdjiVZ3M75upHDjOME9KpF6/PcJYU4ia0e5Izs
zIdKdNsFIKVfaMxx7LEi2o4Dr9Lmwm6Q+qItYnEWqjno5qVy4BwuoR9e/rivDyGxTDjgmUKuOrGM
DGaVUtFeA5fL1eHZ9r3Muf5BaqZ8ieaN2Qery8zjoPCRQg8TT+/Rqk8t6sg8BrMz9Uy8+evwE7zK
zatGcdZ6vwrk/rLN++QEEIX2rEppw0hizIlFbmK6I1JmXOFjApzHpAOcFnzKwzmuR/hyaAC6XhC0
E68eMwIY3iMJolAYg0b5qHxZWyqKE6NCVQACNOwNRDMD0XZcdelIAXi85cD6ZnOf/Qd/aXY25+6j
EqjgdCazka+f5R9pIuFHbYVlXlPJziRmpii8kmr3fWIDzY0sgRxAZPlDBRSpmmSZV+gghddCWo5z
5ZkIhNh+SYJC7Ja4ZMQrvMbn/6ZS5Ftn+iNeUhKa4V5M6M1a48OwEgYAXdWIUBRcglBbCHaPCvn6
P9awr4iU/dyXbJQ/I9TbrZBipdgCRy72ga9Vys/KxmzVWkAkbeY6ywLxaJzSJ9pnTzIDauiKc1Ru
UV+k8PZDIHEK7ssDcYRlIuNlky/nPLapCKpfNcYRoLCxt7GELfz/+6141lmY5Ds9+jwOWVdixdm2
RqVRj/5+CUWt0+T3lmelfBL75QSd0/rsWsR+94WeGIM9U/+Sz2SkpbNs5ZAoMgJJRfu2S6k3IzrL
xC9RVn6jwmbftcabDV1zfkGHI3FtizvM/UqP23Yb/PyGGntuJ3rISCjCH2U8kKK+BQxWAb6D+6jk
l33oUuBgjZm5b26mLipC5oKK4LvJUZfRLdW5Rf8XRcTGEcLysYWT0dPPcr7GWTaQiv4vG6JV5VCB
ySm9Q3qFRqP5PmV6OqTHL8p4ovXBRLJ+W3kP9lbzWtd7YlBiZTKc35uxIZAWQ/9f7BDVteygsAl1
HCifg10o5bmdF6/bgAMTNsZkVQI2H4209E0dB5HC3LATnqAct0lWm0DjlC2miI8fTXG4kNXRZN5v
q/zZwEN2jVXa2wwfkMXY7Rt/yluOqSWJsJM9ZT+UMgb/pJ9XInQvlHVEnPxQsO4uMhK8msWcaWXs
1OUpPJMzz/LDcFF+n4ZEpZ/i5OeZpO1GHgP6QGUrc42+GyNo5w1QI4MqgG+veFV3oDZWkSMXX4r9
qfID4WPq4wWXc1sAfgIpw0yWZh1NV7WATL1yfTwFWkKIUeCEVLxYQOZ9bW/g2Sp/FYVR1PbtQQtI
VVsPO+yHBI8Y1iH0zD08AsXuad9y5fDtKkYUn5VFD+T9B2IyO0WrQjtPUQi2yHurX7Gww+8VHPCP
vgn85v8EcVqaBuoBvhacVYOHezstQ44M/jmquwyJEGIME537GMqmA1+jf2sGP5luQ0pA82f2iIJ4
TzOYdgFcNNjtiX3mT1Xh+0UUAp6qraWph/8N+hDq9/EnZyJMCG9fZ9JsEVMcz/9NZs2Q3ue2wplz
Vhucd1gVDONZBsZ5oJoAk5FrTNnZeCvxdCt2aoef6U8/yW7a8Ox/wOejJAf9UJ0vBZbhdM/CTQ3a
W0YMprINQb8S3M8mYl+b+BTsP/wc/FB5BgKeDowg42kbbGnUF4BQN3pH1ycpnhEFhsU1W+UiDiRL
JxQcdp/wN8LOYlxf5Ig+AAjxraQenQa9aGU+vBK/PPNocP8FF5j1m606RAAK6QXzErhBAy1FgBFU
OhueYozQCUPEbwHdS/MqbQNh92nb18xwQK6yTpT1cWM0KNyo41fz7fRnSc9+gz9YfDoRn8jYMjaI
LexQ+esWW8uuZOHt5Ofuat74MguiYHdMmVB6XorHqRN03fj0jabjJ2m66LLa33o4WN/mi97cg3om
VXqioAACwIJJ1YWW17shD0q24rXwRl35/d1mKRaZzeCNpUBBbJSwi0LcYwKTTcqNLBuGBGbXHP6O
2vJzEFERSYUJfHL350aIY7iNihiUPWEkcOkAvgDIFXGDkeMbxa9eOgpwdIacm+eHKsnDW7iQJ1CZ
Y1TpRajeI5orrmy4w8tkzrFTMoGX/jd+6B0t7kdry5PNIFAnnjBAj7LjrOgoIfeehrIumP/JQ86+
RSTHiNP0qjQ9MJz1L+eEjJJGupvyuEyUW/kBfn/sVFSI8sahAfYZZEadaW9eaEExNVs4wZf2+vF8
ubI+KwGz8FQTiIeXVetxhpD+ynox2G7Vp5URBG3xdt9rgIJYIFBF7//c7FfQBWxzamGUfjbMhTBs
ueLXtOeZU94fVEsBbzDmqnO6eTPGjTOjPvVHFTargDOdXabTqvhv6yEfnBRX32QZ0tIt188x1i/g
hiU6V1yViKTvydwHwQ6n1F8NwNet0NQLBRUS2sv8Tpnzrh+DmNwybB3t3s9HGRUfxRSN3K0YEmO5
2HXAGSeJIrFJx3ZOMZovLmb0+adId0O02Xvhrgi47xcOYmrLGkA/YSXmyVaTkRqrIgdhtp13U5AE
O/swsfKLSi7URRql+98cPYkevY3rFq7L5Y0vyqu1CBnKjEZWQHyU8e63f9hAtPOkvjMcSiKlqBIA
qp7/jUm39u8N7mOwirC8m2mT59C4Pw15ooFXyDFtGfkE9gUAn8TvyCWlQqPrSn5zhshoa++rpw5u
vqvC95eaTSlDFQoZKzg4IJRRMLlW9eclzHwkiB/kHxKyYo1saUSU/KykKRuawD2XGHH4U9ilTWR5
3nNCqBKS4ggtSVvtW83+Y0DolK3seb6hoQLSfNAYD6cd9mh9vxTSgZb/fDH0B26bBJ4clxO8e4Qj
cdOT1ICx4QlqdN4F6GOIQnaeDQUrYOXz3G93tl3cXhI/HOz7EC95DKpcpeGk48VPWgtz2ihZUMDZ
PG7kxAXegSSb7FH73OJRwFnrWcsV1B/0bsv7JreMmNQuXkjuP7sPeoXthVGTmwGF7GjNcBw1PvEr
zB1hpOjJRtEQDGtI5GzWgd49fEi6f7123Z75CQf/lxldES9lKnBp8Dl+X9QstKlhdS0peIsdj6oa
yoUiiQgU83JSsp05zRxWJPQ9gDa4sE6HBQsA5eaG+anpaRW+Bjs2NolEoPxo1KMm8YkkqQRLzY6x
AKq6oIfJ1WMLH5ETLES8uSHbHkNgZ1S+X59CvswZJ1y54LcuM1vCx89jFw6R4PMHaJxkOPekpXiP
rYYG8lg09jnjnvOM1X2DWVPfJhoEulDfveVOZfDROmobfgcGWy1GicqDcWIGG4uQszP6X0Br6lhb
ppZcF2IsvooJuTCk/ckc1sQDndTfOu9BgyhuZOaAdElEnSAbJ1P1Hgf3HYr7+huO47CUSQELPAzM
8OMnkvev7bF6BNjvLvvRiHZd8aesTHsiZBhdkBYLzsz4Ng5Vxw0cbl6v93QbXgL//6PlSiEEev7e
n1b1Fe9d4b+LTv9Y+0T4LoHfgZonilfii+9lunvilNT4nbbN2dQ6DGV0rTgHEUqxzM33ED3tHQ6D
xoW/CRKZFa7HPVSRC/0e49X++/oBOQi1tuxYRwqU6O6np9J2pWEyV3IVQKNTn/sh/+PAMZZIDe24
LxQ6oPayxmeNtQAHHYXhjMiMtc9Anhlt5E+GikzpRhU2nED8umPNjLI/f5gxSxjfXHcnXwY6jO4l
1LI9rlhRZJcVbeF65fe/uwixzyGeWZnwvK10kjcBIzigAyERMkzZmkDZcG/7NcKWAkpG+FvL5jXg
qK1fARE3/Xc1tFyoNX+I1V8+KMN+o1bQhYFgJpV3D3txJ8OgPdxF+zyNq+bmKgXJ1c2rcSeaKLpT
4KwLF/9PQsOFf0bHlqNRrWzvun3SCYPrqJM3rQPw1OTMndKWBNhJZUwjLyUhlJjMrsRskUovmkRa
FgUuUsvJgOeGG6qsjvKpFB7R5ycU164Omo3p9TG2za2QmJRO4EVGjcLZThSwk9lGYpxPrxctPYd+
f8qYhrAs5ULarWGBumzv68ARGXyiN3kZgoXyR/iCzzqgzYTzD5Qd/rfeHGyw3mRgtB2IVxzZ7nF2
cn87Y/Luz0vkBJ8qsThvBygIAmR6gUHCWaeAWp3y1W+uIBBOp1Ev+fC0s+3uZ5PDfz+MGZ2qbc/5
FBlnq6Ym7s2dx2C0cCO6UW6owCVeb1GydfV6AEqNPVxh9OWxYFhU0O036tu1bDsDg6YpHGhwVdRR
LgpmG9qEh0S0locaU0VigvJOa/xA1akCaa56R6tmgy+8sZRtxYPKr/vmuj4azRe4lWNgME596sIH
CEL6HEkrMnWdQL2Yx3z4NT+wsfN1IEY/q6Er1WNSrW2g1Rw6REcwMdGRylOkqTzINfhONenWMf+d
lGyqa6LD683Nz2o6feXV+3NsXsZpd4QAtXmjrL3RMzBwPay8SHxN7vGbtyDOMSd5ED+z4FII/g2L
HzvXN39s5Nur+DLKdO2OCMoqk+zdVfwGG5/3dcX4AQNhKnqiIk0Y/k9f8Q5CUHDnGj+zaWcPkUsr
2N3XQ1d15cUa7QoMqALR+ihO9tjrvL2LpcE6LipZoaP39Bm3OXltuOVDBejxdl86zbjbOsZTcQYG
ArxDzEkWi2BDdLdLRb2CtT2XW2vQUWoNeFK2CW7QjeXcgApFHGamIhelA7VdCi9N7GGpHzFbJp7E
h6XKiShhrv8NeP6qh+pZwFKW7WdLjX3RFtWrMDWomHrO0xt9MdXx9vDnEQKYI3v3eHvYgBgviDpQ
ZAdzZ8T+xJW0p2+gAmP+ecMj7jQ2V8nSWcCGqTuqR3ciyF2bu9pjxvxsSL6eh0EANlj/DiRndtXd
l87TwDPAkoM3l4pqnaqNVyvKG9XzCdOiBIqNY8EZYebqyNFET0kbrdtjXXqO0dIs4cQgvEOHwUbA
mxjLsMO8VF0EYyM1R9L0ZMvHLJF5AiNhlwXqr3cCu2SJel5Xk7Q7j/YVE909y8eCf/HVOCUuwADV
9iEbUpsUxt/sheCdEhPj7unyNz8KEAs0TwTvG4lEeyh+7xAoCsw7iTFtHAO35bAjgNfcv6EGsISF
g/OeDsS4tGn1WYvdTM8UOe8zEr3HUCxv4Ijl44IIK92VEHr9svSQhEshrR8skyggJ9GecJqwKgq5
TNPpDthtWaH3rwGgD6CnihyBt1hNnYaBe112bDtokoHw3IMnAIEJuj/MsMgmnzzfjcZP8pdM7KdZ
aqq3aSOqtomCEStg8MbWIJUOUYK+SvlglgpqnbHLJ43ktbHI58WS1E1mpMObg3UXNIqecSIS3nsQ
GQyPxNqXq9USwYLDqnMShZKFeeqoHE2pxjJ7rCWeYHK8vW5CYYoYtU45mtgLqLnEmdiIjEy9U8ir
GqzmPN/Z1yK4KZ0jK17AAm2CqalAqktFSjZAaJHoF30HvYyPZuVGV4/MEVLr+VHY90ZKlECUh6bK
syXWNVg5Xu4JAR5RPJJbsXjueTwfM5xFHhPHiPGcm9G1VfGYF5cOdz8dBbPnFrKSfGzUdwTXUKCy
x3LsLAyXeksjIb1sGoLzXAL+1Zf3KSiga61e2V3Ev6PKwjXGMM4XPL0s2/GRoPEjQUisyuaLl8Rq
ePJsG5z1SWPJUuR2IhpMRJ53iQMlxUy9QpX7GcaOpLQbK0BzOqyb48sTgeI+H4gwHO9ahZuyFDJp
L/hsimZAzi0jxrj4MfWd9LP1sFdltHwVBkg8kVURo2Gbss5EZzMPa18M0Ok5QzQitJy2fBRQbAho
rOuKPnYY1VgZrF+qvm/IRELBdEi55RBaAdqqFIKOHe9V6tOukCzfS8UZtHh1030/gEz6s3eKtNMk
qi1fG+69CZ5D26Po2dIui5b+u78nqF6dKONpNv0C7ExqfjlmnzO4WicEIZGMkyadtzhB3NcY1vNw
O3y/Ceb7BHlU2DJ01dfJEVuJp7leq6O0q8TCJthAEKSZiGmGRv7N2ecWKnhURg/OIfuETzvpmwVI
S9v7rQdm+jLFJqomLiwSpab+SymrcLYbqSbjXmNUhKQ4nsgsEdMotik2STemxSKF8ykwEcN8/p/A
XfI1x8ckzbk3svglj4fokT66boXfLfxReP79WtlzS6YxzBLYGytY0QuOqVCItfRdqbCVpf+bv+NQ
EfFA67v1r+eDKtHGUJ7ZK87c3OopghcQr82jkKtt8srFX+Dl6UstXmYZvEX1DEwEUy06tOh45hhJ
8MGW03zmsE0TQKrZdIM39jzAD0vgimSIBxf6qkrOR7coFZYPUFfnTq9Ls1yx0VPb+dymg6VwLlbs
ECY3hmTR1IfxsmaJJwR8QnUNGFWYTcB+VaC/+Aik3k2liEe4zuS+0NfsvyHwyrgvTyl9jze6afj9
6VFxBsejkomTtFlWEb5utpznPQiguhBo1KLQme1Z3Ziya1LeTy/gSyGIJ0rr1J4cN1lO6IlfAp5A
TXzoxw4EAhhWj887XBIYL5aWLaXHDU89rIbqdw0toSrMDO+mW0zmyMLw+YQB1d/vkjAgTzSe6cYw
De5bUnMczdiHXpjnExKHCsBVZ9PhDgoqaVxdIoWF6CDHNWD5vyDA5nw4wH7eFvyzVsr1jZKGoKh8
LmnD8v5eQUFKVV644GG+4Dr1lCd4mvOICGNEHq+BdKMvyRWFX9W+eHbhmqwmOqV6PTvGDYgJ4mnN
6aKcBRBGD4uQetdKGvOUhb+KY96zGx8/q5wbRJvUgD9YmYS9ENB3gFGiID6fbg6xzV/nfIthOwoy
+3PxYpPnnJadq2cHyd15BLknah+wMlkHQ8kEtpcZVUY379K8Gwn/IHUt7hiaSIbU30POKVj47Ygd
Vu209UqoIHj1uQNqecrbUdlXbHPeJ5OlBPaPY0pBpFqBBL+M33f8cwZ9VvVrJV+4DysIZcTPU3mG
GI+prY/HMTDPbOAXAlprZc37hnHZSYM0hAN6F5plLGbKhDlMZp9zOj2Ax5x3IqA07CRcoYX0Dy5F
2Sx+JTIpqLo5BXYmLiIpQsJXCfP5X5UkNQIalWOdviWnAGQf2jphA9lKNX4FpFkmcsFLD0vrF53V
ni+llqPCj9YzL0Dy1x8qxSQInmB4aQJDlBEbR4c+sbrdrJnse0ZwAKRsHf2Ms82O4t6Pcv95LpuB
vEY8lTWKKlAiY3HTmuBsFEtVj8mWB4aV2s6pxweB7UU90DyPlemDPOJHJi8wsH+9XNH7Ykurd94B
uKgzTf4MB5W2DM/gyKGZSJ5k8TRMPc55+wKebowx9MRq4RVaqo2kw4sI5EOUZH1m46gKXKNFbD7B
fpjYo8aUbMDbk5UrByQ+4La2PXVka9MrHBXMf/85yYyl3TEDgXpcv0wOEI6AK+3ROB/c26QnkP07
NBdaJHlKxMoleU/9cwL6gTDVQkLXdto795J5ZKFMZX0hYph598tpEDafZrmeGFMqfZoxJBRJoq82
gtxB8rI0DANkThJ5p+rMvTx6hHRX3st2v/j74uQR5ox+f/h0YFcKo56cF6zDzikgiWH0yVYiRb5e
XqvqMsh8LIAxuWkJWokFsnpoyzsErr5HEwlArcJZwQoyU1hZPaut+dvY5XAqETAug9lkMNPvPWOY
saUrKIbsXN5dSJW1XC+D41+ecDbjg0eQtOk/ivta59OpDqWw6RMQNdQePdVXldrQn6SZ65lLnb7e
/i1XSZMiy++ABFgSwV6ceyzw4O0En7LIAksaKkxbW5M3fXyjU+R5JJQBTRuA7ECFQ6hUREJn7/Rv
+6sE7PP+3QuODW6LK8B3+KiatgUwOpQiZFU0t6Gsl9JU4tij6J/g+5Bu0PMEMU89GMfU1Tp3YwV7
6RLaTYcnCYuGEM1LQ/5qIbaOI95RhQbx4aGnC4Oof6JvruxE3xn/QyYbG8grBzxurWyQ1msMd8yp
IaI2XMynE6KzviKTzk1uhCc0ptCB6JUS+MswmhT417XdDRevcmcgESUgc5vhkre/FkFq0HRY0L12
tJUMiskPFuVV0spYV2bIxvlXa7oAw6hK1intAFNhZHPDhbDnSGXWDwj50psZqBkSewqN/bmE8p+X
ubCQkopxVmI2BnbDitZyiDYQ3Jz5Dlrwb0+K0mKozJL0tKcda2YVDwEbqsUJxEdLVpoxUde8fq+0
hopEbT4IlRSIvTT8JrngMELU1J1r0gZczdhAG4X0ABZkBfWf12k6Vp7Qf7uf5vZoYKhc1lgTDbUU
RlmNNe1J7QZy+mUakWBbeJBB2hfDQyPjv9AiRQrQ4KJhqm5RHMJ7afNxZCb8XEAYyaTv/lTKELMB
EeP5zuAgc3Rx85YUPBl3mWtu3nIpWEEHBUWBzTe2G2PLkaG+ptwo39JtFrq0UNMA969Kvm9+PlRg
NgZuou0TJjgWK463ennSZAqDz27ZbX2BYf/2MGxzBXoN/5jUkMyPdpEK2g/1qF0yuA1RcX272JkE
uGGXgZY7vHKqG/qsp8x7BjneD0Nt6rVjwaaSc2U13W3C+eGy5+aKiBmg9LDc7Y5rhvFbL4raVeUH
kCwhA8Ldsw19ZXQxp6CT5pPeGGdk9gxlWO8OxHWVt1cUgpIRg04Ovyrpk/PpL4kfQsaJpojZOFSP
Z8hUBcY5/F9tFMXrNAJ7p62kofbBku9NXjkGxCRMZfUdOXFfA/TMrAD5UEixOplTp/sBOPcTRhvk
27vZZHx6AzcK5p+2ZOAgKsfPnV0iGvtGsT8DDo8E7V0FhJmyPxuO2bcL215VmVnlOUElWyHEt1SN
ajjKTyegSd+7hx2m4GsYMtJz+17IbWQ8Y2W5n75rNRNYsdsooZjL1NItO4ycNzzMWLiVwiFXaVAY
5l47iDrz8lXcSI8asd5AS3rxI2ja1skyC0zcr834ABUYVJNZ/J5Z5pez6396Wp1YjSVnrMdMwsES
PYJ/HhZjoq39AE17qWynzey90xkEdaZ+4Jf5mbwPz414eIIRN54X58j9nReix/94H6oCXGHuiGTB
J7oIfMYl8IEZGdD+EX/DykFOTF4rqWM1SlA1QPAiAXy5mBOnKazZH8huD1dBe/xmfd8ou/DAAlx3
4nyWcxIEfafUdpuhIFDpQ8gquJKrtPhjQWSmC18rDRROZvJp9EQEwgdjfysr7qN0P/DmjzgkwWFX
0X39hwZAxMDfo4sb5XMQkGyxbhjVe90TSSWXwONiR+do2bNmmZet0+fc2MSokqFVtJK6BLZOhAWi
h7Uus4kHo4Cvr5BhHfM471lQqMglUUp2Iku0wZFqCsjVxJ4pz4Ky8sCqwRFKfqvyFFbA4ph1MZ/6
jGp79imUmnyZju2dMP1jfVXcPNbHtLxONNi8Z/UIazNDyMcf/7MGywdLcFZ55sGdxm+Ip20GWBQB
OwRQKLB3bODxJEemoe9en3VrMN0d3RKZ2Ajj2Gw/WQoPh8ldbR1Bz4aTxgc4HhR7PA3Fck7wguBc
Oc+MDyiNx00jQrkCcgxItKU+up4NeZTGqrPZ//nCN/fNqKmKrK/e/uNgpbGUEBJTfS4MZHq/yXss
AjJHGmjCWqgoplx9ATeCgv811g3Oyc+q575P3oe12hAG51m0hczKw8z7qgqsD+LnQEgQLyd4QU06
dQdWEPCZYjJcu/OqxbZlUxm81i1O50qCQFwEEqWA3NR0XLS9COMEVlZicGa/ZVU1P7cYQ44MFFm9
/ftatkUXmjiELzyui6YrdF8dejC+pW0w8BmQGkcpUrjXa9OavXTgLRS4fGxvELeEeop48XZxAgE2
Gtn++JqentqaeKBleUyjF48kqWHRkte2NCaQFAsmfB3Ys9HKuOKebRUe6/JwnOk7Ex4UoEL/EdOM
u1/dlRQMp1YiA9t2BpQr3/AX5j3hynnYqplXiyzbipvSJ/zkVQdGSI79CAjusG5z2Pj0WNU5Sv0p
HP1R7ISIxGCgAZv9i+7GUACjUE67W2sWINoRhEv+XCi16fAyrhmO7FRH7PzdjGMKV1Qg52HAf6PA
3Ckts9w+3dkV7AbAdfH3FCobzwdS/N1S/QZMgbPjM8RDfNFg+TXvxc3nELvqdtVXGKGQ7l3lfocu
g2Vtcmt8Xxzu2uZekItwcN4p0YU9J2rv11T5HGnF7QGVD1zjvHxtqEs9q3Wj0Mmhsyo+tz2Jsr3K
S/6Jt0o74Geoa+a5j5jwS04c2dEE9aTfO6qc+zNOkodgPbGb4/VveDwxrKmQt1VKmk7XTy0Ewydi
wCfoYZXRSV8v7i+dWHCtoOmO4sA2IhN0Xx+2Y6J7JQi9X0a9Yu/xOtlRft9hDHRzfgCyTKI/xNdi
3c+NbQRezUhC4FrY5l1qDyvvszMNk8QNfwi6jVk9zgK6dL4gdvtnVspfcfzLAwYdQexNJ/AEdcDv
cGPLUl+cEqr+HrtkAlJLf9M/SwEDd3rlmCcYJqpe8mNizfWi9JH+LWRxqEA5Ifxi/PNtRw3+2pvg
2juJHvlBde0/wdU1Lrv9BiRb2AUYp8hidcnElFXtQUcIX2YfvzfASKVYAm23eDs4sgBDsF2BTUCA
Ea/hs98SLhJ7Yl9suGfe8zPKXP+jnmUHJYBnnPDu6niUMXqxVrFQozUaSyaecGPoWhljd+dRmkc7
zY2F8usf8wVr/4dnMQSG2F1zS6S6dUO6JNKXGDIqaA84mo48foI0hYRlwaAN5GVQAbBmcHGlqude
BQyUXipvwcXaS8/v9d0MkfNTxJspcKmsXkHnPog5UvYM0PQyl4nUKCRaM2KqroPYScEuZ0d4Lo2x
hUNJHasE1M0P8axvqcRzWe0YYzMuK/Qg+y5sQCor8c1OwJxKRK7vHngq66PaMJkzJS1wv3wRNhT5
faE8iIm4eRMR9kXuF6/YlQwBcMgEceSKmdhB7sLMz1UMWt0VrpwbGz9pzNnkf0Ux5hkfcpodCO0+
pJ3ZGQHpjtSoVjaDqgUwy27Nbr5Fxi/JrwVsAFdivsdCa6seL5yCGfVdejoHvjzBHcBJZPsXlxjh
ShxKBXP9iAv0WxR0G+ngc87ZgEUZ2EuDRFAuwnsG3a6/HfdxaQTAdnPyGq1bn0q8dDQUL7Ed5ACm
D6HI94qE3tqXL6pQDAOO9KAf2FDNP8x/Bxt3nRTLZpBdaBo56S6FmRf47TZ3/fUym3X1QuewbU8F
zrP0OVZqEyRX0yvMSmzxUMvNwCKwRrMARkRGdbDy1HlsY8pGTqzv83/4lpTER41zqa9vbyojFsPQ
gTQSyGHllpzV8mmDuBMVkr/zNBgRHBjzyYX6APlZOz5g9y6pu4vc+4Eer1vxnJctKeccUDebeB8R
ovC1/QIiil0KY3BmAvMqFe3rRTDAL+k6PDXmqVVV9r+t5JOmkHhu3Eb4J5Y3q51E+sP0lLyMGrP2
jG+PL58K1EbkW4YlxbSjoI1G4gdIyM/renEblaTKTQ3c8nTKaumLdBknjT6cEFP3MKaHNLq8TFAb
ac7QHYcl5F0vR/KWYjQWk2mCwz52idJCP8ixsEkVcT2NcQPaJqRZ2HOerURIFvHXCQeOTgEy7EBw
JLNWRD4NDzJiwOgaxGbAKZsAJJbtVvuLVD2lHFeoa+LY7aBVENnV9am8YKnh7Y4VPBuZGYHgZkUm
5ipGE3ocFwlJN15IlrIHE1vRNMr7+HfrGsZ6zUEshS6xyp20q7nZ53AFI1TdN0/UDM9tH5PYCI0J
dKf+At1QtPbybeKU2TK4gLc3f5XF+DahcLRmQzdFqNqeQOGmQ7TUviUcODFNqFsv9u4p9fnQ57Ks
NOqVJ6XbgyrMFd7CoMdYUTyiD6ZVJUsz3kXA8PwwrziSkYtsdMTWeh0catDxF28Kt2ZMkN2Doedm
taI31TJIx5YSdO27PXtMJsg0MlC82y/1g3E2Etp/5qBLKT2KJ19S6R+1Fp5Nchm4yqhtLctoFTRP
xQKTyk20rTAR/g6uqqBDhugmSP1+ykf7ji5N+QSud0ZD7dNW7kkhi1a3CdzTNq3LAN5vUb/EpmsI
MQi3C5KmBgcJduKp1BWUz1L50dLrgtkjyrqsE2kScpOGZ9/TDJ8ADsWH+6GJ7cwD+oAc9kgvnpQe
aV9iEbMCm3TQOgNq5+L9yx5WpN5nI9hhsmMs5dv/8ahdHK5JYYbBt0Sh89mTLTwsfOTKSXuVfJLF
wP/Tbx+RLDnkBGtQdj4H0OwWcel6ogt6jwlKKfv67mO1nBLfS+ahHHuAvFX/yoUcITKXL+zTV8LR
BFQm5scACdtY17u3yzhtYQKIZ+oVhgk5OXjJtW5YufaehSIugU0V2NB7a7BYcUNklJroyTbYctJX
ApwsWEnklEpCEAEnpZyn6UD7iTBmez5JsTNOGLmtLGBIWO8jj8RpTTfTIYUFCDSriTTYi0bPkypS
IXabjBL0b0Jaw4y4YFs7oX9bJwVIzHG13GuZC0lbstFXvU+P1bH7n9kyzCydSD1ntOwAgKyajIkr
xVGNGZln3xMspoHWUylF291TcORRRqYo82pLebz6zGyo5PGrfZ0ASiAAonzyk59mIP+tck8rgwoW
LL2G2Op1tar8PbMCfyZJ9y9PpTLcHwedZlSeaBCKLlCgkzf36ep9c6SWZ1RRrYDV7q54asWEqdZW
wDD60qxsCJ+6Vy7H9X8EOxcSOBP5IgTieMUSsKz5Gfl1ARkaN7BIuWHpz25b37NK0T0v9i8PX95d
bNwf1g3i/92VCO8MWgM8wb+tB2jW9ns1pN+zKq1SReO5jwubowvxAYGe+FIvU0hYhLOLk48okf+y
7y46Bl6M5b7B3LbqpcpAf1PjQj2MhtVAaO24qi592uyE/DqRrBBgMogr5SOE2baud80DRlUqs2mQ
K6emSxVPcFAMJxx7pdLyVHQ0bsMduLQD1Ub6nYzHU87ZCENnbtI0kgFb4AMgyF5kBaL58Lji0Fvh
g6bLL5yzF7jsCgIvOG3uhA0sbbOC8QGZMBTxxsvGtp6oyxkaaT/LfcTNYNayjOBIxpWCs7qlWE+4
qL+WOVfRwReVvKd7m7KCvHZ9qbbb1mXYX+FzbifLsoZZTpxGAvOcCMkSNzZLTAfiYV6ot8bp/Urn
DbiGf/sgJrmLOHGahpt5HVrmRVlPNRSV7XZ9EE5D91LkDRj3i55415lOFE4PRs5/2LFwGApbS73T
lg+L1sKb00r/14+f9rE8i5yYzyztJC7Ri9Y3IYVAF/DREHSNd0gv1VNA/JfJ6Xy+oup9G/MaHc0d
rNOi141+xPv2ESvj8aZ1aUIL8lkQ5oIUp45Vb4dQQKFRjb0195zc3urBM+Z9KLSBsxh+2sib3eOW
tpg/a45AhY1DQUdL/HlfMgbpblTFxo8schYe+hvrsKlQIzgpGadqKWHDCd/AvcmMIOcK2Wg9FxkW
FeJ7KB5E1BM8ZXnUyr2J+eXHm3spVLGH56qOG5PvHqTH4QZUlAiFRMt91fPLEVvtj1T7zjWjsnEj
vxrYUMikySnvW0KQBJRgxJd5iCzoLA9N1a7pvSbVF8c5C2ULZ+MwKY6EW5ArD8254U4slZdPp5JQ
U8tO2HBTpTKCUiljNVOspTny6zn/HH1+ravSQVuioJnPQ9rXRchRmW348DDqrHlobE1fRIMtY+wv
IXt4+VAzgb5IhF7ImltKfWsSH6NMuD/cEDqOKKAOnDCuxyiq36euPiVmS6tEmQV3rYrEvo2dee7B
36gVsqFSNH+wX5wqSZBxSuYZVbNopRYHhEt4/aK5XacuPXZCEm1B02HiDLNgk1YhpDjwQ/dqrsrz
6RH/bLc87f9hiby6zEjOEnV9PNwf4+7wiYBGpftRLyl8MRkB33xm2ygVxfI0YSIu6dviN4ZZ6cBD
Y2yuZFNqDcHUsOukLQDqslLs+lG9fFiFb7ut13hzVLK+gldKo4H5pdeCc9kSe6sglwZMyE1BA7aq
DB9q05IT9UVWdEDn/Zz/OMTKGfrIEIrShECmTtMkJ9zILmEMMQr2wUHiWc3c0xT9oXfpS5H7tuns
yJqVBkc7LCHb74skc+F+Mc/nT+pDN9XNQy1EtWrL0baCSKl3nCYN0tsfA0uD7109SJ4Q2bxBtfPH
SCdu5IM0pVAEi6rCeYLBbnCjoJM8eP9pIl4xZcA+tFIhPWMzTrrwYLnvZ/CQJeldPmNKdapHuqcC
GQS5bSxQ3idTq4NxRXrCTC+5yAI46o0Bgqmfw36b8i7QPnZherEs5HABIYL3OnSGaE/NQH3H8TAv
0Z6m5T8f/wW/ZbTQt8LckJ0DALwug6Ui5LOlR5FV9sJw45TW/Rw6rFrHg1Y4XyGbHI72EMD0DC3C
nypUNhgooWYX42c/z0FqpeId4mTgphf2IShCQSU+1nMwvwcxfB7Ti/nS0Mjw90G1LamrsZDUQNTl
JujdKhLh5Fm7nHjVVqc1F4ftLLzFeeZbYbPNJ+9Un6wnXBCDek2Tt9kjQw+0YWCzueBpZbBc2clk
Dptn7mR1dLUhhmmuM8lnJhmCkw6wyCUSrY4UrFRH14stTgiSPjcCzeekwT4V4vuHdpuMqOrHFslq
n9ZMm1Iy2EGUP+kGSADld3f7eW8YVPs+G7qDuiMuhL0pTscgi0cwINuQQ1bXebnmU68AOCKF+qnO
e/5VA0lRcmli6ziIAAJAjtZCqoElVgAs8qyyF/IzY2QJ1utBxzBrvoo48oAz2LuhY5ZzuGvQ5oTN
GOEVZ9DY485w0yiC32G6QsyPCmSXsUau5RfAex+n6puVAUHusOpCx4PHbt8hozhT9HtH/+ZkR5Yc
JTM8QlM0G6B1vtvBQxoO7V6diRl/IZLUIV+osQ7EDnH4f5PUu+cm7uw7LYxsQ2bUoKWBKd4X4gs6
TX+URwVuieW/1b0tJabSsopSMpky/ZF74Hw5EMJMuHZCp9YiZrD9fseMzgXLM5aJoCAJ2VFvOhg1
ooJB9N4TyP4Zdorc3cqRLdpIA8V1METtxHDRCurBGPGQ4cZZmi8/NIvHMQwgv/3a73xw2WetOc/x
wLjK/YJaVXrx0txmxEOi9XVjxf3DjtGEMpQGWs3FVW7ieR3UvS5EXzL5HqQM+DmpaTQrFx4utL61
bxe9qy87WlfsZcZdExI7binPR40c6RuS/JvRfnIIIaNqqfMYFOqSHIApKpNX842t/ZDBsBmI1RNl
gunf0fvOze2Esd0p7hW2586DETVmbwU5hWCd3MVKPuEBHjszx6wCzSOIeWDR5It7qovWEAZYXwcD
id4Nd6sekifoUiQQGAZsdJyX6ZvDGoIOyjnRk9dzklzcvEhblx8MFWD5X628IaOXOaCLugLyfxnl
QjlPdOgMOg3OL76t8MIXtL6ie3B6d9vD+OxVzujc20cyAEfB69KmvL5kR5en4sgkixffOeBAQAN2
lENOB64UCxkxj81IBKEAVeF3mdsqSopFpE1KlmrRiMbouY91LPB19EV2bVCOURPYiFlzqGs3m7Ic
S1Mn1Y5SRIoTCRHiADjLkYvVVFrK0MVYEDbtm0r1Vei7y8AaM7pWTyC4pDDOkhfhmcAh3Y+Y0Mm6
78e+Wk7slOxatHn2/gSRhB8lkECzYBpB8CgcsbJH9K4H4iF5QevAc/MtQuNLbod9pN2GKyS/UIAx
ulTb29cisLVElb0TyGi9Jie0YgSqFsNw+wjzRsM1KalaBaouK/koKX5BIPiZE5fiPPi3T4ktK0FI
DDMCbCKThBKv/xJT0dN78xKcSZUF1XYJ0kGt3Ddts+eRgBbOyXi401xbEDSvnhceChuWGxf2bFYj
AM0OcyPom7y49vCrGYZGsV0ONTJex1+0bD9AO6504u14hv8C9QUzqapKkOvftjbPHpV6bfIdhwmB
eBNJ6+BjsAM5f/V6b4G8vBqBZqRkq1i4fq2eCFwZWCTPPY+a986O2py1PQdxAuZnz+aYZjXdpThO
RGJkki6i7YtUpAFGEK/gKRXnx596Ve3wFz8eN5quRJ0ahTmJ7wVAUIFG3PvjAUgNNm95zaOri+wW
xknzFE4PfDx3BK5snQiygw5odXj/N2liVe83jxeamyHo1SSIEgjMSL1CrfRtrPBKXE+y4DsRj7yp
LJIkBPwj70URJ/kShROYkSTuV5y3cQmcTDzi6LorGzYNNzZT0YxGCaLYPijshaTNmWr7gGaU74tj
AyBrueTK/vJxVFz/vwHppQoaovv85v2MN/WbH+4AgZHsePdaroatr4IaU+LFqvvKZpAkAl0xpxht
xz0zFyaWzvxJvkTwMze3DKsU0vnzAP5/3Eet6bB8dV9sR9wdsfgzD98amcvNc7Zs3m8eluxEz6JA
VH0SR8sVOliMJmU5nVACcM5giyZEDLJwot/z9Nh6Rt/pg7TjT4GGeZDweNrbRAUrwe3HbKYTi/+4
q4+gM1NWRSF5IlzuCEGxl+hgdtu8DQ0FIxMD0E14YTZ3xuHrWLGy5ME2Ib5Z3ADJulWv4Nmc9T+T
+2gaDnxH4+GAhvo4FEmQErKL5X1ijLzSBzLYQ+ZNskqD7Hxgq/NnHucMYskkXdy4saELN31lJRJ4
iu+3a3pPrm9N5pq+BHblNO4lhHX7NORsZ8x0MdbHEJcHEKcaNuVByLr4SFaTpTIvhWc0Zmx6jdiF
Elkn1Sjuu2HquZ5/P+bY4oWqv/k67CHqdLQ+V5/EF0+psriqHHm/9GR3tgaosElBWhfTwtw9THR7
sJTvfLxm6FJsHUbCwnyvfkDEKzbVFlyiEaoqMN22LlIE0Zk+frJ4eY8DLGaeyaP82TtK4Qg1fOKk
8WwseWEOg9M6gUVJ6315EvP5Vb+MTdjMj7W0Fop8P8LaxNDkbDBrVwOF3KNDD7InK9/8Ch5PlJRX
eUQsSt2YXRS5NWEQFI204q5KF7OU3Kq9wR9o5ty0VfTQxHkbslXUKt7EKmYVdVvxv1DCDzF2b8MX
OfD/xBaVZ8v0Ilm7+nUQeHYLO1WDTjr/oxWYcMxwny63Ypz1WzzSNsjFyMvZUttHT62WqOJXlkEq
D21NqU/56MqBw+9CwpoSU97Eonyekd0qSeT0f0C+bzlzZQbcY5dXcrYGQDjj7fH5xvZwnGKhr1l/
EO7QwSZgCny7v/i53C81FFOFkSOCKboSTiFYE68MnHYcOL+4G0vrLtdvVj5SDqAD0zSBoCXBSLYW
EMjov6YwihTdPDD7KXcBIBvyP1iTvpER0rg15WxIpxc/Q0FjDN2d8vKGoSJ1cC0XN7XrYCxAUD/b
ICV7GpIKrUYA79Y1wkR6ojv3jrR+W76WXCRie3ibczg2X9XgiwupydPTp2hwKvPmaPW9D4OLZKgb
285+xM0X/WCCzglLIF/6FjdLs5Lu/nxlCEk0asfs2UYwX4lC9r6x7Udd+ZaAM5hL5XpTDC+ZmS/x
t7+38LbkfpYr61WkL+teEiCND5+jZi6LU9uBcsJVXOWjv/E/Cp2ODuyUTFOlC+BekyeXQCRcUqcy
WkanNmyIJsoO1vzHwYCBvhb3mNvj3rqfiCheddKXjxSD3kRRJ1EoaPB4f1f3VE7D8Obi+5v/dNGN
5f5fPLeTj2k6BZkapCD5sDNx062ap93t9QUHpQllQzjcXqvbtcHuDmB2QA+cKh9JUv3OvikHnJx7
bLyDBP7afZGR6xVefz8JBJAUlIAINzISF5DRKtQvsMjuLzK9MggY6mL1yYm+nGP05TrLxtw6QqkP
1+2/Gv08XMfnqlGDO7EyltxD3sCX//Npz2vJdOgTeew2oHnGaTVr/Uv2Kxbay3DLKwuNPG1Bh4iP
7J3YZnColEfCGKTCG/TaIZV53aW3BPIPbuc76oBrSzA/RXZ9HMEIa/1aMHzVITGc/Tcqnzq6j0+c
S21Df1sEGA4mtPebTXMKf1+aOeC32LoJjHPqSJJXKfqt+1jN2GQ9BQLMOpnFg0uMCxYang4q86z3
Yvo+NRq11xKKFHWOXsyXKKM7eJuko7dQc18NXa65fRibX3tvcuyR4ZaS1w9b9pdTdrwf66JJsT4L
H+c6PfPSIvM3U6+HSOWT6Dj8p9+G4Th7xXvI2H8IiO2elCjHIs0QixNV3mYYyntpRYa0aBlUuEcG
5/qK8/ARoHdi8VM+I+WsALRnz2t3TuEUnmXXC9NOSKK16ymkI/FGihrZ2yyxgW+ifjggP1djNhyI
pLFcrYQ3at8G3ntJ7YTE0VKkES4GsLYKjfR7tKJSt4e47mSUVm4alsCFCIGj1BmLZZNqvwp4qaHv
so21xITAlLd/EUxupEXe2Q5YQrdl8670qWJCF8j4AwmSMpRCBP7izTils1FAgFZEGZvyz8yIxn3h
tC22QxJF7qjSg8VQfEbnUxlbeiNbOj9VqQmWTnoC39650oojjDsVtbAIWqL17B+2wCmVdqcmbShJ
5jctL+pcs/0Tdo6aIfwFb7bCJzHHyB+KYlBSTzeRIp73Vorct1xxvTS8IlzGgm3VNa3LG9IBxZCI
h5iJszLD6cEM4WT2d6RgmQxPYz/uI3m566FKUFDYETxVwna0GHbqmHU+uviMKRFrpafQZc5ktbZV
JoVjxJ16Ki/TMZ1qbaLgjoHgtZPOtUdXaRp/Oro981P2AK97ZisJpGkduGlrpsQ93jYGX2cyJJzf
jo/nNfgedjcgNEwfJg+epL+rmgjEek2Oq7T9HVjvTsivfJxwNSENu1SMOxSB/rAIDz6tL22kT35C
B/BXBp5He40Nve5Iuf3febgVwqFx8iUJW+atNAZEv9jsEcFV3cxdvZksj5ul55/DXGAemVd7eFDj
KDp98Jh7gHRpumgfwbqnCtsLmuH8l9Kg4gJhyMh21ytkKCe2vna+vlhwuFd58LFuUfL4URJZxD3R
2vO1FTAWRJPUd5rIErF0tcOleRx2vGYeDtOzGklllCucVkgcxFGxIM3FMNxgJmk4Es0OCIELu8gN
RmIiJiRyh6cs8dxJokYPqgaHa7nHMy/agCUFCKDwWxqcWDr55kGgbL6nneg6DabSjpOHLJNxwQKC
Idpl8Y/XSX9to30SyFjB8UTgp1UHi4BKGnphTMwlgTFVAsEmHTrmnxuu+J+WwSdXh+Tt5uY3VM7o
JeBgOSOOlrXe6ltYYnzpKdvzkf0s51xf0u7tjI8MIQAjkk0Bb5J5qkHibG3jf8ZyQICPELGPvpN3
Q6ylm6A52QOuY+8F61a4zSC4Y3ZeK/OmCDUHBLh62BN4HflqCGNJY+PIPWIaVvoQRk/rVSZsgOJi
IKW0RzA8ga8SZTEUs1jsYenc09ZkQAg4/itjO8T6guqbO4lJk6/w7yIATxFHRdPwCxfiHDzNhB75
Mrkc/R5BudaEd153s0ugNLvXMXAdKn1hm7MPDP62ZBuyMAPrMdYEppwSsg+4kRoO9Fm7DNepn9lN
WFq6BlOFDDMWQ1Y2G0XJT7Y9szEMpypnrwugIyoVmwzF+pB1C9JAkUxVgZqRUuTNU4rC8CKPIF5n
OVRGGIPWShSJiuw5pLoOMYcWAFezO4YMv9Z2ssF84gcM3pZQaSKHQcSi87PW1gbPTfw4RtMab5g+
0Ze9YwK6tgWIp5MxSHmV/1oc8oQO6cy5VAEWYh1Ow2EApf2Rnz4gzDWz+4yn3PFoL7v+lf25M2eM
JuUkKYr5dXJhYLYl+14mzbV5bHuB7bZ1XfE8suK9Xkrxc+ggiqUgrtReaqHJ4dtd2M1fotXnz2RP
R6D1n7CR0kD89/wH+D9hf0l4/oGsZqcbsUMtLeqtet3fcVND4D76gFvjY6nVJArUqtRhXfAuh+yy
sHPpM5SkLbdT6Z1VFCT1pQNyA5BM6bo9ij3Byg4OdyP+xYJ+CI5snhhgrVVM5lfTQZ7R+HrKRU8X
XDyCjjpN3+GSWiGjKjUBLZ/Uo3ohN7W9k+ws+SMflEwyHidAEWUy2LCPok7+YASyBQuZjaB5cDL7
SmUg212qzymBLSo7Prc+jBQfU21dsVRSgKy4TXkVzF06EEqvMpFc4bjtmR1ACw1yU1amWCYgRvJn
oAxckiZC4UJwwyL2aUSws9vuteDbaoq4VZyQNG6WT+B9TgZlekfnZxh0Sm1dbhEtTPhwDMlXd88O
IUoN9uqR2Xc0B1wCplt7IbIk8f5sH6kjWU6ssmnuqDPVPp+F2kFlqmtIq+GzcFyNxwuln1p2C2fj
rHU3RzoWDQLyIo3LuMG4e6t4HpvvsyfbB+UdlUUgwg2TJuF+Csorclvs9PeXNrye4INA1HiIvqIV
b2D7N43wwPzC4nxVj2DqY1l+41VWm5vYlYRpy2ddllFnb4j99z8vga39G6YM3wsaEJKNA92MfTvI
rH8zWoc8Lbx14hSWlYuVAo1O4syCYLNa1GRq0eoRx0hvM06xWwwYOgqjMwnDphYmaCvjfUJB00SB
my/dbMRB/gb5/p+bNfDwoJBm6XnYBD6hA+cyEmzpRgBq3Gg/CnhfZOOSdC5zCLRxuYTFBZPjp0dA
SjkLuMxch0nAWrWaFPOqyM3cc3Iu4jD0qrsPkCE3PoJ2avPs/5HGVja+HmJH+NjtXG8tfBnAySXh
Lw/gAZCKW03JzNbMAOlQGhLz0VobCQLsRfzj7Kcj4KdlRqYeHJzS1Lets2DEDTeyekz5qbTCmBMI
ztrBMG05+VfysNpyfV9wCUt4s7Pja3YmWuYQRyPLaytS+UKP2Kl8zbKxz7U3r4esYYYF2qnZ16rq
+EcyYSc8ZUMvm7CPROC/vBi6iXQq8wQJ5W59k0oAALcD3L+k3DhaQ10CMs+NuCjpIWeovhPOgllA
2RI29KVwqpGHrK1DjnqoWgfMwd4b5Te95rMUa9wNvMUWMrmkM1EtPFdS1/maMZ/Pgu+FLtuAMIHo
mOBU2XURuJDpTmd0AxhGXbl/r/4XvlnevYWsPPEb36Rj2K9O2sm2elf6iIKYTEyW0qShMWHShmIm
5VJ9yNxB2hUiKaCG1/PfFvxCwPamm746Q5G+EKw3dmKDunZx6uvhz99O7XO0kfO6XYAzyX8cChJ4
dLZuG8fhG3VdkumqhKmCGFBxF5WAUsakuj3b+vbiLABofvSMOW6hhHUoAw2fJgqK6oRQZohc66Kx
MtBVOTZi6nIzonwIWgf/WYm7cMeXZIud1CmZ9HBfdAzm/3e09tm1IYM/n/E2wI/yTbLAW26BAgiG
FJQoPAtT+rlB2VnixGaMoV79v8dyMQmV8RKvq2pvVGqRAtE642p/oQQf3gNdcW2d5c6k1fij4mIa
IGLdQiFAKInWY/26+t3ins3rF+KPqkvZZNNaKDGFM+HryYkK6Eq3xaoNembg4W0T/KO+NXcCAIju
3GJTTlzioEKtnYUiSqrEzhQxvaDqy6TKZUx0z6vrhVVLMLXk8bEf+pugvnLsZm8XUyVfcOJDo9EV
+XKH3aPxEUtrCB0St690wWVhqhaLUGViM8t5UGmf8xviOEmRnMqENlIx0CS2vnE0fuFNVWkLkYnE
FNCdw/Mbmm7vxYSQKsFlwqX5T1BSmNNv7zASaG3KKJjQqhiAJE+LRZ1XZaHd/WvjyRCmRmVf8qgJ
xo1bEM0ZeolF0GMLyfi+RAlffC/9BotGIrc4Axigp0uQD0nr2azS5A6SENSqwX+m09BKEauKSgrw
oxSORjOjJzyr53Ku+LdZ4YG/w5PJ1UpGnHuspLAI1LDo9jpzWLwOObuNPReHs3VAdG95pMvzmBZm
XeXajm8soeWAjqWtg/YLxnj0jaKGJlfoWdBMasj5rVvxxS1dxiEoMSBhcaPmH+3wL0nhVOlhmf0r
OFLxOGpR+fHxbGmyy45Oh7dpLmWh3TptwZUGy1ppMz/byd5qiZVw0GxdoqXv8OJ4FChS2jcYbLKs
y8ulAkPAE0VnOhW+GkcqPzQRfg1by+jaGxuqkkhhjPvi32/GZ4KlzBEwjzWVmqhukNGZQc2Wfks4
FmxNnNA4BUOWYRlAG+AW8fM7lLF6plOzpb1UEd1GVsl7zfoEhFZ0GVT1jYK3F3qmC90IPYRrQkwt
MnbAHpgWjc0d2BSj9MrQmN03kovtUrYmtreI7BM2ms8NkJAfZHDSqadgN9Q0a4n4bRbg/2uE/PIf
yJD2fjKwkeXfssN299eREDmKWItf8uaHNaImmuKx6RLEWI9lWGmmOBcXmQRgHal9jZzMy5gfqaHU
DuPw9OHByESh0yZxXFraEMMqgoGlvnHPpAwIQQhuK3sxNJg63Sq7L7QvZggA1zAkvQVvCV3eCDvh
ESJIy/AUHev2aYEGjApg0marb+HsQYeVubcqg6vg27n/YJDTjkQc8mEh0wXStCFovt4dHYr3rZys
9AAfS5mxd7AnTRmToaZTgWN9c1/wwFPmw6FZ5xObpbmTqiB/GK98/JyHx/3qhg4U2YuBLT1zY7kC
LsJkaLRBVNQGluMd0Ug39YPVNL23qllc4phHQA6w3y1uUUV3vAwGqeQwX1YFTeeT7J3rh5W1nw4w
flfCqxPOfFlLOMBNGQEviUkZ5Au8JmkyrPeBOksJ3v7TXGN+zaMuauPIfW7slFomL+5nd6KUgm/a
xuD4jJkfgdAPL13llqKa85sMNjHTFBaBwCP8OyC470b0alYFSOsQzJDNC1zzvMv3n9p46evMWux6
SSovv/69NvW9YnvP36VnoRD3rnU+RlLXVd3TjHeWVbJMP8BVM9b0+025shHWABufpF67qHnZd92f
9Z+SN3wy2+w4k7jQUwTjYi7Kr2hEcrOSAhFivAnRt6dW84gA7D9tsRHlgpRAJBbBGZWUHzmTKbC5
wtGgJujriMiX0TGHDH8eiiRoUj1bGJaKlcIMw6e3iOWOypFDQ5nGfnv1a3cIRjuOjvpbbRKu49Jh
vNQlN5jpIqlhTzkbyN5RUYnf+znImjUmB1DkiJ+TkyJCT/PB4w4lV+RQofv/o3DZWD0TZ9uhxXAw
T4cnL1bGSdYeo+xpssffUGL/VkX2PfBQDigkvOwAudfQER/ILHcKuS2z7STv9hlbLASf/0R7iWOv
dWH+uKxZ/dPJUpAUEZBo6ENS7WqPNF9Hv124NH28k3rBscdqyCGR76bqBGjjwDy5mywWspQ8sCbM
5Iel2Y/vLTxh1mvwCJNqQsWbaJga8zEBajYJQIQxhqE3v0ltkA5am4kqC9VLqqhpM/4RmgtXfGk0
aEkIiNLhZgDlwIk+U0hr3+KtSlcHe0ZJfGfHFGcdgB1ovb3UrEIRLHt2qcMLJNRpCa1dZ5hOHndm
oI6xClhvY1Qwp11b9n0S3JMBzd7HMu2PB9UJ+fYRQ4C/xGHbMNKYtsDd8BnCytilqWFd/QETSoEE
FnzOb8z881SPDdWijJPqutBE3w0uB3oaBiQNxxUQZbmIyPFNt77no8EBt+CSOLK5UvqBk+nvQXWD
y6aIZ20v7490Viix3IG5nXTy1D7R9p0AXzZZljPYEJCuxXby7pk1HJI0IdV3VlOcbtnFmJaQUf0e
mHV0zvaAZ6dTutNW6iYkd0KPXoX5F4RjOPrSD8FLGUYPb+Zn5AxgI08EjveQN5ffBgXy+MrTJbEG
Jt66KuWllyKWGMr/Jw62VlLTwBdV7G/cnVfecGDlhfQBmWmr2yX8egynQNbtfjvrPJH9nopBuBg2
9CLLUfZ+EWStdwm0amw6Jjm1TlFKl+4hPoXrSX5FirHV7dvktRmdbYfWWh3wQmi/EPZ6Jq6sT4vg
7EXGv0TkMQSx/3z8Il3fmfGpvsh3IjwGtgJXY0xVIea5H704Z4HycYnAyeMHwzNGZgaFj7IMX1Bj
DDh6rqWUgmy+0h7PSTee+WfzPwYfW6ABvCLnyeiRbifISfVS9AC3l44hfnOgoTelaMHnoGsA8JtK
f8lguRxFQBLoIRCT1B+GFkpzN0GpYoVrW8Qn1gBkRRP3dARD4K8x3+fHjvIiWxNearDIfqNMKwG8
622LDQkAl82frkIM/D3sylViuh3eObcgq0NFM8VM1YEBXTdwWw3tp4IFLtF8nPnl8q3EMwbXcoI0
dr4Vf67u3xsnFnrFYHqZ8xAzktiL3+dPugvd3LPADWGuU2wZJjt4fmmv/UPYO+1q5QVKs1U/uQW3
CpcfXtnmdVM9el+1daMbLmz7JtWt/CnCwBNYlJ7n8LiV0PO6jotUOSqvIuI4Bz/gRQFzjpI27+1O
/wA548m450wOiGlYLInA+M8DsKPvE5vuSezdLLLT7zO9236RCpSQ4G18wf8po5Q1vSZVHCt4GTGk
xnr1zNvw7w6CUTbqeJkDrqcFXr2WBLOqOdBPzG+5lk9stUjO+51fSQ0VqyHOofOkJfzCRQI5Uwqh
VQ6QyK0uhRN9ZZhjYGyFjAk+ctBvF692VhKugIAKXSfMEAVTnibWmhaVQO9NgZSgaYB3jSkSsEBQ
M3tHaH6FqcW6YUe4WxNmfKaEBID9jaba/KQD4VY0LAxEQ13SHqinP2BloTCw5FGSxALXW8KkseRE
KnMB10UTHl0p0r28eCxRRyskQ58QFSWQ0uTYJVb0pHvDxBDWsUVe37dX+PyT/3S9fMC3AsOcfYnW
heyIdYuggoBRoko+G1xKKxlxTVxpmgIg2Qi/iMGq4gRyYO2DlPJkhSguxSzn8ZR9EAKqvZVi32/Q
tks8IyUQOn/POrS8QkkG+Drz67Gg2Fr/Nee/DxaGkaQ+pioK2TdZBp5US7Dusb07VvKdFUnQb+Jj
wR6r7ZrNQKLbO1RUYlTYb+xCQpTdwlUyOS1UtJ33U3eSuHfXhP9D33G15Xd0wEpHwb98ExcBZzJG
ZXW6JF0WWAB8l1MsiR1xhwwg5pe/ofwag/gJN0HlFxuIJlEs43qFUPuIbqmkhukY2OvhSx1y19UK
xY39TnbN1KbWSyRh3n6hhroCo5GkSwHyqlTMU3MCMYCdGAeRg6ISEvOHN1cnF/XHokr2kF5ZBmuR
8aAGf/2EAtFnNaRguvBNodzCAXpoKBvBbQHhyZBZYumZFFThXyf8u58rkNnONWGCt+VEzxoYvaCq
ArCjdix53uPwU4lCl9xdKdGVs8MdmOywqo3yiTY298CcSGQcZcV+T57O+vnFTm29WlAsI8VpsHjh
i/TPbS6IpKl/latty4UyXEk/RIPSvJsWSqhJwjtDsB2MhzQEmBATIxrQWmn0Bqwr0Bwo8jnduFVf
cplYs8FHeDArUdIIGlBljZWJ3oEYHHpneHNg6Q4zVploRWxx17O5wsE0GRn0ksElrNws1kO0L2Np
Y6x9FXwQGUSKOpGAyK8jaKb0d7IJ6zFUfF2wf2i41Nx9o/EJGY92sE9B9abBVZUALI/lfgOOLMLw
UYgBk8mCM7JNclm1wxdZExr/VqGSfuP3Kfb2OfsGzg2hBes0OqI/UvTpVOD8JcCxI5F3jXvj0Ef+
43FR7k0+rmrWI34h95Pj2cv0SGpeuNTOZOmZiJ9Z6GdzHPh//pmys1jc4G1hhGh7TlAx35gkaF8l
3vevHBMe1wp8F+LzF5BiAjVK+YvTVKj5KG/4ppwZ4AATw/oGHY7mznjL56vbQEpSyOpFRIc6nRXG
6909Ggq4aE9p/nR9N4ZWiG2BBqKvWoMaSVYVC2nX/SX8qDqVZRu386ZV9vS/UFLqfC5e8kmjvsfX
B7Twiq54p1OQIoM82Q5K3jbNMYuxwLI8UKWseMrLnYH4yOW3+KaE7SufZQNIZVzH6MjMhwmSpnRJ
mk2Nq81FhldjcZ4jAdznXIq8mwp320hr7r1TpdJre18Aamre9yGdxu4j0nf5JqfJkZcVt7Nz9LTK
gWpBq3fX+WfFOn9LE9rs5Ls9jyDyjvW/LY7tWSpZGsf/XgbsPtUV8yRP0/FMLHyIExeqYGtN3fEC
QxZYrahBZzKk4wO9kAjU4mSikK6x4cVcbx5+tfS5DsvQM5uU+05ZAP/K+nJrJsSsPCQh2Mxt2HwM
EhH7fh44L92LybmQAJ6z0rSF8yqwL+dhWCnLj+S/ZiJoWVWALXjh3LJnU2SrFZDhU6RWtLRMfr9k
tQ8QC5EZRq7hlODOELbZFjqN6bvO8+I86X8ySADl8OVwwUONbCOwjEPsGez1OIL634KEnp1Wmlgk
NM3t6VvPdUz1xHQ4JHv2WN209qVokERqI+aK008J85Atqk6j/paWbgZbxuT2usqlJ+GDjQhv+97E
I3rnGv2R2HE+rU1aqgsY/UpN8tSCm4ge3SfTjoI/NjqhknjRuttrC66C/wz4hjyvl6nw4WsvSmrB
9OnpIDPksoFq9k9DfqrzY/Pgy4G1yMeFOI/p3QgRmMz3Hj9o5Udxn7AXHQcTj5Ij+chkLrWfZ/2/
b4ENjWBJ+9Y2XtsYEDyUAL7DgklY/Jnu+jKmqqj1vAdI9Ul3e0hdcx/V2I1evI73qGoOzBgWDTay
xe634GFakVTh8mzXLHc/lamejIyNVWj/gqzspvqdaPzkBUF4pZCRtt5DbRIg1i74uVZwkpQo9KqD
gqz5Mr9698pNwQwO1JkYSpfavyacy8O2tltJqn56Nu6QzOKo38WTKqmrPcRANChKgHFoSt0hU7te
QOl62eR+LZIt3aLq4q3iBuAk69g9Zgl8hWKq+OdOXaLO7QfPqTMTRaoK42zGB29QGofV3C/u0Yvg
MDFlwkseGi2/IU266QczMtRBGPWryVaZLWr5r6XMMfTGJhHnWnmDX8PV5Gi9Edngh8Diqol99ETn
FhJqEtZBlaksyJZj8voNe2CWOzvEmHOF/efeD9mt7do2mdKYp8+/uGHHy7QKBASU/HzOPKe+QX/G
/HUxyQdeXDrH+t3vE5OKMdp+VtAP+lUXKTYasMjHjVSa4MfmXRJ4R0SSr9LpGn7S7XU5UUHFcez9
1lIToP2q+11UFjagS0XAB9SW/91eitsrug7l1UwzXKy+QoYmXQak3TCQ+8WCc2EtdUvBjDrs3Z/z
y6Y83DEpZCmCY5CWipLkJlUrldYU1KQ8S6T1/VwPOKnOp2+wDg9/Ab/IljhbT/8kFcl/kGirmSgD
sjijXSlF7rlApa/IXWcWOcvLFYkkNUTURhM1tStsxZZwdENmUWsl3c+vl2mT2ExWQDY54wkPvfNE
Ue/0hXRc+whtOlWEzCj+hVGcgDVT/6uVqA0SQgKX2SLQaqO7c9cm8zDWT+VXDM252+fRUQimLK2Y
FhGAcfMJhRKLHhGrcrI2imNhFqAaKuTxkqfWY9ptltYQghIo0n/S1n9bMevW8NEUNbIgsDsQacrp
AfJhtNXS+iwgU699xcimjQaSpIg9Xm9SLERn71jCd0jZX7YH34BtFGbueza4H+DvTN0pCw93qbej
CskzsEH8wCl+WjwFQnZFzsX7I7V68W8H6oGczGFWVxs9QjZm6D6i+E1RNIgm8P5W0y7ofBX9J6gn
9J7kR20HKvN9u3om9NbvRg1IK+f5fvxzBtmSOHxNpkZxVtgT1S8efzuPBqzn7B5677n6k1Zq7jBw
sjSNG4E5QvMYZTndGOqJaCwUPJPGqAEUAKuyRBBUSk+XuAzWRA75ic/U7FF0T/F6ANBCXo8Xgd73
vsYitqgbE5ZlSUYlHKkDRX/ue4HOb1WYJOxTqHh5ZtEg0Bd/Ocmsqok72kExgyjZxWsM4BI3H8F3
eyZWfqQKP4F9VmZC5TquN7TXe+3czqnU6sUGKosp8OsrWpVhuKv9nf5flfulXIXHqwP0aM0MTjw1
6HmhVkolaS8qTwxV9BcAWZQwPjOeTzp99EzvgrJTdxwT3Dsl6ZRUJguionBmyHnqOFVGK7lAXpnc
MzO5hPX14sAcSC6x9UlNFQaTQFGrKf4lcjxf3tj71YIm5TMinBWCifltCDv3WMGQkTNP7KyORQM6
7EOKfZeEi0eoLJ9v4M7p75YWN3NDGo7s9pECKgM+E6f5mPUZHo5H6MvL4WBfsxv0J+wzTS+2dRIX
GrVL2g9eoMoGF2+6fVqVWPP/FbK6c1uGDTZfKmHyzm9Cr0o9hQBu7q+5yEdNsexy0pjmU+FyWBpN
rZM9b7+2QmeIyGc6wTkl1yPfdU91fUMVdmbd4HdCr4uFyZhS6pq24d0fTsMNJfAAZEBiB0U7ZPoc
6QCEeWk0GoF8wKADhVowO/KEre7hw3Qby/uae5ollQXnPVZ5pvd4MsG/gGIM8IqGSGjsq0/Wwwvq
Dl5kRls18C/h4DCWUKu+hqdjtgOikOL/aSq+9GjZaYuTQDk8bTxVrV2bc0MJWBsdLmlzyfiRbdiJ
S5wvnR8Wmv8QCOaxOXCQy9D0G1UDxXM43PPMbdzGafe5Dr6NbCMFby5P6pyPUb5Kct2VR9N8myeG
CXwAhMNzkc+wE1f8CS4Tkk9AOBi5SbNves+QSnv5RhuC1MGpYLnDm3bulLkE4//1Y8fkZJUFmZuA
6Sido9nKVSZgCofyehWMgHbUeEKI0hTSduI1R8ze3bYE/jQ6wvVJNxQBg0VNaB2e8rnSbaBXvAby
DJdgPuATQyqpSK4KWxRYqc+9LR6+/1JonNIgIFqoR/kGIo3atFqkYh1Qnuikkn+rou4Q9FDeizeB
fGOHet6LafWPE75ZXHjxIb4Gfaqh7XpZcrTSZs3qnBGNIzwOr0meIC7TaFgW1vBVFHG/Osna3Hyo
Y4Ib/FOiUqiohESrIu5NPqxs86ORuasNh4vJVcckI3ovhvlQa3rqgInTw6yzGQoF9eMJaKKUzq+u
NNHyCwCnC2kZVty95rfjT6YLd8B0jFpR5GivHhVxO/dBf+RHImNLmwU2criteXYh2rxUOZiA7/OW
AfjakXdtvymGoiaymHlSppw4o1OxFAw/qd7wmKJTzxbzdkccz0Jgt9jNNNPf4QKLg+xpchmfsTNt
yjwi+eqQOClxTgShxYoWTzbR9BNFQs9QtILsYbvnDtq3hkKr9GygAFco2GQho5e+ESfd6T4eWOal
suhNHc69E5c8lvQzoqB4iMQZyEonTc/D7y+enofZXOT3G8tWMnjZX92TTZWWGykQETY/IZh3DsMi
pazCc5b9Ss83r+KNPSUqTgZn4k/uBt5jaWSAN4rmeYDSt+g66kGj14+E+mEDpvegq6vCQOvtZD13
E/XwrEwQ1xwfx93kmGISpdBd3yT1MT0vTmt6d+oyxIK6BiC6zgH0IuMH5B4FnHFoEXIbOeEP/TMc
u8teb8bJPMrnhptOiqfcAxzlVuTrasDmgwPMfxOvCqGq0v9Xl47LXKXwWZ7DD3QxIjh106exRQHa
szH/vsIDoPFGesZYIHLIQXxR0rAGOKI1ytmq4N+/q5PnztaaejO/qzWmqhQYB6xZhKtlKo70diAv
g2LCxa1TzA9YStU0oNBbxOnW6rb9HYV70R3nJ3Q2SHVkMYm2gT2jCJg97kyR5Rs+lJ3SVLO1nSXu
y2vxX0K4gpx/FF6cHmJReSOUk6qIn7HmEOCDx1A5r39ip8shtM4rweG0nEtHhta8/dDYmqmn7Dq6
wcovkqLaxQ4uMIJfUCAQ3CM/S7noKzdLVWoeRFbT9ReWOW+tmzrvDK/PK8Hn9BharNiACJqH4UL2
MV6Gbr3PG849aut9YkqibWTCzPJ351ZpsLWD5zY0JRUoaZSkOCalgm5nsy9tk24bQ4VeZwXfiEX2
V7JdD3/Mtfe0UtZpA5XUs+BpE2+66q9RnKNPbl9jS4DKOP4jGhoV5WJyack8sZcx3R0pwj58bqxd
jy9Nfk2gHgvgjDO3jeuepw2kvafdZra7SHASwoK/yMO4yqF8zkWvrQr1frEEUA8GoIQMi/Sr/4jL
NtEcloPtez0paoGd73zHQnVxRnnWoaN34gXb95pcnctc3odKLH+JUuwS3C4Rq5zbgGLSl301cKO2
mPaDy1p8AIaAW0PNh5zVyCuUVjDb3xlK19ENWlf9X7VGFi7YO0tHOGcaGpSuKNQ4bomuZdyusqLu
9nbx9Wyfb+EVX4TJOeBuYkhjprS4IKqvqTGZSRghyIB0vTYleWcaZakrd6pLobIx+KB4voy9kgUr
wHibG4rC38YOWjZ7MA0hAfoJ5xQ0BowjpGWJe37sD13iEnvt22zJGU4P9pKYtAzpt7e+ABKkoT0z
aDYnhDqxpaJ0GLd4DQGoAOIbsvx8W+XHCM37agbw/vqZLn8sSnhJrYSIc4Q4nxX4OPsOk0bZcZ4g
n3PBdGVl+Y69j0LuGyCY8Yg44Vy7NS4xdMFR9VybKhEF7nTAsx2wY7ES+Wylm6A1E6AQxovgpGiF
N3QoyUGwll64qwupjWDt9GaTiL3G7rZE/Kp4YvTR6+PB2QHf7Qi+w1JGfrLBgB0jcgBgq6mpxcpD
HqvVjs+2oIHztcAu0pReuLgTBbI5XkIB8Fep9GlW6mySN3eJ6fxfLlw8G+oTN7bhuxUV6gOuXO2q
y5mzB1FmElopNb4nv+RtqJZDTZxN+xigGy1APLIvOdsdaySt70pYOoT20qpaV1YjOLrsZl+VxGfX
io4f2sGcNBdOlgEO8dAsyVNHE07JP2C6YVzdNpQMye+2GezM9XBJbsD+/oC4NBq8xTAqY0EI+Q6l
bNOCNfPxV1bfPrrA8tlKZwt2BZBLhLcC8Slj7+7ahyS2CX4DotuIkE+Jo2JF8gPTnd31ufAnnPq6
s3HDN4qqXdMJ3HOD6/9bj4REzQottp0nBUWMqnRrY0dPl0gIJnSPtaSCBc8WoHAZfOpHq2FCwb5Z
i7JyYVIMy7pFEA0r1IAL1pZo+MRtRDZmlGKBQZ30cZP6m/4SnfvPR9Zsw7KAJlA/5B/Alegwes7F
isXXPg2tT1IGpJ2IXypia1/JSZL7AyzTMXWDlE8PISOMJ+b0HJz5HrVJCTBou578Kamrm4pwn82p
4OeN7b6gBPN0aCWqQaoRwYFsDsQZtFcIYCqUvdB3pquma1yeLDYcVCR0AIjv3P0S2eBFu8h38qrW
NpNZHYweqA27l2d021ENwqXFq9Kr/mLg8jNpZXKH0tZQb5cfFmT97TTLz/VciAPMwqs6VRFpm/yq
yqKPuUghviCY0St3RDptVD4/CkWC+AjS8wzHUcaOTKqFRdGwJxi+ZsfsgpWaLrzaGv+ZEt3ImBxr
sXvgyxnEiLLjLJ0+WFpTpQCVI/s2IpK0yd3ihFHae0I2TxQ4FDu4blRe4Bq3lvaxeIxcMRnEP68R
8V5zXRo/G0+2G5pxFyQ/H866hv9yrefbbYqq5v17VRORrbMKBIld4tgnt6+F95oAX1ahREPsRJWJ
/5ZKQPjP13oo3/x1jpbz1ur1QAdgruxoZo2FkfKRWeVgwHWRppzMQYpSpQXM4FEouK4dUjCOjZMr
UJZYTIPgtqx8muK9KoyZIx4BEsFPY6xS9wYuWoxsriDT+STM7YUwaoikqOcE/ZZR8c/fkZLlDCqE
ln2se+Sp8GdJHzDoa0vFxVZMVsQAWuXFj/eIINQh9iZX9zmgY7ERBWDQNpqv4R7stA6cGD8rguAm
jLNULuDzWnBfigjdONG/LnNLzgUTsqJQii3002mnn/YmDkUpK+8ECal3tFLGAh2GlgFgfCGa8HC5
rNaQ0pSthZhtT9so7gAH1UXGhc9UVcElRTsvm1kwfQkdryhJVbLlh6STYB5ER6T4sbw0E+yLDd2C
es3A6f3WU5EhmhKxcp6fz/c/nAl/tELylPiL1mM+5caogtwIr3+X9HKfGcUQj56rHZfKpq5hdGwE
rj73Pn7nql/AhwsssN+2bdUG1YrGEMM8f9CudfW02vh0cc24nnPbHiOdeYLAFG5G4jXmptIttEap
TV4voeg7yExWXVy030NPjMFqsX85GVZtehnG75aGdymh1VIPODPoEo2y0WXqJxpx/01WtcPFDaFd
HOzgb+uwrOaODHsVgQ4qG3Rxn1+XcQAa2locudT5sGfGYCDlv29k8vlE1RXMx4hMvIsJj1VWiK4W
I2XvixXEZgALKo1uDIHL5IS9Qu95HloVgMsu5KXLsLowVhDSxXPM5JWJrjB8hPBv5NTZnxtKXJtf
dJWvJ0FzS84GW6tEDvs4mLyDZ1HYg9YBuIBzmawI4LJgAAwb4fN9ocUA9zbyfw7YACWem3fsNnZs
P5x8BTWrnldjR44ZAFPf5Vkz5s0N6FfzfMJAHNH0eU7d0OJiaIwDukofqPiWppZt5BjBCmbsyhRZ
i4dbEVpTx5DholJF79iyZG17J+14XuV8Y7AUwVGwnr0WBe1l92fzuxsdG3vnGZMAua4mwuI6rgSG
Pkfy8qcRKKjhz/g/f5ngcPd1lHG8Nw9Inu8EeTvakCpsRArNCZ5wwsMNuZb2V+s2792exdgSWfzf
5cDsx+H0JJ8GQ6jfqUQ3vH6Z+zIOOC9QLsqHhc+p2LHQUYYCHxlDQk+L2kpgCqljCTzNr2DJUAZz
fQx1d+u/Y6wj+OwYrUisCLpmApRvzSa97A47F3BKcjNE19M6GVmIAWUExLq2PLWDOC2QXj7bFZce
Lhy5w+qy4035m375nT1CjxE09QAvxpv99XdhD5/cndulizIwtnTdI8Hev7swr4gQCFtYIC3llPsu
eZ7xe6nLsL6R1hECATLXKLCBP1hpez9JBvGRs3RtF0eEKVa+0BDi9riBQgZEtlgnJPLcu/M/qOzt
aLRd5NclB76FZ50T5N+YDvJbQzmKfVtGGM1c3UWHnmrsiG+2u0yEvs0MWh+FzTZfREYnEkbwcyUj
6+rjY4J5jfYtvOO8qyO/zeA/+P5bSqam9OhD6vO6Hp6BclW05DycI4AVWWdPh2aG8Hu9cOY73v51
mJ5J/MxD6bcrvUW0KkqU3RFlFCiZyaud8FZGHiz4nRL4hRbPCVCGQMF1+/G20MKSs4kM2Bsc3mkl
le9w4ODjZuFydTUN7tt7J8ImqtpuzTQQPTO8kBInBUsFa5sMHUzcKFmFgQSjptNMChhIfHlSV4of
0cbRPlfNlT10krjMFdWKrrjO8vhaxSnaBnREia1SVqSzmjaxrV9Xei/750IShzEf4lxVIVCJniV0
M/RRMvuKQ+n0fYgORGA1qBBhczVwfOZ5ZpEkLlCM42w2YFy3korV2X87itC6Mlv+OF8uq63gktiV
xGX5uyqgDdZ/yDIQBzVuNDpcYTCUy1KuBw6syoNkAuPya+R4U74zbruWQJS54dlK4XADbcD+7BR2
m4+DYPmJjqCgtqfOl9Pnl2Ta07z+vAvjTkRILdjeNWlMociQrG1NauFMZa5e0PEtH7cUwUAUFGlo
h4XAnK4+RK2FmdkQReE/rcsgw08oYM31NWYJt4Pcm0G6NeM1mXmpEzNjMVt3iC9I25SG+S1fkflX
OKSmwdSifFPdO6v8b4YvGKRWrTc0ML4upuUS+0RAw3+yOCVwEItM4O/YzI6t7Xpz8mN+ta0bW7cY
QEnHnU7qXC12prlVRWwlcT3q+NydVGBHsOekaLoVUyIUt8i3t94qK4oyxnvoX0jGDdeRmjFfJn1w
sppT59x33qegpfGz3oIeGUcKJy3e0+ltdyd5HftwR3JVosa3nloZj/O2XiVE/Mmrc7Y7fWzmSsTT
3YoVcu9Y+9RO1soEeafLXOxLtepGCh/kCJHlIfKtqC9HNqvG8POLwVsOB7XPVUsBMs/PW2+xb/AJ
rxEiHvKzVymXvHCPNoRt7dPWcvpMiwjigBkrqrHOY07L+xAgvdNICGkWUycwRvuQJYsrpviM/9v8
k8sJRZ8ybEhs19KUk9dzb4WCtZ10/GuXqE5iDL0dilOFbiAcmK6l+pOclTC/lrqMQjJulUGCwxh/
pY212Ib7R+YEu1O53d/uEm+h61QrQAGm+JiR0vBm4v5Plzifkvs2E1rbKw1TQVZ8oGkZcryUcXxr
KzZkVRhKs8BbpRdcTf8vu6e68UlW7TMOJsFjsyG+V+1iUmVExRgXXEb69roUc/JmERmztkzmCBU6
+QjdS3ovA0F2j/m2Fg3IAnuK81LPKPgUIRU4+CG90Aph5u5onhM1Xo9hjiPeSgmnB+DNRu3xJ3qG
8fTr5ZpfJiDJNWo2OBcSu8xflKYu9/41/WdwJICjBYm6hntTLKdR6CYmMgrzYgkHRgJLMFMxrFkk
buasq8WuTsc4AaNAh/qtXF1qGvGbAC5fW8HOxRkHC6xYF1o5I7fUnOtzEFg7l44sBhxKWoq6snTW
lEOcNrN4p42gqjEWnk4iGdqlQZZ5ijRCVF9MI9zQBZ/KbuWlPKzjzyWqUQhI33J3ic6ORklExHsa
RhZ4QKevq2qWJJ1BhZH5peqlV4y8FbDMr25pGSb/d+wuyQ5Tve0cypphcVDfWu+0Zf3IXSb0mM/+
c9ZSQmkgK/3ztgpDevua6325mRlgpsULo4KS6Xwl9P+wchI/dG1iK0a/Pr0qkRXfBP9y+SXVTDtC
1C2lJE2jbDbV0d7LHAC5cfl++/aHZw+wDVHwfvuLpS86zgeRfUpChlP/YYWtBR6pjr3EoY4XrGm0
5ZFMsjWek6TOBVRGTVH7WkLhuWebaD1pJrKLyny3b+uXbn+0Vks8Gsum8pZgOuhQlSl/PwG5u15v
ddyBRvh1RyQ9osN8u5AYUbzCKhpeB2j/ajIXkDAHVQI/i09R5jaKHPf5vGw3040mnX2TqArNI2g4
IPlD1eog2u7nheY8hYYZ44Ib8BGxiRiR3b9z7bmme7ym4kXe2LnONFYywmbaphcVCR61qryxLEcR
g++8Vg4xI+zDb7WzksEBBD86+Dowvd+obVlgnCtKu74jW82s5YRrigzPFfi0Vw6+pSGhkNZgupCZ
3jv04ZQAQEbSzDPVI69mgbo9dtFqy48FFAfhIaYi0B1ujq5hYp40YJv4rrNih5HViY7V4tuYLOqF
8GpGUjsb7S0TnNmhz1sppZTpxN0EcIRpR287c8iDA8lrDeoiEXbdR7h9mkzGbIEYY3sSR2V8GR6/
OpZsIIIu7/p8EZTyu9NHFzvodZALhXUb3EhYNhQfvRo2iSy8jFEdAVlkGkduaz639X2ncr4UBJ47
3yHD9Y1L4aQpEI6XArCMiR3I7VD5ee1GM48jj79VGE5ivwXR0FpZY+gX+AcySHyhQKwy+Yjjc0G3
qcha8z6lt7yIDI78tnqTl1Yf1hEjuNvENfd73snb0SdgQRnh5Jy3mDoOyA42VCGFzPGIpmnIB7YP
AOfqcJnU3B9UbPO5iXx+143p7IhnrGMQpxmiCtH57B/NbEsMc3ycjtFRhFg9wTRUT1ErjxbNmBKL
BukP8te2YP+quZ6IVxxg0vSvXmNzfW4kDRS9HHf0WzOj1Gt4mAtF/kaiGmYXFwuMKOLQOAEXbvTM
Q9TXJSzsMfFLzFBWfx6QR8fvZfQJoHCjPfh4pwGS8NNLF2hsVPyTPjgTTY8kNNaC0lvab8S9fTs6
BL88FeGjcfxn6o6imRB02Qi2vDnJMI6P0eLEsuMioxBQnexOyGaNqSiH5U9quScTl49rpi0asXfc
2cvwLKOcxSYnS4Z/b+vLXvXPn3aNwCIR3oRdCamGSuK6MgzL7ELDiV3cKncdPImX7Cckv2Ze4qoe
h8WE0HdzLcnnOYVWN+Or3/gb3jGK+1BM2cdYdEXGC0DuX7nhvFtOudjVWGWKmKPyjRcgGTnm54So
EKaQU6CeZIql5AwVSi95evDXVAlgne1wOoSabVrovtsImVK66pqXZFkyTeKFnCT61yKdnc7AvfG0
x7/DgXOKEYUonIic/F/t4yFMNJlnuJ1+r0uMF3GzawFVXW6VfCu5SflhWimG5gR3iRPsR5xdC9AY
TikkP2WA6iydHQbnIzDiiDVqShE7vYWrFHck8153pTbIZc8xVsscBHtjCOEiHjMf9ZUqk4LTgbYx
v/etwm5ULBVzhZvWZH4/IHIRBwf/dul62VScIb9/84OgNQtsoPHAslwWyhgbGufxp70BmKARXkQ6
jtHFyUBDuI1dKV7O2JLO5m2rIsoXprfiLzHftiIZ5TSbA2QRfKekktqC5Vf8q2mI9CP7RBBEAsIu
7bKDmytyE5+gcU6tiMg1APR2BG1+WshjN9CKRNqILtU7Ro/ioTYGwZ+21N98jFjOsVl3VWJdj0Nm
CL1z/3N4gWkbtl0cElXgwtgvAU1WWjfvWp7mGTAGXJlFM4iNC7YDfopVoAg878FT23yzFN18SxY/
kAKGFN6cxN3TUIsbs8USTbZZ0MP5ieCfrKT/sLar83p9ZKf1NTyDEDUmCwJbc2AJSUqY1tcIMWu1
2k3OK4RgcZmMFUvS+R/g6bmAnYNeNkOLzqctBlqDSxxvidvZEJo3hScEqDWhqh5AoIqFceTSy/R+
mXFJZu20jj1j8388NBupvo0SmXzUlJK0KoWhTFV/CVPaEcWVcJZuiiNRmKwgD+4L7PDJtLLMdtbN
zdp/YzhqVcKDyYhCPEoBAC3IEREkG4Vs7HSFg7C6ULsIqlFuEECQSnEAUNfpKVFDiXrdGqBAm0Kh
9OKcGCMkGqyU49n+cxXpQv8MTu2G4ZtFf5CWLUgpjGT4V5Q8jDNg6EPGKsX6sOQunrgM6higyxeK
ZYdBRuXh8PKa6Khs0vspt2pcwSX5HWmX73Pdsfq6iLlpPAH0a8657SYDGMkTRDeGzk/wEx/5nMTI
UysT77Xcr3JFiSFlIXzH34cgsvptGBZfBznpuFHOBNKVrkOZ1v5iX9bY04AwES5uReyRlO3QcXDQ
zCuFszxUz0NN/eNpDvIa8Mszs/G6/dU9RRRShBUwq+9PIq+tcMOegEqSxy9KmICS1RHXhFtDUkYd
mCj0XtnpotmvyPAmazP766ZQVYM06rWr1NEdH1ZiObHr2MU6dVBagEdi4Wu3ETxvZgS0wnFvzHJO
v3+CMkGw0EjeRx5zLkaHe+OqZbBPXsjZ6yYFTGR1262gcmQGATI0RYo4X6Sd88N+ur20NTO+3RcV
xxrkrAG/VoP6zRHl008CLddTeOMal2ZSDVorvJvknAjWCZpXnhtfw/LzrBQRrxxSzFCgrPlbfO7W
OBdwCTyNpczg+QZMXObsWxMpidwrdMDt5O6ZOIoSjlkeeqHnM1dr+FP7nQrwv+bC1Ugs15zve6bS
E6VF4jHVSrLobT4UPNfoDKEH9HYQcpTc11rMO4TeFrWQQw/SB7L+1NZ4u53GoEAVYl2Ky0iNUkyj
9LksEbNlqgQ6mUDUhMVTSG5h/2U99Bg4qDT5sVMk+BBO3JXLaHxq0gw+rGR2iPbCMF9zx30WSYDq
WlmWgRAnD6b6L1sljtClX3XrukSL/TnfR7p3+BhHBs6hXIFXIQdJvvrZ7tnqdquoV4N1+LaW5ZL+
IPHmOWaDhZTC8oFHk2yAMWwTH5OTeiSDElq8KC4cX+NgApYPQOtbqpvSXkpuCb1GLRzmYXBwx+CX
h0qtl+vjhgLFKq0hhBRntWiCtLCECnaZQcoy17Yx1lI4jbBS9/0OQb4gSFVTc2ZikGrsCUbPXi/h
VEQbngrsoKxbcaf0D/jSwNVlA2SwMo301I3AKwPYymuk1n6S4ePcFnnVAszezseWAmSkSDqucVd1
IRj/KS8OJN77SV/rKipQTNxlYm8s8ZdmNTLEtVFxpn+bCYhMzzRP4bmobXI/wD9ZuD2xSykH1uzT
ILuq6E0NxtS7cITseUQQ4rtFf+dmIGlQI7wL2SQv+TVfoG+tWi0tki75YKbS3K2MXR2rE1N4Z2tk
bwOcgd1/OnFOZlJOPRcCR0VyDJoAZv5P23hCz0kH9ZC8Vf9HDQOSv9HP8O/1UKZqBSCZQO9w5kO3
lG3UNBOvXMy30pg1Pl1MEAaExPNhh5+Qtpe/oovum5Fnb5tNcOlgtkfRtx2Hb0dkTGN2GHLbSi2d
zblu1whhNWHQBzHpaJjZ03odAdPp5hnk9nxJRY0SDwkxVYaJoOVarzV+1YOSYMPgZ/WKo2tA6l1v
sdPdLbvYq/14FldC0woEa2UNcd716rzOa9WgHhruaVO+0BaLWsQrnuw0c/9viM3dy6i438xLtV3t
5FP6yKaBguIA3jaEiLjkmR2unUt32WD45XLAOsdnytNhgQAahkAMbbHNvBAE4ct49HTBArxYtEd2
Xj6NrRuzehMS4oAVNSKFHBbivWy6t48tw194oti/ndMZzsYLcg+NG7mov5KwblYLtbChJpoFB6L+
chUJTIupoAo6jecKzxRNyYeCqrA98gHhall7Hhs4p7c5hKsjcMxiQo0nrFKMbDaRsDdInTFZElfj
aNSoNLUTR94nqSL6lNP+ZNIsv9kGCBwvrGfVwfIgcikW+UGF4/1B2ULWDtPe9g/LLIGvP3NQ0+qm
nrQiIkA6k6459H/g/W2VxTFIDPIehuZ3uWrI1ctSLrj6HGjX5KUa5kbukpU47g4d9kbrIm1TeyCX
e9V/AQCG6asZoKvcMbjtpDXu7e+ckstNPrBM9uWbDR1ShJ4ZF/QnVxraMVgLNGmJRXgl0IB6zX43
/jlVmetiyWUnNMi8mKddHqQrInJ7hpgM1rUl504JaHegkMrjLorgRgOaVEresPsQSXOzP6B47hXJ
rBHmDoBZeiwlDTZsGBXRSVhsgb6cc87jNcH2ayjhdLjchZLzprDaQzH5QK+Ax503WBL2iQUCV20a
5lD1Spx6RvAOGGMzOWWcG0MG3yWmf+6Mao2PH6Fi5+MqpHoK1yUCDG9HDxXV4/C6RTyvtGYxqnm1
Y9AeIsA13Um+85PGVTe4tFq1yBY4OMI1m22Nk/ZdsfXJtqsquzIyjkM2ubOa5jSAGEetRBRsVbb6
cTaLWm/r/dxvaLDHbsyJZ4Sns1GppcVYgY56/0DYFpMxktnOOBKGADoJqq1GvbM3ZjGDgMaqoIN/
/gkp0JiK8ORPZzS6gs012sJwE6lCBIYcybLFZzwXtkjZ/xBtYlvRqC2IrHKqKF/voxHX/cKvhuBE
VsaPYkprdPkPXFbn94+tr4bggcqDM5QdBe2iIclN7d0T66ZwginlvwqRAsMS2X6KbY8Gm7J8oor2
g6UuiU00ILUwyv2c1Dj1Dw++u5zddbSBBSaEGAjTJ1CpmxUCES1CFGSRvb/Pg0c4Twd7NksVqtCo
OpcTsjYxe7z3elapXZ9CJtruYYAnonc83Gmsjn4whGvQRSHeNeB+fdvRfXX5P2TiebN/PfJtVetf
pKBqAYCiClpx09vEugaTuch8bCUU1V6YZx19XJe902x8rxNyaYi4woTRhDRZ5efD2pfylg4yJiTD
ZSFEMcKMKK3LAw3W4fAv8SNK1E8SRTL4vpgkUOmwhS7aoA+Zd2dionkyRBVJiBj4ldWexHSFkiEV
pR2HxsWj4coRlbXFCCFLPI9sI8FVhgOrgNba8gS7PbDs5b/X7GmJR7d5et7m4DM4Dy/bXgyTTvYE
qWYmEXGGgVyIU5oMUJl9ehWI071dCYNosh4wphgjJRMCogmopYIL5o2tK6NZi2kYtDfuWeekzhVB
MPHYeNhT9Vev2Rs0OSzs8kN4TlxoMxah4qMyWbbCQKCx3m1tYcIq+X27kQmzYqMXRhZ35Xmz9YIx
ZaSmcCK5Ssgez5nf8K5Oca27jqKFHspNL/B4Ntwse+CGGGJm9aMGI6/skp7XtoeDUKe/yVRXay9Y
nXiHL8R3wpOXBWw7w28FpUXHdYph/C70wcYvtE9nt61OdV/rbX7TVqWxRsPdXrroCw0DV2324MQU
t05XwHMN1+XDj8FXJkNJsG8uLFc9HTRNEBaHyNirUD8Myn+QbvzoKgXK4pfnkRGaTUh8Brr6K1EF
QHtIemjQ9LNWV23tZqYsm67DAMCkuvOG112ZGavI8eVdbRwq39d2Qf8yPWw8GUwDf/aMiHzL+dq1
L+t4LImlXEDhsaZ39pEjZV8sIgoxa15hniACITlKd92zLNF0Afx2oguk8Fn+Bohx45dwKjcHZTJg
yqDrx2WEtHAvWM97kEoSp+Mxe3uQB9jE69JzWGhR8dtydN/jvGoZ0+Pa4VZTa5UEtdZ8cg2352DG
NuFXN2WMi+ORTW+1Yu+5h7B4nyMa6fVqXt1Ay5rKCMZv0O9iZsw6SxSNvOtDjC8+5LIUC0me1GSk
2LpsYo4Q4yv7oOP3zaSCN8EpSnir7ucVxQEPpN5Ws08a4/t/j5R8eiUUn1rSt8Rf/IgIfzU6vVrX
zc2xxXHugzPMI2b5vUB3K6zmtfUG43h9yzezTaWAO4KadpMjfVYOSQPY4xN2vmO7WFV7TPFb6B3i
Zhb0x8jSvWCcUTwnbmUd6He2XoJ4Re+1xJYMQHUz2h7hDc9xNpqG9EaqJq9iULwFXxcJjQsODcAW
VBoXvER6g3oZVHX/S7gkasdcA6ktCAbsfS6h/K87erf+Cv3NszW3upHmG1cc8PIalWEbKI7/iNXO
3L6ythnHp0LwyVB8AT4Zn7eKkfpTSX702re3DfM/zbDkvx42hmw5KasVvqNmKuzV6cAmFDwzlCVs
R5FY5c0ZNAn+Yycka7c6BrZsaX/yAvPN+s7FSaSBa4+lfBxxIdFotCKjB8Hm8vbgHvMjBSpynboX
saZP5xgA8VwdXxacW9Z4LvCDysKkIXu8CNP/P9+O2TksfDcjRqIii9zDc+IVIWXQORTDbEkPHoiz
jNKvM+ig/h8uHXce9dwHvBxzMKNHykuia6MY+78qwB0KG625NSttQ5CoC8ax5H0zhLlGbXRWcR2l
64fYby4Z8JdlKCExlak41ErD3nH7vcXQf02WfaQ+lQENZt1UBriYI9bT9omn125r3SLwY++DM94/
nQqwP0Ras7ms2XLJf8WJ8UevayNErbIJqo0OOc4dnO2P+gpGMRCCynGrQmiO1yOCJW9+TDCtt4lw
RNGyvnmpy4MkmpBAGT8S4jo+ltEC87VUtIYxfCq6xLjM3qFOYmpr2bEOlvx44bruK6s72PIPDoyd
cgfexYxkDwX7iUsbFF5YaGrjsGjRcYrk82NJjTA6PEw5nWp6sa8z0+W435oMVd4SQ177O2VYgFUQ
ENZMzYR87PblyCBM+JYgHwBJWj9Vk2X3NiErj4jimT8qMdTCTvpq+Ja/iSUxkqGYueLlUZZLorAW
gSo27Vc3HkObt4bP/ZMTVD+VWc4Ve772fDNYcR2mrubMAQ5++4TV++1bFdmIpykpWmp9xKEy5EbJ
fTDLcbtcnpoJ1qGsYlkne1sqd7zdzJ0+iKnDQ/Mz39oo6H7Uji3wss+CHTyGOsDr85BwVD9buk21
gdPlBrkh1+9Yn7rFlmyshojb5NVbOjL60YTBFYgLK/nvIoX7r4gAfBX2QGyMSTfBtwo4KqSuu+Ro
t+1v5IObS1j+p0MV9XZF6UzGSVWgSOaMw44UnYtmv/YeVeJXog2fIODENMfWxAyn1D2wlfm0GPya
d0JsOViCxym7nKAUh7W8hWv5U/pAwFr92aVZAOQPJIZLGuXyJXSK78OxU/3QZ/MmjbIUkvm3Rvrb
tHYbUqOGk07frFuA1jLbEYDeGCKCKhuIKmxz6aINpFlqICKWUePMoih3zBI3hSmwoqksmb99WrlM
DEzUlHfDZOnf3DP1xrGLlUaPztBVRfb4jSIv5+sp9fMv+8A1zoKAA45ONuI/eATV+LjfxGofQeYO
Evwi3BNVAoZjyms/LZUJb11702iPQT083/3QxZ1AnmnqJfJ+Pqg47Ff20j1nllCQKXf0QDNtpWMx
l5JcUELuvk5/WklZBrqHHjh2CQwJnm0MVH9D/jksrMrYGxgihzhyHtvGV6MvXtBtB9zpdbn5XVKC
Z+RJtdDwBCWMri0jgJ46xoAZ6RK+Asomd2NV8UKFCHz84pmqikqjzobiuS18WrwDTcSNNeBYOK2f
hBW8GPbDZkNemuwZv4gf9HKYYtPq1DfnwmhpdMeggUzWNexYGUstSi8Xxgk83OWR0pD6Qi9UM0Xf
oqSPuqr76JhXY66aTZ+ThZiEqhfnId0g9X9EnONYwxOG45uQe+ZyyOmzMaF5iUcgRLXzHIhEv/8R
LDCCJuuRbeCN9OJxCTX0keG1OUOVAKxYnqou1nE9IiVFw4euRF2FYbCuCBlFicXgtzTQdfjrhy89
gYjWlWnm2J/8rHzLYP/C0fEq0itcUA2uxRYgan01ogRgVaGqa8sY703zzibe1JuuOFtwwsA5lN8m
5BaJSEid5jrQjv/1ZIb6vsjCwqH8d4zuv/z9x1E8yulQo4qcMHZao18pxq0K1f5Kw59fzvLqpUzC
IJsrTvXZZqit5s/u3VrWKN6pwg6FJVlUeMClRs4X5tKYJ3R5VpxmTGKmfePrgLRqeGYjAZuA5wFN
ERxz8n4M/ofOOWy1Zeu9ac9f9UZn0W8GCn+gZGGtY+oJkKXSOBdqvMrolXPMOgXp0z3qnAvT1uaD
A84Gc1DKWp/KMFmOL4Ydsou2g4lT7f9MwZFNq7jPB4mv6rACa4fG/n1wViXEyf17WfvZOWXwGGn6
ZKorAWV8gMnhRBKgBOyMNSpN1Di8s13L/SN64AB28/7fWya0qJO4rA56cFXUDmeJ6u4WETIDbl6j
+GF17sBMQ8MreBCpAplS/MkM4M2lih9Ky9+RASD5pONCEmh7UeQlZ3d5hg2BNMCotKeP0lWnSbA4
OfcWYRJOgz0TTaNkrEH7POJ3/M7cVDtqjPnaW3vZjFR3Ub8xKVBBEK5orFOKU1Vefd08bin1MZJN
FtwkDUi/bBspDcqxj+uT7tI7BvsB89nuU3NsWCddkuOZwOhfWinlx6U4Tkl3HLabSlFRMT8Wh+MB
HGs1PcMwCZWh0rRuDwd0zwic3aYjqoWn/XKFv7U14QFqN5qIyrPP2bPYk678N/MozxOf+JVPOzV6
3igSpbk8IymNJY9WcHieI8nuifpFgKV0L6J3wlJMWOAne+Bt2OgROWuGZl63ovwxQlbePXLqzBZP
ZPRonNWcKuzeMEoAWUb/iSvJK5DYsSw6ltejjN4UJK40iqR/iyQN7sLUZqh6JnSbdAohWzLyRzCF
jqKmPPC1LAVzulSr/pMRXCVAl4uoTSmD+xE/h54Cc103c9bno0vgzTNOLjWlwE5LPbjbVCk+Df1Y
B3KUqaTvkHOQVbGxOlb/u9oK9AJ1w221dWMAV70S2PbEshPNkA0AWnK/c3BiucuOEar2zXm1WG/o
DaFsoOXjeZhpTNIM92p+0Rk7M/nh3FY8PIBXqNmDYCbqB9uC9M6qvV/C5fRzmFPBeMnqM9bn8xth
vcedk/6YOio9UUt0c3EJDkmD/fIVT6MKWaj2j1ysSATTVzj5emodw5yJJzv2oZaO7f6NLzm+4xeZ
M4whwFumJZ3Uks9fMwOKgFsZJpNIKm8iHNpYaabHEfVq7CPYuxGZaJQNW70qICzfdN1WkvUodnLJ
GWhi6+FY+U4TqEe1gumgO++j/DcYBRg21NRmS6gHRcIYK5g2P3845DzDhvVA2zMdKmF9J9bLtLjC
QSLlCgZ5dmbH0A0NzRCHIP2ZfHV/7KZd0sgGAPE5NiB2f4ABZ1yv6wFCjIrLBhd9P5B2zAL3tHVS
GFswzB9z8pPaMWVeoNZ45gXmgVf5JKGBaJFknMtDwi3/TpJM8O6AvneuntypeID3ytm2YNHQ4BXu
yUyTi+xLwSuudHsmewzEBLN/7WQaCgNSyKE94MIuF8YwMhDyPB7BqitLtCzr8AfCpBlIXMD/Oc6v
h3i1Sb2G5t+cnUm+6BVrfnUdx/iyzl+HRhxKDoG4j1k7MvFo9SD/nLtQHOTvjXijWSlWeoccf2mn
sMYEeSqNPkqeCV8P+XgAgy50DAXMjLN4hpSQhr/m2nh1i+EbOMZVJuur9YozdZekfHAI4/R2BfSw
WSao8qm3ILbc8JMvlN+l3pLJjch5ChVvLeceOOKXKXfJJe1Rbv2bs25fPrru5VAx5GzJtDYoNNEZ
hDe+xmqsxRwgpwPnWizfDukJTg4BZq/fr7tqfNar3XViaF0GTE7OzkmDUUVwOaQ3XIIDu3tJ3DlC
gM7zPfIoUVroY5FZEmarcY7P9ROsqx0WKOoylesUlFRAZCnhVqNlew96aONcCfab1Pw4MEWsR/73
TdxbCnPRou3rmIBTdAFYCJiKdi4OaPxStPWhVrQftR4iOj56I7rELptHU29TwYZb5Nr+T54SZg78
00L9PbyhiXc1hWAkpvhBxGxKiPP1qC16XYmqvu+EHS3+W4f5nkHujGI3hEYq+Lym9F7GLKIjeQCF
SyvthC1JDwoykNVRWCF6WwquVmN/Uzb6qtceHoxok32GxmA2UjRbPfrYpTdSP2JWU+CxepQHCncl
1bx4w3OkuB6deg72lBshXPeeYph3tqNSljuS85BviTp+VXoBfl7bB4GUaZpLrvJrNjfGhCRWsM4m
Ym2ydG/7djLtosB2PtNJzAfgnDM10/VAbOP7+DoUUxIf1Jvo0r9zhQsai40p9wj8L4upaRsRwNxQ
IkE7l2D5/l+39UBmkIa1ZXaWZ023Ds86Fs7p8oLoT9hx/r4KaH7UPvesm6DU3Hrd/PHpfO3ei8m+
Cq5VOeLyQ7jp0wfgGDkVh7c+zapHrkMR4DePmXvqmxHJXfjOchOitaOMjZppKAx0aw3bl8nWu2x4
6jj/ROpoHWRy+PXJ+kMafWHyLAKmq6pmggMENOuUw5j6bUovm05lJhJP9OXJbqu+8fmsXzLYWXo2
YZfWpT7fXs7hdFUrql5D7aqRiaozoLCiuv43rf1mFIM/VAebpNYNqS1S9VWyiuM0tcNzCf0V975J
96otzItzxEBHiw79ClOep+BoQTd5F+P5XQrJO+hN0pAas2dRHk9oSfV8o8irnqyJr9O9DTb6dQDx
D97Ph75cb+EgKZzAa9Ck1g/TpaSQCD9uoAAlkjkZWpBxBhQl2Yq+yiuHTog3b4uz05Hch70kmF91
ujHzO0xH8YmxSm8a9qRcmXOJP8On8fgG551ijhAxVGvIswZFr9B0QPEltcBeWpiKvnxNDkjVYELu
3ibj6LmCDyzkH0xS+E/aQeUwgOHlm/8uPSLRqXGYSXuskTyJgPcJWt4A6k9pgjlOCtoJUajWWjvQ
mX/O9HjN9UwV3f6hRlbc9RCUSfn7vrC5TOLIvb1AhXPzRun/69HkXt8vAPwTc8m3mZMB9fn+O5kg
2SzgRNCdJV+B7cqcwyZnbLaB23s3vkBuHtuESUHrwJ9sGujT98iyxckKSOLPjEG7N9wHDS6FPEwJ
HsuvEqtlWsdsakhQCJNZXUbXot1jT7N4q8fgzPDZ1AWUUT5DnDZliMjl0a8+/1p9tRtjw9DOSM9w
EVxb87ZeDa5XHc0wKse/RwetZFGP8RBQuHJwhzzB+xcSrOBHxPlOlS5Uzl07mFDAiBzrqobVNOw0
+dLS14j6j8Mk1AWs6HrLHYJWInOREyXYnko7idanX/f5JIvDdbHp1tAxJ3WKvVtzzcynJX0MNjZb
jfIlepsk32/ltF4meHgDI6+roRYPmk79eTeqtSyZrQttFjO08oTsAxxZWX0YxKCQ/4MLnc971Hxl
b81k17yPFwsXAE6y1H5Sb86SESoO3dau2xeorM4/JR5cXjBV3DzV80+pAo5xLCTcto50qwwNS6pK
Almhq3EvhkUF6UHI0v5R50Yt3nqDtstvC3ar13HX8d2Qg+s15GoSvxyjeYlymJteQ8ym8PJx0Cdm
6jEldqFk7K7+N0hHZy5p2xM1ag7RlzVOP5kXUvmKBIPdrv0WlMpmkGbxHv/Gw9qgFQ7kT6OweBSK
tHNMaUQ5NZvSeJeU4TkEGVku3pdwLCual7c9OpWWbtoHhv5CLDvvVr135sFlLd9Q/1fJkYchNyUq
LHmXKmFGR4JbHWIsguBDWC3qIoWmi7vYI+CJTWj7fK+dCoDgiNOO1ub9dfxxgAw4alveqwd9BhGf
DqBj86XFq2y0YvcRhAJA07KmN80Hywpb+ia7SzWa7+oS1oNfZpj18tyaj8dBlvAPU3q9DZ83wYfE
oJGF8Lh6Vuy2ChQetBvPWziykQH/YJn0imWX4P/5JDJVrBWtsf08PCQj+kTjE+SrXNNdyfGK8V+I
pOlr4NmYoUTZnH9KKhBgNUNUTGc6DActVTEwBkJWu3r9heBwX8DACgNBXrRZePFnpEz+aK8V7luS
IcCkkejE9OfEALVdjzOxVtRShY6KpPjuLvsr8YdVYS7YDZ0/iFHgbsfAaa2hIhDlUpiGcq6VUdRX
bWTURzYuVxhw7ZCecy2mvzw4jFQzzDBMLFCmBZd2AZjJNU0NxSSWIE3yy8kF/3m2gUv2VkuOYZvE
T5tqpolXw1Uw4v4rqnUoLfR8DklHpVV7gKrDjppP6aM7AGOqON9FTePzkAdtTRG6DiifrhUp5uB3
OGxWWmmrHw1vW5Jb1ClBFf7aHr0sfWNcR3hqEdofHgdmeZruhhKWcM05ZwKvIoUm9qPNxHDKiL1k
jgx9yBKBwVj0/8kx66bzMW8CKttyR3KSbEyqc4bWwKODx68pGuutJ61HIu4YgwIGfcLpyahZ+ipB
8kyEpbJSucVn+3hmnW2dkPPt2Q2pwe464WkSprv2wOBX1IFCg8a+ms8McZ6LBhfYXyFuw3xopwBx
cINir1Q/roSQfkjxpw2G/rqyLGZZ31Q4fWFTOgJBgsYbCn8MgtVAYHoyI6j59+HO69YacRD21cZu
SMHC4nB+FJa6oOiuZOL3fCfJ/ct3cUa7769T0/DJ+cVIN/C9wT2PpJVFlCCH+1hBwkvK/ctyMBTi
rgxiFDTb7ZPSDsyZ6NwAXxq9AowgLojTzhxpr9T/iSyG5GTzXJZNQdOKsNuZAyG7qCKfA4QtZfUV
Jwi9tBVlPx8UKWJzb8aaqA34VGPbIjrlo41nZ2yB6yIVL4vwN2VTLUTOjrdhase3TgxtnpwW+of6
XTlw+oeN+1e9u7AHOn8nha3qmt6TqEXZHrKH6UrSnpMBLT7sM9zE5eosKZZOC0QR4oR8QSTeISuc
lBoKCStniR/IRrpDJiL5arjo/lB/TTA1r8BoFkyz65+POA6uIhsfKvxReYaS523oc8q3zi7qcaw2
L8p2XwAOzREwQaahKh424FxRhp6O2/KvP/UWTuYiadRbKWSaLEyCC0JjGk90amE7O7x6WY+zDycz
BVCoDQBxCtSug3eXOZpSoE5+L8F0+BLAppCC90e36QT8ui6do2MiHhlHsX9ePOYO4Gr5FXsEzeS0
xsrxlhzqpUvDzX3NUZPzcJsxN+Lz40b5f4ujsCRfXhO1cKxfs/iAX8ndQNfDylb1oinWt63dGzsq
e/zlCBZphg5a7RA1xRkHhVEMTDbsuR3sfsYE1aNGmBAW9RD9jubrsPalquuhBwJ560KGCHSoDoKC
W/T4vX/A8AoV2eH8ndlwnhsBpr635ua+XWfWocO3+1fTSNhl10hoLxbp/RLSgHargWomKAJFAM84
1jr8WOVp9Wphy7LpXz9VEi1vj4m1gruCz5rV6gsLf/pWXHtJpk7KfBM9FuECrtAE3aPijwykFZsC
/B7bhOQQUse24uRHupmkKr3ABDEIScjjwn0fKYCY8aKVZ+IUiO6gTYTRkFLqHa4OtsqzvP2Iz609
TrLlCnJuQsYwfrgKavP7k4cGiYsA/UDkroOOHOVbn2O3qIfKXpe6Bv/Q+1Ifoce/5h2B8cUzVDHS
CP4YAXQsrUm85C9cD1jdMF0KIycQsFa1eyr9bdOEBtJYYZlc6RFxFHisrEx4XgRdS12HSxhcTBYH
bu8caVcmTSQCJpqPZoJKUx50B/g2IwSaj4sMyM4tCCpEN1jzkr2EG25H1B/niE73lpRNKfxOb7Fk
rCXrvO9m29IXkDZz/ZNc8cx2fEjGTbsRX+0XwZc3PNh3Frfj36xyWNYW/5BZZi5ucAqQHrEBIBNZ
HbYIdbf+0UTvxilXWFUDwSBjX7esGXqohqWzndcqpkc6W05MB3gnvjpGee+mii1KhcW0DawLKQcl
einVsNmm1PJ/JFRB/b6ubha717VwDOby7jHXN8BRvjXVaofcRgFVy9QnT7ySZlQgrusH8iN2OSq2
9LWyR7duMUFghRkU29Q+SbF//Lrh21/xn2X4px2pceS2uyZze7eoXN6O7Hv5RpdgQ5I/LwnNm0a5
Kt0jSMyfGqNVb+6RD0PVSS9qfI7lrl8YnUC5DNTlvdR++9lv3z8JvRq2agFkbNvkSgExEoqwxiEs
FIJDRbuEm72Vc9LS8azP7KjjRzg4mO6Gf16G3c93Sh7xdRxCUKCx8ni17IwBNzrolKOQyCmXFTWc
t7A1pKqbsY+qfkKkq0kehVFxYFkYSMoBB4gET+2Hb6siOBv04z4fzdppnlyn9h/C+4IyWalq5fEz
zrqfuYNO4u57lguyD91KskK7JjLEe/bnA3a+7uZa/X6TjmWV8ToRcOSp6E3iEcBtsBvBGlez9i+9
vE+stpWlKcXnTuN5tYyvL68LO3h0oeGblN4bYDfuzB1I1E77y9V8gp74v08waUBBdRufh25fhpct
KuUbdwaIpYUG6V7Ve94TTsg0nN6/fb6mTgYTZXWemvaNBpG1aIpnEqWP+a8qndZf1sptqwGegfuA
VvG3Qw4zjPMYU0oQC4qY+trSqY07bHEKsBaE4Kxbb1cHRQjJYQT0Q3sGYGXBrN2OfucHWLGxAL84
zz8cYiLorWk99MDKVFw8IY1vTw8xU3JTuUztsw2zbQnV4tASDjkWCO4Z5ouy1aHCN536koAtuFR1
IgiSlNT2Qz4H4/DBrdmLwfvQZMn+j5C5YSUY+NOOzKVwMAeoiyDBj9775szOYb8lhNEOtpjmPd9Q
zudaaqXQfuxsKOeAo6uX1G+3EmRZqjHmOO67qOPIGQlbtDktB3/13HMZNC1Yaz/EujBpuVgMc+7e
UZAFJmgjfwhoriBu2w6OpO1U0M/XjutasnCWt17hJv91L3epps/TEq3qnVnDgYPBixssnm5ovyaj
aenM3IHj2z6AcugfpyUwTLmRZ8IZ/p1ll+IQ7Kwc+zGUz9u8KdCa6iLCImP4+UXTMUPxGJTknEbG
vlTl8iMDaK9hldpl0me3acnDiifEcK4W19S/77P39rEWqtAqsMoYuZLXXAS0OLFThd8lf+KeWVi2
cimjuXRREL8nHa1OFafuC2o1GH8LC1iNWISto34TG1WdohBDiAe6dBwOj6MamHMlxJtHqGPjReq9
KWY8Zo8qa6eCa1ANVD5IWYeFhYbm6u1bNr1eoJJFhoIK2zRXsqJgi6iAmGJeJoXjPvBzLgYjhJY7
tngctSVbqCof8ucU9gzOOB+ouGQHw+ZQx/a4oXJ0v2dYaYh/p8mXMdA0JQSqagsp1Cf13Ku8T+jg
Fl0Tyl/rOkTlnKabkyJJD9787B8aDDMirhtHnIVyDRwcKqAG/TqHcNrsIeuSWZSsuEndGnhPeszw
S2WME/v7HJpddLbYV2VbKy5O9f6Btr4Nin7hfUMoof7BXRteg7eNwAlNGi1aYoloBx45GyKXBPrK
QOePPa09heKsuKIgyDYIGmEy+3IuwoepisUQtyrU3xdsMrK9zT0binxje5Ypns2KI9SgBzBcJTb9
Iy5cVDcuz0dNEhimVDEHgPYQYKeNHLAm6l+wxV0hlgxje0C8cCC5XmKMnfPZBs21UkNa6H6salvC
vA7+YqYVs9xvAIwklgzgn9aaYAvMvknEAbpmvtx+stNijq5G2TSjbpXTPkqH4Xt/LctnMaa3UT6d
tLC8+boUKtZoO7126bqd0r9TUqGrqZEC6j0KDrt+KMmD5TtTVY5V5zTk9ztrJk06977d47cvkY5n
J64hBnsS0tQmbcJMHbRFURiUhKp8hoa3MkvxFmV2J/FEXrEs704YQVSnLevXLKOX72Tg/TiQVjMT
dBbGo57YPicqBWEHI1abFV8ZPXDswMeb/v9C9gHbPYnomDJQBaS0mi0PPHYnalR8DWPa0/pjvduS
kFMoWjYNvcf9dkJDVpP6sUdhBH7qH8tgZree+ZrFuSjkRGxqD2RSl52vedzQ6+Q0MDGjhr8bbSAc
RVhaozTbOOAHk4DjZTappAEetohxikQtP4udJeLI4ioimkdtzp2l4CA60iScKAPJGmzTDo2w57LG
OQGHh11wQHHjuPdoGbvO1kP3vZfwsvWQxLMQ+CQfcrKac1F8UP6/Z6JY3vxG8GY3zeErUSQ5AaDB
dLESgd6j/MYAVxqENfU0cFAo4FFgCiOLtOknInwWewExp8nFapB4eri3zc4eH4HvtUr9Cmn1WgnK
omZzWAK0zXm2gAyaURD19l0Us+VEg81k/AGixwcJRVG/61NxSJzB4uCDTEW5DeRrM+QIt1XvLAkI
Qsotv3zmgI7XvcmQo11ABb5ZgKyWgKVvgbQfU7/AzVMU/KqwYjNkanqu6fwodNFfC5xioNmkhw6o
A2/DWAEHzVKSaFaNAKQB86jyOAudorQsXVNYoc1uK/TQ1vNFiMRIUr4n79jensLVDJ47LlgcJt6W
xUj84NUQZsTGjNYEG7l4SJ9ZkQxocW1pKdP0zzzEOsUbR4P/o81dw0minQzuDey+6ltfcUl6tbUN
UZBFPHvIOxCNnFsn+/rl0eDUypbhhHwvK2uBn+cQPsHUGdAqQgbXP7eo9KMCOxZDZuGl5ZOTbOwP
W8aS7GH0nkMXfOvNfK3uB0HCQNSKsoIN+eHQ2qsk+pKxbN4xzkRvjjNCMiTuGT1EW/B0KAUurOZI
HTZCuKm9ZCd58eeWGOTketPdA15rdPTLeAaYyxqMbCQLFgI2Yx3uZ+2cRJRgyyqEsEo/Tq7B5HLl
+l4HTqWlvNtl0aH438cng5gts/gu/p/rMzJiYR6Gdh6IPbbyT6EO2J4YC/4V+uxmZv+T7gavd087
4dkk2JXUhzxcF0Ihj3oRWc/3K9IqEmuuWLOy99YjCiLGB/HvvxNLOBYf4TvP2eYkTTjHu6EUz60+
0Rif0sT/hHm8EnZWs7M88Cg4SFFe7ewtKTZ+xiVxmNOGvOZQlVIuQgTL+QtYeQYQbkxoR29nkXaL
yhR/D/V79v9u0rK0WyER1kVW37kAPTwRzX/Zqk1KVixm7Xpk8+800ncboTUvX8K0R0S3px1DRxzi
l6VotQ+JS+0RokAsEz+AP2wuroyoiMEyuNsMH0Z883wzX3+um3zWdKJZKdYxn3JAhUfsdBYHbipZ
WEuuuDrbWtDbc/zc4Ck9h+QEc07oFY/OW40XhOrRH8BzyBoSZhOvy5gzwtl4K5o9sqfAvnfKzA8/
TKMXFN0Wke8RT5GvF5hV7tqonJRyx9ekguukuLUKPmQJV4j8GJo6C3aSUx5GJOehwDR3hfagC+Ai
yUHyYcWLjz4MF9nOw+FDWvjvm2RFH0S0KtotzMT3hZ/4ZWLRGKrb+A7/vUKA5maY1uTjcwLC+PZJ
6GS/GIiE2ycVn/QDLIOWBb7+xjGgjk+GVZKz/R+Y4t9S+7t5Cva+iaRStIQDzVFNAPEJJEWTpsN/
/gND8OHx7KE699tawjZ8O3QQRLN+uPPieDSqUUlOnW1YOCQ/QFNJF0F7T3TUBLv0fDDeC6Gw8H2C
p/npE1N/LOOelJLvhUpk9iUCwJ+IAvxePYpcZsgJqiOf9QpXNw+IMqxRSp2qAYXQtTn7JnHSzdQt
wpdRKpWETgbvyGdyGWqpcGWp+gTxD94Sgg/mW1IB+cDenIp9QREzvzXI8LjI3aJ0TRHH7seSaJTb
wZ6sdHWdRUEYyT/6tSbjCGkscEh6Ymjze5XoTO3EPMwf8RHbCa3ljbvHozrDPCxYUfE0KZtd+c/o
+BPAG0z3/6g+S/0GCK7ke3GZL6lGo/TfjXgmTuwdRV2+L516fAVdyMR6FDg2lGp7nexH1Pd2K/Dj
avP7Dnl4B9VSyx6fHk7w2UmyM6xJLP+rTxCwomNbQxnpUfzHfFPZWrfsJxwsbFm7xcOgm2d5DAWc
Suy/9CqIWlP1+CowP7WQ7HOpW5UmT64LAX9xDZxLxAcrGM9wLbf+ba3JXhB36kaVs0D4veNYglV9
2hse07vTPoRtYRvLa92UNeo54zlaOmahlsCMxTkAXlGNzMlOhGNyYAN8zYN2rSdYnrp8f/vKWq25
t1CKjwmw7HrkbM+obuPoXM3xTyEbf+mCJDM/iakwGs7vomrnM+q/2S67zi9SiK9zcNTnGXKKAvpB
aUHlu1ZB7iNTHpLyayNLV7ifquyDvZP1vXx01C/AXb7FJEueqAk+Cnihe5iLhDhEEt/vV2QHWYwe
/+l0Uk0Wsi5Wqn0uFyXcT0dL8wFI8w9eXN2WbgsZtzb6Bd4OhMM3H4qieuzGoKig2zWJ1G+8n0r9
JMq2TT104XHbPWrc0184Z0hhMRjPT8YLACl6OdAWw/ohubpvoF19TbPv0EcwHYY2uvPP948qvE82
BbXiOJ/q6b0ABRO7PX9hFeEphaD3CfWxikVXTQZKjfczde1m0V6OzhrAoKBeEoOzKAsZuyf24jPg
T/WGmi3+DJECq9LtJxmMlF6SR6pHlvK/30T+RU0HYtf6TOm8EHIHdADbW8PZfm9L3Jh+GQjH7r2Z
tGGGWw0wC8GD56IG3Kot75zIHLsXlohz9R05fbwsvUz+5AQAbUNQV5hvKRgC+8j1DCnf6tRCDy1w
RasUew/xaiDJ6jtDmz/SAjyP8aXqK2HamtKyJ0+DBkOmNB3LQLH2dE0rvbEv5kO+oRPrlFqpv3V6
BBUF7QKJy6FJK5HBRYXTQsLDRXGgmunFrNPruKmlcHkz9qF8Flkw3diTcATDxGHC+7mQIxv+baGz
boAQd4+2t8VayQLF+AoAZ7WKjwUy+qE4QSzGN0byI1Hv83znxHmBLuL1duuPkzCTKKBPU0fr8PdN
tg0iauTslXnr/sH7ouGB8zU5g9AtDows3G3ta14+tOd6kWFNRRkUbHt4EnQNtjQeUqpQ1UgMENEO
idvg0ijA7lCE9X6goul+DfUnFx07jlIWFjZ50SYi8YeZjf9tEhxjEYAZ5TRy0cPM3ChINX6vRogt
GJJHuT1k2FUav3GhfWQQNRz3clLpVhGas817XGfrW2I6nz6cbCX5fn8zr0wUOHPYNWp+KEStnQYI
EZmww5QVqMEEbAA2/zOSFylzrHZpTv+QLIGma6QY9Y+JyjKXS9mk+eIVZBWkKqwHMWcs7ZlqB5gW
r6EnGBuah+8M36GKD4KYQfUFiTitcGjl4MhNP0Gmfsom82ysRUHqeXYDyDzo5qU28pHwpz+Pk9u9
F8ZhaJD6IcNaIy+nEeINiwSChpkfNdiv+ublslkZh9x2PSvldGWnHZLPpnM0cgfwc/3JOYOldjRc
zPt/BWlthzf/neq16QucnutT4IF42XsE22U0tk2Na3Qm4M9jukceRaEEq0d4rUw8274dphB6JzKH
7YrlYjPMEJ3wV+74ti1ijY3+A/Hs2Z5hxRIb/bca37H/NgEhT3ohoas6HzAc71hklfpuSX4HqGy6
XBhdWDqAjQsDCHERM6NBEopp7+s3JLhS3BIJL5mqQIdRRw3qYuOjEQYqSM4plV3+crdFekU5rBKv
rfOIHs3G2tb3UPHCPdoyA2C6KUJucpNUXZeHYD9VqnIHMX21GaKCif0MBlNbJwbftRlulxTRHkmJ
XiOE0HNhVkrGvU9nr96tJxdRWTsOKFybvCRdHwZhX15WZrWWEJxbLOEGX0gog+3fdZeWiJEiz+LC
a4Iht/jyt9Lh6+SwgymrloWfFoU8U+JiLGPrq+WhejKqfIdCoqBEGqx2DXBV8tX6TmaMxao7b6dJ
B3yatedM/QwY2ciN71BpZkqt4KcGZDjj8a7PQKgicjH8UnNHcOJ6dUPYjTDeuQasXPhXIQ4J9Wv4
6oyPNuMLEO6t2Lgiu9CpkcLaTJ092L63H5XovKU0wgivOqoNFwOqpCxzP0DRBIDkMCFkar7YoGRR
V4bsdxDT6cuoYusyeKyHQc3Jb1Vpy0p82zK00kG707B7i/4VBxBhysBByvROFsvu56Y3PQH8qX6r
1wduW6SN7ofK1BUPC/9cEb4kci1B38ymYzebGx5llEqTsb2ojd6AM84NC07Y7VGVwhAcFTDepd0C
bjeNOyXkeivg2vF+byH5/gXTo+UA4syXVJIvwu190cQyVKBMVvavQJAZQBAIj7lGmOdmTu/j7af8
gqQ3JKNQ90okFNMG2+60xVeKEWFDho4Y++WHMVpuqYYzNXAqjlbdqOFg2z9e6kjduQZbbciQwWzr
XwoJicH+qrAe4/vchKWbSuB9XQp/RDbZqYgM3YC9t1brxWYu2JxppmlZRz6DkMhipFn71EWC6cUV
pYc9NA5uiwvLeAzef+DKeHTTunXxdv6VtrjOATMm2WHnCrpGugE/CLGBlIfSpH9f6ksKj8z3Z2ei
kCeiHP6jbGCyr/HPHizHnzr/FGcsQ46k6gNo6lNI8scJzyvx9XFAjYIjGgURbBHBKwT7l5yUkGb4
c6ua40iZAtefuusc/v/xDvLuzwRBCPQZ5RQTW2c7skzrAzlC3f6Brb4PjgYq6bW3yWF+IYk1jN3t
miMm2PKrPKRCIFU4VkwtbJ+NyfOZN/KvnnMv+ntsB2nbPMLclvsJGQ9k5/NYvMaYHTWEcDv6SI1I
v1EVj83uiuGYgqIAIdeT8ir1+QYnVxVCp5oTFj4xbTEdvaOizJR5o7gN6nH+Z2ziYIZyzLoOshTi
6nQ+v5zJa+yWfWe3Xhtp7WwePVjTM2ohmTlYXVT3txmub7looXNVCVbyC8brmVXdsfeyc2rb4aj6
TeBWfBHIoi68Pv60t51gFsY6jXEU1xsluqxTnW1Jaxe7F8fUikKxT/nwdq97/NrPVaqJxacHYDW1
pH50624i0vm8t7g8WiIzsa9q2axxONvT6h/0uk/Wu9z9ckfwZpMsYG7f6zQFziJ2yeKJgz5zS/aj
ULHwGibZfZOtEeRDc3nLo7h0PE4l5+wlJYoZGjvJtEMYqfkiCxS9uj2UCsmusrUjaF5/KFDu6fdM
rnjwUrXZ3SiEzVBc15497QBKk5YkfKL8LGYqQpGr57zEtPBgDpDpWYnEvMGgf5bDsWzzrCRaICia
K5PsUMTMFeKnaJT+L8fBubtk5fDL3LJpc0LG+47QZ9tquBW93VmpWdeAStLY89j1g6D4AdkFI8AU
o43R5twiiYwsFu9pF1JC9Ft5xygwiXoOsdob/hJen7mo9AzDVQ7KEJJlqxPNxVSOb1RRJyNZ+7Yx
9GZpjDVqfpOF+1fbZJJA8SUMXavkzh0GRlOF1rOcT+bI2WqYerA+flKKAq5hJ4050RFjV3Q8og4X
7vppNHILy2Fs0vQFYI+0iAV39Y2WE3v4oNx0+ISmfwJHBlAeu2pUZ/FBduzr1+lWxalTPyXP67i8
SYeLn3wmCtNi2ZEDXaaqEixv21/YSHM+yOB90NpNQtta3O/3aCSOQ65uRpc73uP3mXkxPSTJO8mL
zrXNIJo9lI6vuCiSSTwkQRPal7mFgnTjuLT/CT9LwV9M/NWVaIhFm23Gk6wkUCnnvHPB0DWfnD0n
X5CN2JJ2hHC5subeuhT0kLPVc6SQrhH77L+e9YEy+8Wis9L5XN8PPoMt8k+Fi1b0XovEPe2yI/Wx
XVdiHIal91VIF19GxIkII1k9P4l7emCUgZkF8BrJ4HwcbMYtCOiEwRuVzA0s0idqBxFlMtdnSUO/
9x5zVwnjdZ8dibTmMVxyjU/oy0GF0Zd00n3ipUXtcqzAsbyitQAw7gBexRufgvrzsHhyy1nkbRJ2
Pvgxe/iz8ggHp12eCCjmzb9fD18rfN3MZqTpGXrpc/NhHrUk54FVaquVx8l4u2z1t8Ptf2R1s8Mu
46V72s3iwFV2nZi3uyJfbRcLkSHhjd+m6DYNMQdAKVkL8YKXZAafndkHYLnSaTdxqHgDLzjARqfN
ZE8qFdaP2W462FNcya7UbAEiS/oycV+nwM/unLIGs7ZkiVvTQQ1yabKt/+K0fQBmZc09HDXZu2k9
J9jWzYhJKzxjn9lqeYADiaGJhwGjoEoOZ8TvfdIWWMxqh/G7F3irUHlhYDNw6DZbjiy7xSNYL2ik
sc5tPzfXtUplgvQn/ilNEDPwj9+lzlaDy9HaZyeF4JJx831nfXP/z/blF2IoV4WpUIvQSbpyr4Vr
JQuT+PdHNVfJ1v90k3J4Gc8eACIOzN5TIJzdG+/KDQPs7VRoecCb5prlGxhuui6nPkM+g/fizEBO
fSAt0yagAuxDd2Uz7O/vcDafJhm2n5cftwe3cHAMXosHZAU8Hf2omI2/y179vd7eHXbu3Zq5vpPM
7nnNySjd75L275KfdR7mfKhstGaqEWQU8iBQID6IClGRQS6l336KlogBJWE8J08QKhcaDubY6Qb9
ZqzBZXH2bzpJhiovhKsaSEd/S8pxCC1zOxMJj2XDGQWCG4Nwl1Y4GnyLF8LK9L7RiatjZSbejZfP
vUjtQgxIWPG9hYZh/4k0ycRo+z63kUckaiA3OsMbtj5+LjzmybVdKx+z71cc6owspHc6zLVZ7esb
bamWGNlwyAeQGuUo38ybcfJe5xl7BUHtQ+Opfu2HOvzmlz+6HNodaylzkkLQ1+HOWoTBrgcRMbH2
oUrH2OQnfv7tOaE1jANqYENx6BsYkqTlHQvdTUOPX7lAM1Xi8njsDLsoOD326PoRBTkUrgiYILos
0MUOCDc1QaEcnRjyaqU85KjhRWOrD/H/jiEj/sIznH0B0qJdYJQExxVSe/WWJRiPBqjag9paFCo6
rLDY1Qe95jQezjjWekbytDlcfDtn+h/ELXOzad9mMnph2c6q2WMDntfsOZHEt1HuPM43h45VLu99
ho1dMiYJHG2G3uDKsv2RZLLn0q9/fYN+fJNH8G6yAkgy9NLKnXL/O17iPHMbSaIPBwfG83/VwjGd
mZz7Y+Oqp9wgswoT0i3ZQWG//LFnUY35UmhyCIrHzPmU0jcSjOiEzl2OKwEwWYuLLLBpnAffeEm/
hQ5zEx5l3V1Ubgd2F/HqYAn8zBiYNB4MvkewCVoSlsi6RjcOwMwCKTJS+nmLsCBlq1OweyK1mCNJ
svWJ3t0C1I0RKIW3R6CNcOc8vP5Q0SdhZDnGsJc48BJEQAmJrnZAuYbf4D1vkF+svIt6mmQ9ccB/
/GlyH4jQXmBffJ1w/9sL1QbHxoe2e9+K5qjZ+0+taxcJ/16irrXq+4qf1nzvwNeJDiytFgEI1iVz
Xw84K4yegtttQZDxV7Q58eywYAKnYB8P+4TwZqewd+/jRY6ZwE8UMrG8efxZ/NZxo2A9l9FCXf6s
PdJyg6h2Nlg6bZOFtRQ52R4vuSD9Q01gAwcHtFBDDhmLkDylo4nJiEqNFL0RdEO0jj/4ELbmgrph
BUztM5Gh7/2meks8Hmg4N54WmoIxgnrEG756patJ6v/M0BqLxixuqnkYg2sMzaIRipXvTx5U9o/8
Dvxa2CTaqF59wEaCNP2BIAyTlnb9OlDSaaJI13k9+UVCsp+POggTtXJPHNbzKo1jYc7xX0ZgYzy3
E/x3Y91+a67bhGIKJqNi1kChTQtOKBVEIwds/uDepN8BU1fWni5QGjsQ7G/zGF9pAfy8NNi+L19W
tNp6mLA+oZU9GwMnH7xmc55vHFrRonrKjUl+FPxlvP0RcXY69c4RQCnREOKVDzsh5nldvEnQ1sUl
dLbjbWmbNC9sWMzDik+kglWib7Wxlx6F7VhXKiCXML0u1rFwC+Qg+CIKi4+5aCPS5vh4jXVxvnzn
hKYBZcKt6kIhw8U+pmRA0UPwuGhIt+coGWIjZiYWg+NKTE3Cy+Rpk7WiLmAZHz5IyAIsl5ssZ0Ll
HPApa3p+1WeXpEkf78FxbjmqpXyBHKpbiNcwGOv8coZjnw/wXU75tYZ71Z4hSCbzw8x61X1UBIJL
tbhUIOeT3lsjlSioSeK8huoNDzwmzySSFY1Og+8tuPppkKsdZ845SHUJUEJeTDVdgubMOoJqRu33
OQNv2YkpwrBt7L28tMsATRpEk/jjYXZpZXkIc9MRPF+KJVvzTxd6MdwCvd5egrybfNTUdMy9wfST
o8MkaJE0XYFQ9M6dVAAlLRMIemIz5XLYY1NOleEt2AOUFyQAUjbObA6Nd5eMXHSpBbcGbBNqkgtF
S4rQOJB3UNZilqlrnDA23cPuY490QvNlF0hAgZXNUHuAdRf4E+KERyriUtb8uBaVhBqGjSc65703
Wd+91TJMXWbWwGvCmGGQ9VoYyKO4hpBDde+CNUYbH1lSUD3kLca34gqGOdFmBQNiABioFPeubVo9
6hKJVzJdhlh21M3Um5AxuHwL5KWngK6Tt4aiV4PuiSg7BFa07YnJLgdWPm6tA+A4LPOqeDSurV+M
nWb67uCk/gIdwAsOwRQ7yNBljA7jgOT62N0orBXIqRg4nhcFID98MyLm3jmTIisUmZyHN2LbVXc0
04+yLy9lYeDRna5GNuBXZgRpaFnbhoMCclNNlkzJDRDfKbDWaNiZlYe1MBZBQ/62uRBPSJZP0znW
QpGgAZ1lAzZPGWIFb5WPq/i/+1zgrLzyRFNo9wEHKhPrMPeoDqTACwqXn465O+bhBPKHchTfxeRu
dGZg3+spKXsOCuWsKnfcGlZ4v18At2XgXl8HUNsn+1tCztDDYDeigpprFAhtrYKYeXtluLdcXcTG
YYqGR+z4pK4adZDcEgb55LyglyJiD0xMb6OX+B2i0W0L2VW7UllrDN6WKQcJjmF6N3h0TOEb24M8
5QrLweqw3xyayWWKDGMv9Sfkhq4vVyNTjHYdUvsRliKO+w35H51IUI2/6Jaees8w3NtepUN0J1Mr
QPVoiK2tnnvRD0kyxs723gwX81x9DGj9InWf+8MDWD0yVsk2M42U+huLyPWHGiZgekuzBn4Xaoeb
8FxeYOGPXxqkKGL6dZX7YOo+23FIDVar4zozzfNC097JtsWhMdhEHP03qv15HdfO4IDkBaGy/s64
kyNXcDFPXq+nP9qU7dzIXA9A2pKblwKpKrBzAzhjnEdBkXwNjN3PnLJkf9g6RxMI+KFc//4RHFIJ
xkFM17dqW2eYOdh96IPyW9BpQD1FYq6/dNy0ZDCV1DB7Yfp6R9z7yNn/z0f2gycnizNA33fr+rP+
sba688ZhasklM38VAT7Tt3s/RlOne+0KlSihIgCSiRb/vTeYRGt063K+0NQUmVtOPqL+c9/t61+Y
j0L30CHWulHPRd1uiQzH/RB6Tm8P+JO/+CVGLI8a6HqV9aRM42MLqsnsFlsiEq5rdeaeQ4msMDLT
ii+hYu8XhZVX0fvjJtWg4tbyCd6P3VOnG6qEYlj+rTPMIGt7fAGdZSX9A0vhDHv9NVKGnNLoxUEp
UikQeQ1dIW2GL4R2TwJnFSfO6IKtfBGg62qdxLQ9hpCvfXdAWOzeeIBA9k1vv8/e+4lRkITGQYRT
biyAr7/45ygMxSsDX1xCtNOrTDzLKh8VOY3Zr1BdYeiMvfoXYNHd1WErwQgIOcq9i5Q126/IWanU
1oJ3JevpXf+JjyxEbo025fn7d95xuu4DwxOW9KuFjh44h2eeV1Wt9DgsJSkFfuvF4R/Ay1nE05s/
HiBIk50pB+YKFZkTW2gbbZoqRtAl8nZrti6sERVWU4IomqQm6CkVevVM0SeBxPDHLfuz9aXVgPu+
Amc6E9dDNcPoY4VkojDtFo/vFSgBrgStu6Dy4D0Jhnp3K6U6Dr5OmcIWQvPljkw89goc4QaQwBoR
Hh06TJoDE5LHR4ExdFAMIVAcBgXpADzc1MiwdsBN1x46Z948SXDG6aNq7DcJaLO+aJAi4LNPNIva
Fxdj5OHHMl28aoGWr/JxXPFUrOe2ftWic0rwTKJG8w9GfUZuHa1XHqdJvZCkLUGIWtf7X6EMw04h
rxvmY12owseAnZGY/4m2GXVOwxCKgl1jXXwj6Qhpuoavgp84GLOM9g7OfGKl8QnZQfMUtcrpLzXZ
UACUA0S7WKBaoqsfBHuWX6pECIHTx5pxBphRfQwhJQ9M+tr3b+F9Czu/baEM/DBaqhkmegAJxhPp
H1rziG+sStWqxcMUbUvRFjIJO/vsrLcket2FdTzRe5csbn1buCT2pq/ZPChmTtfF6188V7w6Npuk
7sCFV2Ni2mB49kyAGSxklonsdJWcOn9COAJ1PmZsSQntKDpQIIk28TiCNhckiAUgIxduWa3I53kd
mVBZtNlXGGpXZjbq9Vr93gOYJhXwi1wIpdLaeIa4sWmyNbi8Lw7+VNcfza5CjG++2eQkxEkVybjw
IKxwjJEI4sGhzgQY3d2JW2MKpJTIdad9xtaBRoIBjQK2sq89G/nTVhJ53BEuvjC9jpVU5YeIw3nO
NbMx3fw7L//3gAqgwjwzqJqpEt1JZPlBUzA6SHhMqw6uQrs9o4SPD20eHux1JAZdeByvyTRRsim6
Fh4QJX9H6aB5+z6TWkXAa7I+bBxZ61RELbi+1dzzSIzF2Ul87LwZNnWt12sN8k+f03Yi31E64ryk
QdBiVTxUzPgcLY+T+7QZNJDfmBWziyp2U76Kn/Q6eGlplGu7W9N3HZbpJgw6o6PWAFBfx8FQGlw+
MsVYH//U4eGlu3rWCLlUYfKOpuFCnf8bDg3IdDrfFKfe8pIVOXlw3i3MeM/JZIcOQxzQYJASP00+
6zahqcApCl9BFOBmBAlpxGSKzDzH3gdfEpeXo6CNLgzTgMTsma3755q1YQz4Kubwp5Zgl1vJ7hFm
4j5JFHkKpi2y3AClWPLCcddfsjt48ZF+uEw/Jb71lakO8qqKmDPbprEwihF6c2eg3qJu21+pei3f
zZlw9u6xyxVudjVzfK0ctXGIcPbyMEbU4SDT0fkkZ10oHgdXhk0jYkvjBOUjNzja38p7JlF0dN6F
2geYsYMtQOjI1t/W+UtMwSxB1q8CFF3hG1woscqeNsSs70N8k5dXjyOVaFgJDC+gNjywWNGWXde6
dZbocN8ltHqQRF+yOkN0TWi4cAHmGEmV+jMcBJ3aS6RKjIfcaYKSyNI32aVG7kYtXd7m5e3SSysY
cQvu462mroIglAsExx0S9m7R+bAvWEv/UoiuORCzjnNfqV6LNMg+yG3QDVBbAWm2cUj4PvuwYpJ3
xatNyas/nprZw9KKmxvtotSy5wLA+Dnct4B/7msdDb1YnRQvnEklm42QQ9N1ap4lg9VeuoIcqU1Z
wan11lKkf47Hh6E4fo6O/lg6pF+FG+s4YQIlr2c5cHTQTE4fNceoAqDdT50h9059+Y/CxzaXrHPL
jKuBBrN1G7e2LIM06up47LiU2bWJO3FPSxPN1kXNKZuUtQwlwaVJazIyWd6q5K4SaVv5wp41gyr1
O2engSsyJXC/gv+Hq+wL7CpAHNH7W25nUff8iq+cSdmLKiQq5C95zaNLKsblXcXgDoN4N9iqp8/2
qCJa/8/K9f66T/686m7OM9XJNktj6keh0oCGfjIJIb2F8Uafsl3igUbCXIjl9hx2qxxSa2x6jsBN
yFsnch/cLVrtVBAsqhcTOWAQivvWw8GtIB7jS4b2ONSzYPfhT95j2P63oNUTHlJkfkFiR7dmHaD2
CypHWD/yKNZ+G18MtexwgU16Cj6bTkoRRb6yFnG6gRZlmof1En8SAxtKeXuaiB1O2nz8jqaBD52X
iyjj+Ws/NN2qb1exbu512SOyAdhCBrwZdo74e3SUzblRZXGJ0xStHXB/TuURdUGcWNCCGl2PbMaR
Nw6DK3aNF6rwTbdb0tVwg4Hl+EBd8h1j6V+AQZJCtnYVxvi+ApKq3XtLhC7v22fDBsMNREmuzy5F
m8LeHaUtnHUt/4EHJnRlJVHak4EGIzLPLl0G1FrlZpOq7hOw7fWeLGLo6NdatMg0lPt7Qkujtiti
NQ7Yy16eREWvTYluTnL6LmEEIulkxcAom+m9QLKJfKpggMP/Hlw0r6SCc7Nkt+9deNmTWhf7d4Xa
sxZJ42evTwaeCBzPHAJT2mCapDI6jYD/YOq9vEBfcMhGCOKd/gy1zWRxb/kb0R/ehdPJFE4dqMot
YP+kNCeEXhkr+4FsygTFqMnGHEWhIVSzDLYrzitsARCL81bmFsJ4P7mj+01XP4l8ZOf5FmWGVN0z
fFVHQPuBV706ScAzKEAf6UY8yvbD9JoP7jLb+TFNbrczeh/ScZfuCFLAzq5S0608daOBUIX8IF9Y
8DzWGWAQxU7L/u09XAhVvWN8Qr3KdBhn4R4hUXgp2ETK7vx/pF8tz4Jt8652dMLbXBGPecUGw+Ei
QWDprgtz+SbK4iBHU+mDWWGxOh1cHztJp4K0P16Fd4B5U8jCrX/Jr5I/mkFSq3nl+1Kkrd84tYbT
XinexLIgbm5nE9HIISNbroi3mmZoTlhok/BRuiZuUZ2hirjK8nSP4F1AGdhdxp7a+GofSQtUf/Lc
1baReHuTACK9C5DIGmHinl5n4pu+cTlSUiS0f1LTcVxSUq90CxaLmCpfw9oEyTco80K4XgYx3GCs
cl/zWyvsBmOG6u7GcvYEPbN/0NFPb9Ld8Z0X+T/06223pMQbq+TuEHfEtDDSd70vr9nqmDQ4KAQX
FZtOfKlx9DRlhoVVjmWt2x+FDfGI7OPwR9AQBi/uyRcJqtzkbv1XN9ZJC+ogaoIviyX+nbYBQXJW
mXX9JpkuTVOuETkjybvF75J0cUpNayA/qeKwf7kwj17fIS3Nf0YKT4q1aJhvHNl8SrnTLhWIS4+p
i/5wufhHSp+TA17QzDPs/TAzUfaIGSS2AMcpIiictQj9ep+DHWveH7RZBgYXs+QGA3khCEV+/Y8j
Dhox009FKcUH3XntBJBp5p0bH3h9Ko5AgDA+iA+mB5ZkYOKS5FZcUm7Bd81kfMc0rRzYQNx79gFr
3XUKMsIz9m8+xFxgHCOdpqCgfocDGMN6CEU4PLP2zJs8pCIjivObrAUAOlUO0znM/linUfxw2hlf
J867Wi2+RGhAhIcBZLQzjI7yCgbVxPxLXh1bTHNFUS8WoVBjhXTXrGkUezBvM6OlCyVa+cnI0JQ2
3sr6NJYnALdhySSn3jv7xKfbmGvr2ktcQ1IJoR1xb4YW8gGEPL2IqxCrsLrYfQ64yOvYEVe38rCv
7kOlpiGZSP/nIWiSc2HqKxR5k1nr8GcGE73bEhmIGf1rsFtuLsvTsFVmHkBQvpySq7nEF+PAj6gx
qPEK4CgAEMjBftO6XEkq7norcNDeoCNLnwelRrwA6DzR9uHVsyodhc+MteEQnILNeBq2dLooiUAw
GdYIrHADUT/zGXWKtCzpCZjx4MDrBMDaa/RKEfNY1BOOEjgMqc7PU++n9T9NNMh6mgUFcxU6nlas
c1YmfyqXTK75nqXnM89xP95dNAIRIKpoYw5b01W5T/CgzEYRPEA0yO7ZCGj1KLW3Im3GmQFl8jt9
8YKP1Q2muZeQlX+C/H4DoNOdrGaFQozRMAX/fy9wyx8JjuBA8F1Sdq+eE9LCUcCZQqnTjzERA0uQ
9IYv0IzpoU81Ss/9wFLWvmmRY4MYpuqvMZ1CdGTX/zPsZMC5tNumfwzoNYESXeFU1AL93dAYw+z+
UVUrt3e5DmDU/rufTSMO/NOY0TsEzL6en7QOLv3vSjcYwC6r4XetaaFlN5qyKmGFvsTRW+D2q982
yBUbvbD1H9NOoWyLNIvioDUJCpfDsbNnXSOHIzD4VrTuOFVxbScS7qmkmoeHeFC5sarY1yRo/Hq+
bkwyiqOxpxC2RUsk8ux6w0xv/ObKU4MOljfa5+PpldFevjfvMNBhTjCPwjBLNM3aK/r+eXRkP1qX
w5YTTnvk3+MMQrfN9U7zcRe2Y+sEbqaQIDuAMnFx19qBbur8y5OdU8JqEBauP7e4utmFrh7Bafiw
ZDS0O1YP9NHHJywlrheIsGaLBxqAtCqxzfxD3JU1GwFZU2ocmpfED6S5wPAI34nMhqy7PHMBsDmr
3S2mRECATAgPhy1jdisfiCYG2nCQaFtvUBOqZAcm+y2p4WPqkLItIbrGyDAD54EYnyjfOaol4reZ
XialWenWIMsDkzH0ji9HKTJvgjKjYOSZPKLFRfaMigOXnxb9Gs4UBl75DXIRoyNB0QEEG29x/wu7
d6r3SqQIpxGi0MuBtIawXG656bSppvxpxifQipWTUsLD4Mt5Ur/P8IcL4l6OQAXIIMk0RsqWQnlq
YodeNcgzsi6+porKLCzI2M1H/ASDCRCT3ZGhzcXsrMktV2oVy6wHmbMFpZ+0ajURxvrd2YStdiq+
MwBhHZLcZ8h0qM8FJYQkdi4ljLmIK76fh5EtAKk8oHhCw2OdrWTs7LBW3wwhI9MKyINFPeyz8iVV
FTH7aXU6Y8I1A16m2KqPKvJyJCgXRFJObailJQT4APn9BinaBdtOidLtBB8tH4RWePTBKbZQafcz
w1+97SSplYJv2VB2eEdn+RBWtEFNYmEGFSLeA5XMUGFhv7wO7h6cX2XqAT7l36Bk+BCesZWmpS/3
AcK2lvwpdn6QCKBpNGdZ/1HapLGCQcpsYCxjYXKeUErEslW0I9Yzu4U+3elfzUwWsmwsnO5BSG2J
2NLyA7HwUjUtLQAN2ZwhAI3ZFDcCHlno36tlR3+TOfEM0lNyzZri9gRyYQkMzogx1Mlf3NZwRclt
UEqqZMRuvEm+NQpodUKaSx4S3uNKiD638V1NlgweG07nbP1pyObwiRv4xE691YV71OE7OQRNM1bT
+gTd8nqArS13HjDy5/Y4Y0NnVPsgXLtkvIXzKHwjcoPKU8eMOYS1wYy37yjuW/emiQmCoaktrEWV
k29N1vDwoDJD8ksZ+7eONyvOkU0w+tydP5PEn2yOwYNgA+Rgkwcl0Ty6Nhj4pJF/erWwsBxGR+it
ghBt+ACK9aXKe+jpnSEOCBy07SiRaYO0TURZK9in5HOAYU7DU/R0tYxJHdxaY4TWBUbLCts7vDsO
Z/JYzH4PqCjWXZ1gva1vYlJepmflBGvxsfNrtPN61IW0fye6zU/7brhkTas6gulYeuorPMvmpv5G
GXEOLKb4dvDnn7Rsttms0kpBspFOO9+3RuOxeNmL2YPG/qh94Rwzoz8/MFKOCbBPvs3tX4hbrhla
xZMGImpdor8vqphL4tcbdLnDSrXy1AFFW/n2vEr5J/jq42bmr4A8SaAlTwRh0LV8lL11E17LAnI3
vVttg5V6kMEQW7GWCV8U32OapLLmb/8Co5jESCt6DK/rY862rqka/a7Yu9zsos7bRZ4GTrinWkry
kggYsdxgs2PygDSwbiWFAfr+Gn9LWHWCD9JNr/CZ2IavQExCW9LusOadis79UZZ2ucjAlXhoFM8a
cIRMPVAO1GRwOocji+mtExcbY4WseQ17gpbDUysCrTvTA91ZdTNglI/roWJzIMXLcaDs7S4ZQZ7r
MHbmcUMdfm6ELZ9EquljRDJFp6sNn1MTsJaZraZFt4sDksYgOlkYUnWvTFA1kLygkCiLPYGESmJo
acOnHPpVzMgu6BD7eccgpbSY7ht07Wsprd1frAo9x4DmD+qCIiBwwzypOBmjMug00Zue3mMBh749
Mbf4/EP5iCPb6cOk7HlFSanokr/a57K2hfHGU5uYkc6zV0KDlTlb9Yc7yzq76AkzMBCycHNMAFqH
msj3OjrKnKFmhKpttaQV0MfdXCSkVzGhev9WKVgNug2UlzIE8OYURgnZywevnuf8/QU7laMcUJdf
/vUF/RaGgy682PQVR9/YKuGR6nfJxWE+RvP8qqt99m+HKHSgV//3PtjoUZ//vH7/N/DR0slIMQAR
K7a2d81ZeIC4Z4m3tjwi9BZCk7O+WjW2ABXLm1KOk1Lk1agIFElPfHTa0CDdMfhm9CF22yhdRs+e
+kyIX526RmyBLg04v65lfbx8n2TiW6WpKAQpNiu6MdGZKE6qH9X4ZFBVq5wLM5VXnydhQGwEvTxO
GDtd3Jqv1BBy1MApNzroEsDX514apRdOfAq0b4JRLu+Cv/TlBHopLFjczWzoAvnOydZBc9n4e6n5
TudYAcygEVwVCC9jq0n8qM3tTHs9qQaLY9ljzE27St5BPkMEH4EczCDBTc2Erj+z1kc4yjo1ZJt6
xDJBJoNNdR17ufh2Bu2DlP8jSnHP98XZ2TGj2NkoWn37z8ZNJO2Ic+wzbP3OIzDBoI2UsW6nwWbC
zsGvyTeO9gOC/on6a21aPpVP9LTkNrjWAb6ZHyVrdhy2YXsib8zpMixQHTgtYYbCRXkd9ydgxf2L
LW6+8wWp6+Q/i16ri/+cLvclWea6FxhIimO845kIOyHyKhjGp92zj5ZwMeYNWry6Gj1YM90a1hjn
9jSElmafa7xtpRv9suRMDAWNks5Koekn6o2EYX1+VyLnKz0QwWqHUOZYECU9V7A8Kfy3djYsJH3k
rtbrj39TfNXwHJ+QWGPCNTeykxe5a3S7wO8zR0dSsDmHYRMaF5CjUylWVx0EELixbfySeaMSy7/t
a22ZuNMR+AXYtyyrZD1FP70ijbW5LIsaFrrWvRn+3/jcQA02N/hr8WAVkq6HE1yrQqWjC6uSBvhx
beHSelshsW+YbTmfzvnP6GhIVz+KNWknBsp5gL2DIOez9dvcxA4fF2E6T+7Cg87sTqoQWpW6vExE
v8KBVx0687dSNJNdkF/C/gJd9E3jp0RljA4DVhuix7ZbJm5cy4XxJG+rk7O19zCsZrTvdqdT0rj7
fnjZ2NqpORyyWN+2A8TgTbblwBnDqMLGD43rBMR6EfrUlYpt5KNVVWEEMGNurhRlH7gxaQg9W0Tv
1tF7xB3/52dO6ywz52DOigFPYq4ZNXbWvmNjJkWXPciNI0cY5S74MCkSWn1NAyMzztjZi/BoBqYa
h6ZKfkUGmamkubZTFe5WN3TuEhthqkEhqn993Nuiy9niEEDHoHAYydXH/2wZ5If4h5Nk/eCtJzGU
Csu0iaObVdpif349KO1ZDBBYDurYZ2qA9SJhYehesc7BNfbKuJM+sFlWqLaPU2mlHe/3jMWEHc3K
iUDoyzjFxlzUKTm/qQJw5Uuj3zwfc/tuCBNtzry8uWDTapjYR99O5KLHIUpEBeRvJrde3TtWorwR
WDfny3Q/rWETCFH8cP29/gM0NFuiLVv0s45PDOONF55GESU+y3Wotg01/4XryJo7BzdERRwnUs2F
ZfYwOqTUeXWIlgIMqwwLX3Z+fsOeUYcVcWGVsltT6CKaX3vi94ef4J8xFJuKqf8kQXnd/oYjRSB/
8dZ/iNlUaewPxW98caVyIE12so/6CBiIah/RqYwY3SpTl2LtO34Uf905cHo/9O21D4gsbrNOpaGk
D5rx18cRCOd9Sk/AaL02b4N9V+9La2pKGuvChaxHioxkfQyzusQpuAqkFbQPIbpnZ7VUyiu3gA+2
vtiT+N9IbKBnFVMfWo8p1wQRCxwo72jSReWo2XOAma9t2haF63e/0yu+elhrPxgzdOJSrAY1uazq
X2Ze+1lFqxzL8ELGxD5CONEKtpY0ualwgsr9t0JUqTXelFcryMHdjkkQ2BDYXHKEIK1d2CNpJ3X8
G6qG/2uR1itrL4ZNoCjrNcvs2f7GCg9MgeVmNfybHcJV2VcRnsrUBsbk0BW5tpLnneRaz+KVuLw+
Ki2M/xgUpj05iGPBHQ8hWVLqWvoYBC0j1raEsTLh8OGULtkax/fpvLlpW+p4fvCaNQTMP2CjAC+w
hjnTNCBIyRRWXAISqph6q1FdQaSHuO0qsKZDI4gA/KKnMC/Cu0GxXyZO93Sj+5HKYckwdDyyEwfg
cRbr79GnrF+3R4god0SpnBg9CJr2uSc2G6XZCMXkWTuLh6jZXPjezSyY6WjKH+X9DHlUSzQp0fuE
2+BNgV6gnuiX9I5uTG6LsCbP5DgGrPYEvuGDQsrDktOv20j1d2Uhhi8NjZVYkH2pEMtNcphsUq4e
LTZg8yaD4TPBDdLiZAy35amnFQF5yQGdfyq6S3GPL1o1qm1NaMhjmgIyXBjswwv7WZp0Wg6tn/xB
//GdYmnzqdf2MH5zRzi51djEkcN+rPyNom1Jb4XOfmm/JJ2HxpGPmMxyPXULAbzFYkJ87Qz06icN
q6BcajHE/qTilSGZsFWucmSCCnfuQp1Nkvsog+rj4B40lZ0yxyMRn1RDtHDfoZMfq8TjD+5YGfnz
b2bW9bRLaP4A9WLXhx+IVJEdJmyTP/lmpCf4hJ1B8t82qrL/KtgTcAEc4e/9Ee6eL/MF+KTU1uV9
Ml0D1Bag4Ia2pZpanbyW5qmldU0tHi+5EO6iAAwjFH5e8Nj5fi23bQGkLeeq6sWXepIQRHmfebTA
zQzPieIQ6IgNswpSdK3kYHJSglEwzCeYPSpG1yXMOTIztw+wNHk/EyJ5WDg4GYCPSQ8BW3STAMfj
9ddFID3QwQBidM93gZhMozM95+Gp0+ghenRbVZPcStZIUgVmU4nANTOc8hs6GgKeR25U2TFepApH
vEYCKwiLlgGve5tJo/m2J7atMBxtMe7wKMOqoaSmzsUunxf8tRrTZWgbq4jPK3w6tw0gHeaGhrDz
2JtQLIAcNArO1TPtDltsqh8a0HREEUeO3tWBYdLchRYUT+DjIVsNjo6WRblscsBrTvgcTWd/saAr
3iuEzkfrjDECrswoy1Lskj9z1r1WXIPwG2V++W5ikErn5vfFe0vwS4OlYsjl43R15NSPpmEorrVp
7Dp3PUiitu4+SXquimqeBwSIxgTtibsSFzYmP56IoqJuDDwbZ0RHf28YD4JB0dy/q8MSbaYvo1XA
E1Ro1/ZP4iwt+BYZu8+O2d2vZ5LoTcLTrXROS6oyjlJajt1FPu1fIwoveYp09GlMoyxCk8iXDFFL
G19Jsk5CX7upFtB2A6DTE7NrDvD+Oq454bT3IyLGDVD11mRyvddfrMGqz5gbfCSzgk2zJ3h/p/4q
dVYtVkjZo8RaEeSBnqjPvY91uCoBhTyJGJko3NzgNYJp+m3zcdv8yM9PjpSQ7bRxKXobHmnsPO3u
tww3dC8aLxB3VoM0p1ALHsg6hFyYfvJoT7OJdpmq0feG65NCE1pKbF0u3GJbQI7l2ZOx9nIe47t6
bgcajvFLWbBFwNIVtS3t49wLcCJoJRcRLNQRr55LDP7hUH/BQ8yze6JDJW+pXroPNpdGclNKqstI
WZZ21iwuq6HViG+ODMrLiSlx5viy/HRv/xBXnep9iliZ+5a579nJmAAEqXRTQ5NJmr5798CraIOe
jq5jbPwTFYwvJ+uaI78t10kHoKAVkX4RBFLNL4u/QBr1NL5GsyRbCbbV/cjKez9eOM28JdY0uTxe
MNXGrExU+mQRgRcrsMUpaeuB00h46nu5pNYgC/7Jwmkb7S2YfNFa/5P1VZaxQm8QqCmDM5atuonB
uvYZFvNiVAnHGJsJJcbI5D4kg6azbd8qNr99tMXjj0bOHg+AExgI8Mjnu7AckKyvuMlWTnwwGcHx
8JUkkIYYAwFrgbZPV20uAPKxcTwvkvbQ6aYXLbSHRwtbAPje9zm9N9o+RWiM7nzICBtvrBFQAUB7
8Ncnmc4n8ahusoA3Pf2qOz4g6Qo80l3c7XnZStrz6y6LkU3HqkoheBm7eABKXotpXrqQtHre6dad
FKYbB02I2mCiShL1k5foA2Gbc/QT7E635renazoi2evwc9bRymFyyCb5G+CpjAshhnziRXkP0NpV
PflzQeWjwHcSqzQin+jiD7fbLGtSCMpWZWyGQOMYO/+rWjtQbTr6X4YzDEdUrQTXGw1JYF1xNVf7
CuYf3u+o3QuAcl5UvVA8goZW4OQoZephnNi069LH+hr+WTbYH73M8v+bDwAWNJ0lNKP1EpqewTse
unSKC+U7vZM0QC6MGXdGxM5urqQMWgiT6O0Lxp2f29iJ+0MyzYtmHN0Wi+Ej4Qp/e1v/yFP/AS5F
SZDCEUmiO5kddEBCQU0iDbzIvNLnE/XZ6aHKekbW7Z20TUxBQe5381+Nz6NjSeKHbC3ZZhMib8sO
wK8aNrKzDrHItv7YF2Y/JQ+fBCwOPQWtUHTLlSyTXtmu2e5WpoTwvaa2+CN6dz4hAeDmZ1k94kz4
1mxbYLyKnoQJ+vArBFLqOn01qz+r86r5SZq71/vJxJbecVldG7kk8KjXUSgbeRLL9CwNYiYl0uCD
gdh+XccN0PGSVUjJ/YbetcN1/lYKCrARvJDw1HXzDVr2SXI6mVwaNL6LhCwl1OpUM4j+idoRzqTR
vXZopbynC5lVNZn8Q4UDbAULtsbgkyJ6j0pXSig3LD9rjqCo90mjf9Mds4XbMr0nOpMWPklamvS6
qdJbE1E3VPvCkiDyn7zNtmbdyXfibj63z6ByQXogLIh9JQ9H52+tKJJR7bvXTILW33o5uOOdkDyS
zBU2FEhfK1EIzP2aRvdKHVC+PsjhwwLWLhPTEZTYEGBemNg2yhQLkHLIosh4WwFbmXsB9syJWXH8
ry2FSh/JkMDpNoT8CeStiYaSHH7Mu/WDGl+ZjcOHJeIGmxa64KgKAXr1Gt0aqxNZxQwHjusUbLOC
+sYZBlXOENDqVeFtV45pc0kh4xz3k5Eti6EcJTR4lwNlffhWlVT5E/aqnH/8DAWSEE8id6JEKec9
NiJYheeoqtNHtaFFSce5HFKxhe4UEFyoTgJidAijDo1i0oD3Rug72uKjcsve/5qgdTXoZW6vZ1W5
NpMxM6PnuwN9telW86gKhQT6mMRtQFuQAGEW3CwN5IcAEKY+/8ORmFhi/gf9H8aJHylaf4eMWp7Z
4Oza+YJuOTYQhNBuX0VgUZNVO1uCZ0Pio94xww4ZO7EBatRw1roMxMNwvPrZacAKPKNaR3lDVKDe
Gt/ywF6E4B8n4ksRk0I8hsUINDRHelAxq8Capikzmc8MjL67oqnqGHmE0ch1+UjUOq2H6bdi/4gv
X51brZ1CEqW4r+BGnSFrg/eKDY+cn0QFm15enmKbEXgyDeVEBYhwwMItJe2VhjDtwiHYB6Zw3ctk
YBRi1FjEdsqpfNRj42n9IWAJl+K3ylVTV9Ei3CIvuvbF6b4YZpexybzAXPnsQOb01bgbBqfF9kqA
Uu0Ct9HlTm8Mk5OaEMyPvHpCqp0xpmiHzVav1WAyWBX8xYhBxvAxWylOWO2Bnb33/cYb86BLN+P+
xHPnDjOj6fOQPcuQU1/OOXh7EziIZ15eBZ6xbXU1hUFiGnBqRkSWUqKeRz2ykivo/5acK0aDl49T
BAI6Vfj+Zdtugz0oLJNzJClU+2reInKaB5rQDvLFkbkFApEoMIghVkQY+AkU7v3M02eXyiQ7x1rG
Ftaomj2PopLn94vLswoLPsLby2HKODbD85VytONrBaooWbEwCHs/7oHnmqxG6OoCLVf0VvJGus4N
hLszJH6zAHkdXsz0OGncZL4fIe35GW+A2UKfbFTHrjPC7hfYfGxP8erAPtl9v6iqOtXSf8qrRPJK
wnwJBcrg4uxcSabaHpT3IquFGV1DYXLIx8ExW9VO3J3KaR1lpf80zr8bUpOjVu0BNj/EyYaczJAs
4Db7RvZJswaQN/LViO35QQvstwyz+6SnoJmY+nsZtcu4beTRI+AbAGROapdzau4MmZQuNcLTT4/+
+CI/sSOQT2AbZQ/qv+9KGQJocJKHojpTQdoYifU+4SY0M3LVpFTiI0GuXeXJWGbBH0P+/89959GG
/2MYsrjZUA4VQgtRT5D87wgkY6VaAE0qmcIw7zGLsI0GHLW5vt1qFqDto2ptThwN8OVNL1CffQ/0
WAVVu1tvKINPqo/j8oMPqbaufiyoJ3StBzqWqAWeSyq0iji98LUQ2r7UOR6pNtVCARI86iQEna/x
jJFBovsHLAlua5fNyhYbohgCEhxINz7tSoa6M29upOFPvtGtL/xldJJ9fiedFsF1O47D+CpD03iE
SJAZttvWAJJrd01wjYm4snQ/0j8a2U9nY8j9lp+lR5tXUlgTpkCZDl7hkdaJ1klO4Xl5B8ZmFrGO
PuuOdiq0Zb556k9BzXNSD/GwLu83nbopZrzGy8xQHhSF+htFetRlLZm60AdsFbV7FQ6KB73JjcQg
cmp6Jk3J4nEZSY5hbJdwIn0T+XQQ9NrnTDMc4KS2xRcKZ9EbMtwoZQvAhj7x5kY7SM+nOD7dS62l
vQg6UCddwJVayjif880ruGmu1/ma/2CnviqNSKvw+n/Rj+ngFpwBGx3qnvuxwf6vPkVHVakhAd00
+JMnBgS4puv0iDTn7dt9doAACrMCjaUdF14m22Fx2ximimSuAGTPRLDadKfN8AuPgWULt52BECfa
gm2HTcLsGbI3bWPZIm4dN02FkIL7yamm29gWzYNriEAXXrbZFlfzc3A3ozzl4igISr5PrBuXOIGj
/9P+ZosiJjfdBj3dpThrYgmHxnym3pIBGYLwBBEP3sUj6hsBCNaY0rrAdTwRxWkfoQXtEJTQ6OmS
iIWSxPSIqHgkeC/LlUUXNV/jiW/Y9DWTOp915Q6vcKjTVB8Myo0/7Xlay9EXb4/VK846SsVnA1+S
D5wm5JeSYXQz990/AumxvUuZbe5R/icmI90AmI0w3uyLUjvCke02BstJxe04ANeCfCO2/9s5SPgx
dkJP/AgOdj3Exk1cPDXaZW8pmztEsxMnPcd4Q0EYi1OGjqsTF9GRlEoU/o6jkRp9CS4yq6mV9PDb
1hSMHuoex8liJMjNB2GaIsbQ+U1msCcu9RiehSA1osISL1LP1uHzmMDDlDHBeknnajnlCcUhKNMj
rrtXUTmyVXzOtMYD2S43EE3Wluo7k5iO/CamNdeSvkq2CimMbZ1CXKdqBdOStZU78jdByuKtQh1d
k0kl+cshVLmxQ5y7nJoK7dTAsmzcvfCB6S6G9/tLh+XupNsG8IpUyf0R1tFSXrw2nCN7ltgMCRS0
+YUpBcA8ku5fYy5t+Kcgd8p8hdQC2s9n65ZRrC7na8XzF6uAWeOEk+a1GtooG3Wxs1eOj7e8Lpdg
DC/bQHYVpz6a/gteAKQLw3HPyvGT5TLFIb3ujKDLYuBNTJBG5wurziR8uRx30mVxpdkvu8JYAYr9
dMfSsKVpnOY3hAsZFQmtetq6teihJ4VxG0YdvSBSWrq+gEtsVcPn3bnUEl5JjCFWrXfGQIRJzF29
MYT/d1lV4+su0BO/+xLh98cYMUbS2t15mCxAgDsaArPeS7t3b3zz3fP9NZrcqDwW9KirF4kRx1NR
JwcSjWS1NjFCI470IPNEvahs1ufDW47mu6a4IWQnn+oXI2TnAHFnC+wrEcn2BAXmaGlFwhso70aQ
NaQ4brZ2wa7qV1fuAPl5eeAUI8rbqI8gtkeHIUSEB9Vml1z0+PTxAoIOYNIT0L5W4MzT70UitlHg
PQsC0ZnFR+tWv23GkJ8mKo56Coh7iODC1jVLPF7BOt8kgox1qryA7iQf0+ShYiIw85fdfVG8w3wx
MfDL8dPllE62zi2cGNx8dGtltyzZxW6mTNYUcst12fjlKcVx7EKcuGXqk73znPweKicX7BKY27/o
539m4B9LAeo+kyHjTCunpLLuj5vaeeBJcmax91qJ6gZbc8ST753aXCMaD/gmsurI9mwAK94vFzVt
c3Drd3bJVaqdGl8H2NODDiJu0extB8JatVNqltBNVwJRDojOtgw/h0Eaih3e5rbLI4aErXAKGtDX
7dlDnsqVYr88OkAST6IjF/25vW/dw46mEPdoFtPz7X25zuHcpTvpNPQ9GeuaQ7oll3tH93J1f6aw
UHS9j9dmz1cqBhUkqv2mAq0S+i8/NFsEMg08OKDVq3g1SuCw9bCyAPfe5lypxsjlR0T3rFBN83Vk
QY7sUyLgYZZX7FMv6uPyaOI1XdDcjk3mn4I+zsJkrAT6m5RvCVCkEecwrSx9tUgexXYTnHqs5r1V
jQwo9MZjYGfCn9Duoc3vN3Mdqmhy2BpepEg1W2VxCzwCBO2P0EqtCGZtnYlsGGCz0/Sb6PiiFepJ
HiQ3EdO9cKV/Ry6ANBXF+Ts7Uz8rnGbY73d6oq3jf9NRsgQLmSXaysHzt6aaiMkwySDvE9SmFJyb
cMMi9P1xeDaY5fC6x8J3JzTMDB7FILXcsSRd3+yLv3hGfhb7ADzwdSm9C5POPKORAHng8aL+LcGB
UxauwRI5V4UF6b2xndZlsbX/JMnx3ecncQ29mrI/xeIjTfmSE5w6sDyVGyGwVMeo+oDtNCgZwFtK
Ymmv8rY3MXnLdFXqI5m4YhQH8ij2/KKC1y+scrymXIZhuaDPOCFaQFIK4OWA7usCc+exEgp9biEZ
8+JsM4ETW2/IJdePcOcF52f8u43p/LcDSp1bHubG0/hKsTZgLXEdfiwSgvokEBiMjAz6WqME0U7A
ZcVGjk4xocYUVThqOzyGYDOZDwbqIVYxBZILasjyG6EzUUvTwacXU5Kors6sfd/tO60B1lz/7Myj
BMg/kBoJAtcxvwJe0Pmwi15PoTtbvBP+sd22V9zyIRGdvlt4g7WgZ+uTXsMYDNo2NVeab3HPbdPd
3wnxboOQmxtnGaIddFndhSVHmkfXHZQHVDournp02XWsKQr0FBCm+GjexuHyZ5OnvxYiZr9jq4A3
Nk8Et5ucRYvfyH4eR/+zq7PHrlXTFFEFDzgcmh1XT7qMEGf/rVkZ7xtE4QfAXjU3h3CQ23fP/Lvx
LzDMwltvHFhh/0iIkXetSrd0O0FynSS0Mqpr2v+IqtX8v7BbeMZL6swLr9JtBpo4gVkG/EFWLaFS
E1ZyaKxcHK3EhGfSRqvjGQ2x9sOYcTbfbpxwoyMdNSXnOTiR1XhJcrd/8cWQArP3COnnGMAwhUCY
Vaoo+kkoPpDD2pFUxBSvyFc9ir6SRX/z47bppp0n7tCYhqRpxRk/PQU+Q+JXstEQbHnXxN2euBHd
IzloyZrmuwe2Z879OoSnmb/XPO8TD/Zf4/G96oyjGsTtMfeqkcd02VZv0gn0pKnmIJRMNq7Bskog
Xa/n+vopmmp1P2lbePpdLRy98Gjf7BnGLZbkxCORBIzOpZe0FS+T3BhdoYymMQ2LyHIu7FZmgFL+
whQ7E+YGMKFAHyRRy1WshMhf1906/iRMSWiKiUIKqCyelczpJ/XVLJ7rheGjKjdn36+WJBb12sCf
myG/upGz1qs07SHMSV3iJFZe4nLMpr1W+FKcOuQWojiOrdXXe8M1O/ivK7zzqmxu8929uImgC4w/
rUCz+obvZlLdv2ZcGj19IpX/72tr2/WX3GTbsFObVsWD0PH1yS/IrVCuxiyxRtwexIGQRLr6/I/Z
usMnPcJNQEIaW3YX5nrJnjVIEfx0n8pYcNZi6vRkVlONQMFGMmYNTQzI2entSuqkElHwDVbrpwMj
jrOsPFf6Zn3yDuiTvOSOHbvNA10g5I8kGHsbDDLHLZzfQTWbGfpmBqr8iq9seKrXYor/zdsvBFox
ILWg0oMbdsyqpybWbLg5HNieb7N/WP19jRfpGgO2S9yeJ/VJkFSHsDytVg45DOAsJmf6CUvhC3+r
dOY2h7bLm0DL60dJSc4FG4aGxx4JfEdT3KTL5uumqxGIbuZNevyi5HVnkc7+UHLhVP/S1Mj0AIm6
kr3SjJxOmVBRZgmC6pjOLZI4nXHnXqYZmc0czGBFkbvllbWezOw7OEu+Q/maJJoPk1UckZ5+AEEy
YKhDNmTIp6SWSGHvSoV8RzkmiRSNlbPd1a7ohH7zqyqbf4XDKyQxhY1IJJaTO9MKn67QHOjjLE4G
VUb1h0tYG8uNmosi7ejd89fD79BQVt3dFLXfddC37+kdTAwThDPMvsZi3P4Uo7TyfsPey0kjXwl4
PaH5Nn0UdGnPtExPwGdbTn/wZBCzZ/q9ixc7TK4FXkjnsDeNVvnpGRIMGitJBp+DvQTbhzbEWt8+
cHj3ySQHkG9diNX4IZ94gVAVgPXJQeYqnW+GVHy7eEK2fx5UakJHSHxeQWmQkqvzIT/APdywZn7+
9DLtwFHzd1V7LKQC6FW5pBv5sHCjbcz6m4btExRmJQnY/+uhrmEdDtWX8Rstjaj2nnZAHqKZb5FV
n3T8OtVNIh8gCDD09x7GgiwkBl33aRpxLyx+HiVVXbkha6w1IlONrLxt2K5lYbJ8my39XJzfNLh7
AFQs5jPnFF2Ov0s2p94sEAgw5oXbEHRHhx/mkCtX55lGBvGaoN+LceAVDXm30+R75+DQ0W1tEetn
unCqrXzZ04Nqx/wJECMego4RAX8KSd7QCC3QPlDIdhzn1jurike0A75tbAYv1VCiNd72aupCc2b2
ezQZx6z7p5GYvFR6r2pUjgUTDr05aGFACZw2ykWkCXJxH493IuNhnE7jBhf1OaULXuQeY6ObuTOO
8EYxUs4W3K6ICDXON0iP5g9bdQxR5w72FAxcw98g6hQxGZI1Lhzg2WySP2qJnWqhyJlMfKkuRV2e
VciqaSDJNDrZU7qHDvjrCnrUyVZLk1mZrPfXVapA9pDqrKTvqIj+VV9aKnCnOHHI14N+8FW+QS0B
pAwQdtP9K0wzIB5E2qBQUQxbGaWgyh3cAuIj4MnZnW6+pALaZR9/0ilVGKJ5cPbTStnYcBMLjEj1
ilDQc1I4rRj51rROKl9R+OiyNDMKk+RkiWaeUlyuGynzj088TTwIzkm5dofunCZP4UFIaq5bHl8H
5NMmlg9F+2gLxofANNK7+JEuH95fc+3clBSjTQ12E1sLXz91YX0R56YsYO3R1OaZ3tofaSrCJmB5
/KW+WLREgXtPcdlLzxaX4/L67PyC6IiaEEp1JqKRjlpIM/CIundmk5khaKxlyEVQYC4eYygQyDjD
ep3cwGhjqcHPUJxn1o20luMYJYyqqy92RxNGV2cK8RANBIuIaX5K0kmDC3hxPoccTD3B5QoFlN3i
h1fNeucYYAKtqhwzX7fvUz7lyiHrVSXJoBYbFv7jjXJGGHg5FbrcXT/DEXdHaNxoOChyIFkyRT3R
GYpUE5vKsF8q2FUAHHVwXWWtnXBBZYdKqkaY+E4zWqps6rluHR7Imb4vfKzsWysv5CGw1fzEha/q
p94Q+VEBjz97hidMiA7c/3TSBRdBP8j4pKrzb/u3+q312kYb5NpFP3x1e1DwQKraL5dQU4G0fmpL
hJdaPWjfmxpJ24+a1hDLwDo2zq8ZDizZCdveZ90V/FO28E8qPf9mZ+k/ZY+OMBUAWNTOXLXYR+qa
CR/sNenG5y5b+oVll5sq6MUeVUlPv7cOHqcaLyUc3pcMaAl3sLM2WKV7dASLIZaBzRRDXInmiHo1
/YXeI2Xr+fJDHjMifbODXW4lbpyf7Zb2x0qRuymlzaWOa3LJU3smwdQrK7cCfFy3XYug429sEMrq
MM4mA6vtP0vPkCcbd1q4OQqXva/kFEBFWLNl6np45j8cPoaFXEJVr/9o8ytxJ9gu0K2U4dTPSy+m
snjwX1vU5bbk1DDSeWxuU5Frp4eJXiZGnkq5nZ6h+N7N9F97vjL4eXoyI4dO17PjYlia0Vvbrdq9
NbhnWAPPK14FN4evMVsKVwlJ7KPFJ1ovKbDfo0kLifGo7UL2XXTTS4EM6cpEPDt4sh/jUr2tePA6
9/0Y6pT5GpmvUbXGWX84K6v70xOKvOtN5DsTt/iSXnnTRKEyZLW0jkqN42d3oyDykf3DhrcZ1LTv
DJrEWXZ7Pi4xD7ULoEnqJP/46u7RBPQc0zv2vskZXetPoc6ffYIrnVfLNpZQ5zKHMnLgYu3CBaxj
5Qrlst7427E8B0AnquCJn9Ea8E436u5WgkJo0k45J7/+NyVlOZmQ0vcZ5vMtfJSDAiySeag/vIjf
Va/ke1OTUyl3uYRmMNpc8mU1rO2OdAmOEQUuEZYAbF0y/QK+OIbn8VyFBLe8puRKcPakJuwtWkeK
/kD6HTnsmfRBa+b8YB7VBwGy5e8o6TMXPraIbKrxUOV5FXI5HP4j7i5cp08gPoxKAyg462AYz5MD
Hhzi918E1mkodn7HZ1dAyx+7bUgvv5X/q9Amu6PdfkccedwmDOVV+dm3yVPIKswOZ2tc6IWT3RAd
81/xtIRaa42FFCF5G5TyERpGbBexn+Pv6/WnDlR9PaXPI48xNNz9PMoykbinsLOWapiQ7D1oJCvn
JdfjLzj47FtxF+iZmf9g8bmU+Zhuf7RXUXViSIiqeBkXICLdLTg20nlwrwiI9M/H7ehrEevjANm4
fblQUxv3uWJqpBWU+2HeJkaA8nUDK53m6bi7aHFRNowJMwSCWveK7uzChEsjaobkkfzE2BMnU7+l
h4VZLmk4OQzblb4W8RWWEOMeFjTsbFFEwaelULd4CBYdcao7PUD9mkmbwit2HEduZhSpd+tJlV9R
O/JXkg65/yxOLBrnn1x7g3d60+NeI7oZjEFxDwVIT95NSW5YQ/Noi31txXKk96X5yOH0HrsiWaFF
nFkbwi+YpUyrFOBexRTq1x9otYYti1lDgDPpJz95YOuQ3QShypE5cKc4yLf8HUDQJNbw+enWMa7U
/yrIsk8d/WTh+H2epWiy2XLNIw0Q6KexrvECbsgBgrskL2IPlWJJPnPXnVDCOe/LUM0RJYEA7n+L
xO1Y79ZXO+a5wxCagHCKbDhIIFtfA3kNTln1FFU8vrnxfnw1C+p0P5lj1P62dF9RMb4ZOpeyOyQx
KrHnAukAOwuaWA82Xujpi+OhyUuyRIBkLEGlgsH2mORagrLc+Tr7UZS+Ll/bddSgtmOWq7IzpLhy
lGPnUYPjPwKjTE3MO7tuUGSKECqhXEmHmKnZbgvhb0QLv0/h7FBK0GK/9XFdZkxRpDz2yk0VWGKA
HT7uhNuyt1865MC/Se0b0gyvFrlYBwqCi+ibtbgGIKJlpA5ebCpCWSf3tSnRnQfAD2L3QVDYBmmN
VRwGequr0dh7W1hQmQ6jK/6i4wpq3tNCDWIG9bbuYN4TbBSGmGontebatl36H8BYhiOzBLUoNr78
j37IkPiPubJOSZcUYSHVaFusaSGH/Fb+1zQoN746X8Z/7b296YXRl47l68e+TtLLU6Fy18a4h7Kn
NswUEMdciaFC5CBisZKJ6JwuzvjE3j8Wskx6Cgq6mX1GH3BeONByzXu9z0urXA8R3LnmwTnag6bd
RcvAKW5+MfOfou3qHmMNY14Eb62jzaBa3UlZfX0V5X2srLWL2R24gRyEB1Ztp5Os3MiyGQsHJkfz
yFZF5KQluMivM1zkNE8IcnVezMp6mQec6nhnsMs/rcSf2vdVnMUCp+TnPvgz3JS3Cuq13EXh6woY
Sbrio3WpfIy+Y0HXsZF0Llwwj09edm531kZu5hY8yAZwfXSgpFiNi1FltdVcRLQKmAkAJuBfb0cJ
fh7biOs3s5NgVgBqSGaTdlRA0PukgYSTZ7ByTvGBh0/YKPjKUK0lAU050oJRMX9+2GkfLlbmCdbu
ivm2hLExwxbuKuZAVehT55SMlzIWAxYG+SP+LUMoNaecYClkpi5Wa4QBOTmbkBQ3E/asIai7Txvh
5tlWigelPD6TYQDJRMXYzSFPxZ0WUlKFHKr1JkPQAyHU30pEwIY4J5XfPmw+TjWLuu3pF1VgKB2X
TnPyg9cbQeYTje2I9q8XNwFpHfWFUKU0mNQcL12UY+JR9sohsDw70Amoq2jAFqt9K34V3ZXy4iaJ
rx8kBTa/1xwR1dqthgtGP1NJxYPObKP/9AbJnDKLunB1JFGWslwPAWPI/hSgh3rDGMSovU6iQqPu
TDK0JoLzV9pg4QRVxHeWt7kUqIuoOTC/kGiwZl7enljnUMaE8aSBzGI3hq7+zg38uQuCVQD2buZ4
Kf+IzVBAM8VRrpsPbO8z7fIDz8PXuo3PmMsFR06egaCMokAcybxdfUexcnJG56Xw4hUlrucEZ+iV
eDhhEAevKG9XvS+8OUpPtQhvhak/wzUFDVEn/WiUUPYcRtt/9pBakii9iMtbCtZqRgZG+laFok5W
nNaIxjprHi4akNClqNMjJGYOIo22rbyoGqv73P9vJ7uRNE71hHc3yRny9Y9++5W9Vk/XjcuwOMUg
R0BzwxixRGiGFTMZCkWIO1Xdg3in6DrCdedEYLLKuUuyqylrhSz9X6c4N5cwKNv/smBVENQnkQUi
leiL00XZAMr2wdxmvFxqtfAIJ2XWZKwF0YXVzndklCGvWrTbz1rl9UuAom4byJGGJ9wPCwOMmoQs
tcGwCzA7zLb4AMm6VshZntEoPy/ILoeNkLBpsK/lP9v+6deMON4ou3IRiIqCU7cmVqJ575Ds66Nb
xsFOXshtQ63wxBvOguU7/fPVeVra9fWkReAY9X+DqrIeESspLIttzhKTo0bA/1xVAhfqSH1MwvNy
U5l80j821iIMfI0ADa20MgMMMN2KysyRleQ9YLB2ANPumegx6pYltDgcFtb+OvMsuKHzi8tGXod+
YlKlFk5tNoYVtDeDHF7Dr1kmWbjtjRWBATOt7QuB4QdhY1N1l0MX1F1341sfsIdlWwZyl9kz1v7I
K6wdOl2t1ksXVXPnXpK9Cp/fCWiSpB4T00pPkgGEAv3w+feopVU+Vml3GhpSByzplFzTI+OjZxVE
A+WgR0G6CyDR58e6bwrLQ0Zu5cEj3abCWpAMU66UtLOrWgPQlhIz7jEPokXCH/cRH7YV1L+D4MAU
O4VqqIHCGnAr5CXStocmsmGe/Fuli2loT67egqZMI06yLk1805492m8CtF+1V0dhbPYrIPQdA9+u
hD9X0s13UGhMGk/84FOepGARC8lnMmg4bn/eltl9CnE1k72tAJiRD88CDJaN9tHcqsDtEV0mSIQY
4fMyBJgSQqTUehJ/dVu6+TLEXWc32MA1OKP3a2v5fG8YXzLF1XP/j8w5ouoX7WNs5AYMwyfXuqS6
WrzVl65IHQ1Hazn30akZCHZxIhKkOO1v79iyaAgBRxkmj4NhCYzkWW3IR1yoH74eUYX+lSLCpPx+
osouvEJ0/mhRNvg6vS0gQ4fbcisTGxNSSpFNjb92O3aTYx0Fv0BRoNnVuTj17y50E8OdZoRwTAor
SXskl74FsW/hEBjkNdb8LSeeqPSy5/YHI72Yjbzt0GC5UPHoYARN6HHKpSYB2CDEjOxb24PmLxfG
ocUKTC2UumfU2V20PLhJwpDPUzdA1pYkgzce/IyIruRCz9gZKSH+CzACQWRrv0bYR08Ud1QciXZN
Iflj0e8PyLVuaRhEA9bF1/LgwgaU2c5utWjn8tzHJISP05T9BSgP/lBIWIiSfx895YR48rCAs5LY
9gOy6ztrtvdcEWY985iCmx2A2EXYJYC3cogWb4qtHvEeaQYV9IUZNiiM8wt0kOACxWXetF1VzLmT
ETct67REofvqla9ZJHmreKk3WTrOfK0k/24Bs0SPCm4BQ1jrVbhk9GHeo+1mblsTU5LB/1MBADQI
a5LN8OSm6ct/umDMj6RVef5Xl/TVJvL/BTRbgE/KY2ysRJm1bxKrD/F7rweTQtFCToPzY23YCsmx
XTogvy6QbZRO6dJ0vNOiXuGtMz/XUhsOQyvZ5XUtiEMoQu1hc+F7xcg47rAxM8TIoNRBIk2+SJ5W
2TZlIzDrMuJty5N3nzBroF9lAu0C2UFgybW0Q3R1BL9jEt3mhBmqRPeKWfzXXeTQ4MHF3PdjQMrx
5i9YI/kbyyjGNSnpLFOSlTeqECIUUAqQqfIqmH/MIMwZyI0wkHwe4+L/G2lCVoyElt3b/lAlN2K4
koknCHRtwrFbjN3VsZ0YjR7QxDGxHnl8NGcjwl1Wultm3H02XeuWyI9/4bYP3LaoqTpOJrYFsE+u
gIFQMsPrHYJCDPQ3YLu4Ad+TBZ5qcPwEpX2ZKWIVfxioT/ctZLnT+LAyrVA2oOC+O1VBmbmRg8LA
o0xAahByyzwvLGqCZyNVjceaApcb43wVImkimRMGh6Tsjy0TTcJMKT5h9xdljYILl5m9S7qbn9rP
w4m4H4nQ/NoVC3Q9zZ8IHdDaao2D5dy79vyngQj1Id8bSc+qpjoIZ5NpN+nXwMeHENrXBrSUMJay
HvY/YwY9FoDpasT6LRn+cN6LDvVdb3bhA0IgNFOnDSuaoeYv1HNmLm/BULdTiS7RXkZfNjXfc/B/
J7x0z7QNZ7uZGBYkVr3SwsBDB1rblIxxD70gE9nMiMkKO/CBWwSTpmnxzT42vvdtaZvgpsdIQOnt
vfnfWTsMGI91OwRBD8V2+SBS3FhHaFn5HrqIgGbG5YRKJ4zLlC7SGJptHKZXWUpac7d9jhDA1TLH
4FM8r9VD2KolTt8wp0CPjPHQmCYUN5XgFoF6OiqOBFeZV1J7L+6jhUqEH2jC+8N2n2+viWDrZ0Yl
fOllzIyBmUUKNXtpeYYI8hVFv6c4n3Hg3E9QJxdJPVYYtE8K28SpGEOOt6hu41TWLf5PAXq8C4IB
RDZDbLjJkyeBj6r5jOmaVbFJgrDPVWGk6p6LBUkAaUytGENOdvZclRRtKN7w8wrR2qxgahqQRHao
r4yYz66E05zCLQvVCHSj1hcEs10FhPY2Bcre2WtTZ3CQTzl5VqFcZi0qtfOX+Sb//SEIJ0mdHzZE
jdker9M2EOvFwLFxPMsxY6EWYBeYk/BahgEIlirW4fbqsRDAlzDBZTxTXjlcVEI/KDYxMlztIp3F
HN5zS91zIQ8jmkurIXlcpUZadHxtWn1I3fuwGUpbABHQ3SJC6TZ6LBWFotOv4/skS9spivN5lPsc
KO1m6uJzAkrFF9o4QsbpEL5yXdl9xjMr3t2ljr1vZKsPHmW9xCoPRAAvMTDr/BR1j1/MWPONvkCR
//LX4tqaWiTMZFdKKlU3i4YVfYU3l2OJbjDihIeW/QDSMtwwOEOGr1lwf5F3Mmo05ZPcd0BoyJHO
fCNsodTG2ObGTNvUNF0p6l4OlohG//dClZpIMLDp7twqKP9jEf3t4dIoQWBrg3RRfCi0+M5sEzMs
jV1bbJHXzAtbRjEYjWLFJ/t3hOdC1AfckenUlEQW722oAnigUGzGTAaXcywDnNSBR+KpXOZKYQ25
w5t5Kueu2drrwonecz+Wx9AzB8SKEHB3fNFWgrsKgU+Pcj3kLv1Y6qH1SBh0a9ifEmdgpxq42mBn
H8ryuQWVIoRi3jr9ANO5pbBjwq8LqVngFXFQla6pVdvQpLTWBYLlL2SWCo8LtPSnKtLZXDslqzKi
N1dRCcMDx1j8HhYM6oMY3zBZfVf2KktFv9UE6Y2bmY4gD7e9WOUgq1Eh27O9t3A78AW/f5haDSA0
XHERkESzDEqEzGBTJGFhPYncNJR+RZOuHIUgR7IwfqvubvUd7BPRfQOQVrMpjUli/enf0a/drhF0
rfS5yFZ3VvU8iYWzJFD0OYHUsk6e81ww5g4GwGzyQkaKxc/XFxpVKWRV1k1YXZIxtI58Bh1B6D1c
qDtl91cYiH23o4KdOPFW1LKfhIvlrLs9f9970dmTSz+3JsWaulBpaJ+a00AO8XwL3lp9AfnYb+EZ
F5ro19QSLVPhbV2L+zpZdi53r88FSTUgTv87gTNf3vBhSfFWa/r30UGUEjqJ5axjIL1MowzTot3d
K/O2ioj/fnSQr64vuMRn6qYqPjFu3ncopVGd8Hux3Dp8C8AN4Abw0be597vyZvpSYFXdtXQDZdiJ
f9NYqegTvnHG8ZuHy/iAE+VADJurfwNpr5H9mveCukqnMSXvC0ZraqG+Qz3sSziPkPxxgAYHoYig
n7UpdjD+v0gvaopxZej2i+enuJqOVyU52Kwme1C83VMCOjiEaCeKWNU4J3zRHLzi5sLM+j0ZSyEV
FUp23TUCsE/fyVhyeugQvLDR1qWP3i7NT1UUq/zRq4zUqJAB9LRnqROD7iRFc2i14V4H3jl2T3Kr
01KuWvDlyIgyp0VaaMGm+niPuVrUthmWAhhSO7lU9U6m1IqC1Og40XANApQn5FAw8sohLx1gwS83
hvcACBiT/b3Fxx1ChdrbIWF1U13bVS3s8ZOwT3+DEnWN7VaDDrvCluLx6ywb3xX9K6ISpE03bQfD
/qp14x4h4bZz3ah/ocEV7g4MbFGTmt2+JHU+h56NHHb5AhsWytwqHpsxZJSjZwmd0tO+KrB/YyKk
x7Mt/vgawefpnM2yXKVc1vC6CVtzWZ8gFw1P8zGsMvxYe0AVlwPCBCNb0ZRAhnjmgQgATjPyKanX
S7GvMzk3mu39hZnPMrRN2+tfZVIh17iHfP27fUzJD15PQ4IxN3x1lhLPvDoIRxpHB4JFbvmGKi+d
xt9VQ8TFOpLntwFoKgKFkWcRFLmw8//MaRZXRmr8mjMDkUwkWUxgvE5kNlEfBjhbnm3ZuQbRmV8Y
zs8Gmca3ANcjE65uvKtduDqwHQF7U0MV8rYkbIxKjcOLhysVjsP3pwab0+xxMhkAcIxPnWwe+gxg
IzXC55ZszZE5EItuF4xF6FgOuZ1ARNguGFg0XCMkJvPGaWRBqivmL1K2JoymbIhJsj1telsclt41
g+H/5ZN+MrK0sS8nT8Lx2+KpDP/JwZZq+5Gaq2vqXgwxP9ViqWqxW258J84uwf49/O2OAItt3A7g
cCZVkPmgTModpANtSw2wlP6IaB/5zBn+HmGHXM40WLpWMWAGQ4YJXFFMpPPtq/nmHjzqgLOv6qcZ
qI/lLQ+Z4rEa5S8KResKWyeGe7zpissTz+bgPXmkdiRNnu2AYfhHjuW0ajp6dANgoeV977d3VvGj
3TSN4/OvU33WFnaYAHUf1AksqNFItihuVnTm3292EwBZKS0zJrYGL9oZXsB8qHVI37pdc/QX9VdJ
t7rWG70lbNqMzZ2a64RAW/WwXs7z1165QuMV4Rq5bpgDe3lHr2UPNH7BbxNHblO2G6dTu6xGDBLt
DvOXoHbOVBtfVjFjqm6ZLj5HnNUPoQDuyzm8pNPLAVPnRQIloCvkjfEJJVEFEC7sfNZ2TBeUuNIg
/yWkxI46YrOESDcuVw7yj4K1veOvbqXhKAHtNBZBiXZfrOinbozH21m0t3h2zQOYwwnlTCrDez3V
GqeC7sbo32KRvpF+U5/KijEYjH0V8qVnervtv0Op72ALX1c2ZSI1aibseU1UEZAc42txLaNOkBsD
PVLPep56fKSko3uOCgSVmF0aCajeAdmN9XMcJQW8ihk5uTLJ9RzoKJZBA6T37ok0q+ovj5M2rst+
qAwGKv+KGeWCnZv/Mg6QSfLGzWrem+7mDNbakZ/GPOC9ztJHuhF2mfIA282hqCry8K/fuw0DW/tu
XwY1uz+h7Urt64aM3UDFJENGByhgTP+A03NObdGMkwEn97TxVAdoGFHJ75cXZvAbT4R37oskp3Kr
te2LvPPwCjGS8CYeE651vE7JzhEntYB6kKpcwPcIt090/4fmOUgd7MKPAS85DcHQjVtO/A8rLzlu
R1/UTPXlOCixexZdq+eRLKj6S6uXv7J6ndWvyt1R4vzdGQl1bP57VV3O6r1+xBmBz3+CgIGHXLhI
AMAmNna+YAe0LVp4vC+hNs2MKMVjGaKSttz7Kq6KARcdU03sGP9TrOP8xzbQ5NiJRN8RrsLs6qb8
q3H9d6MafDbf4MJUUvvGRkn6YvWfAekMFd4brsJGaARPYK3Uf0GIL9HzuE45Xqy8Vxt5cEIUEEkz
M7ElT+GqE2RPi0aBdtJu+9HWm1W70sxvm0kr7kbvicrPmDLujtSiIck7SOy6ghqOVPSNylwOuTjb
sTqB2oRm/txdF8hoN8z/EE6qQm7r6VbacMpjx5KLH7k69eBvxDQZ57waFuh4TrcPHJlGgCcOAYMV
T8+vwZCxDyHxmQlYo13J5zxPc5N85WyHGMkECdjD6N5LkfpdrSGOuFEvn3olp04um7/So1z+S0sx
Or+EXZFyq5df8ufjCi+6TDV8uSCYS7Bu264H8Q6rxc1ZGQfovDMFNm5z929bAxXapi9rBTIEwLcm
kHKi9cqMsT2E5DyMlxBNBafuQJmDl+FWXHx6EmqPgg5hFev1eAEJ8BOLT0klOumSNNz3DeROU6Dp
8P7Mby/IN6N3PkTBzsOJ1WSvrWgodi7FNEJR9cq0d4JfXwZCEnCAbgATz1ZMFx3LknvSbXWkPMqK
bprazOlUdshIl7i/0TTsqd7CbplIaC2TH+aNG9vSPSvO0BrjXzeWzIhk5Hk3cp71XuTyv84IQmMZ
nHH954qq1xX2OFBxqmb9PQT2QmBqW43LPYSVnTmQMq5/QsZhhc21usFxKbOz9+gb7oWNKVaO4XbI
Uzee1JbVPc6H3tuFADR8MkS9Mfnn9pacnIu2x6JNyfA+PmL/14bXAX/IduCE5qfd5nsh049ghq5v
DC0STch9vp/X/j+uVRYg5GAzZx9S1XkjrGbD27js+Krth2UQ0zJFvrHdrZtJT7/8WPY0Z166McxE
N6lAzO96bbTHJzGfe6elnvmbt4rXR2O5zRcT2IRuVUMlzMO4T++ecC8zsPl3QOMdfTjjWvTXWKEs
smjUGrMfIJliE2JeAKpegvHbG6bqDBkIi06Tiyk7fg0wKkWdRKlPVf55/IexjhS7P5yT10lFcY46
lHfJykS81wVbm6rtawdFOpC2+XPbEErlpPGdCd5L7fd3XnhvQQesgpdfpo+Gc2GKCS4L3ln9yi10
zHjKtjiYLW3MBIyTJeJWTIrCYstlx323cbCHTkb+5Kdu+ThK16ivlZAFHbNVQ5B2+raLpNK1klDM
weLZp838Y/Hd0dNVQpjtX6ldAjJm0vxR6eidN7kJHu3js3hDzmGeFpfztjkcPS2T90wKqKBMkymi
uJ57/VxhnvgNj7jL8B9gLA1CD+sCfM8Xm0FQ+a6Is5RbZYhnYo92dfaJBqsbne2LOeM0yAcVv7ws
lXdsHIRoEAHjPOOmHmT1D3EaSCqrxmshDJRlpzw2hX22ijQwmmTyhMmkK8tckWqJeb5KdXFp7DpE
VU1/PD7qw0ieBAOdnnj3rN64qihZI/1vrrGOxNAwg2Jskur0erIlrspT71MyRjmtCoD4Xa2YBWDY
+TSfgut7P4l0eDk1FzxXte5LbZ4C03P5ASNkQ8eYTe2JZnokKznrwM3i5JJlpohsOR60U6r0Fpd6
HhuxUVXDddYMpMSV88VEQSc2eCsoGHxhBASq+z+kf0o85L0JObc/KwJlKC2HlUFZIWzWembza1R5
kEI8ZQTeasHDBwQU1RmncF+LxvlskE8+FvrRXqlLlYbEBibJCeOasA61zsUyn4nJn/LIoXHUNELq
MGfhr2WldshIq0UrGTqqziMM904S2lhdxl+aGxyAJidaAxrkHENLaUu/gDtGPiZQ8L0o+D0V4xsy
ZRtnTt0S6Ec3Bc3lLzHg8LclVN/yHDnhwSXc5bXFJDQ+kCQVwFaJZgYMzggIwhhahTBKxVD5PnFu
YiU0prrNHupzP1PM/MpIqiwoqkOy2AFcHmK41T8goliW8oKr8LxxHcB1HWcRqsfCqynxSW6XTySv
vhfnOPjTjj6hlD5NIycgXBVqFdwgMta1inlNCkzKkXoGtmNaZTjOgBT3d66rEMlPL0N55pBCmNZS
rOYzu+216guoOsNHIg1P1ole2C7KyiWgy7mkZE7WOm4mg0MPRJhsuiPpvClUqla07PGkXvbM7kq3
CvwC0TokNd50S+ARtgJuBB7U5UpBdwkrLd4z9k+/GEsXvrD4QitlTXW55THu9uI0v6j0xlRXzEBe
l/wZPc870rBB48p8uITqzBSSQP7Yi9wYUg5RpEJ8mXbXQIqXfp2lnRtAD1fUQnPvD9AKzjnL74AV
5w14ECQJhbLgW3gBrFE7SSIr8/mPtyeRND0WEXxxFVQADMw5Mv5kilPNDjABkAWp44z8BuyP3IZI
jTo1A7Tv4Kx9MBRZK6GjDVYZOAHNqFfPOTgwmB9YQGx7+xd6q1mzsyxVs4WnDWrPz7J5DHxMRUtc
Ogr73GlZWj5mxNZlZbrr/MVvN7RCeOYgLHbqcqmiYIKUfF8LsI3d5jCM4GLyVfW4uWcZltttwt31
uu15ww8LtQyq8cr4ar1LiOa6L74OlgKiOYzL0opvJ2QdNcWLt3oUgKr/XEFbElVGXpSHYkOPYssv
K/2+iyemJv6pDzoZbXnIIf8DtszuOMbtRV7FPN+80xeC/xqM/L782HFBnFweGzcLMFJZe/OHLzpq
SVieixW5bFqG47FMOze4x0oZOVH8XPhWCbxnZF0gkBnFczg8j2gKiAH68JV1VNuE268fMZ2GkqjB
hGWRBPxABqJf8GQ9fEK4NukN4UcYmXs9VsuTJ89AVpQG0rsDZz5DEXeHTarSrKt6fmWBDRbuRQ7+
Z1cV/yeOUo8tcffHgOnbHLoXJATayTadgAwjNYigCZdWiVYqdptvZ6eKNNa/WvtCGtdITCjD5xIJ
IHwiMcGquuDvBsliYV/P1GzU77auHQ/q1HYq9MoHoBvPTPudhXQ/8go2w3vYsDt5Iow1en09RELT
kaTeemvcQ+ykkpBAK166d1qYfzLJPhRo5aoBWnkG3BJ6CtgGIlZ7YPvpnGickotNdtcITXVfhQ2c
+0g3+tlAfJAY0+em4TuQleF/l2lXypB0NedW93ma3sII9PSM8+MmWoL7ZcwE6lAquh1Bya0ifxPl
G2dbLHi0ay92P8Q251c2G0Kdgh2Km0NCU9q3cgmUVnJV8wuc5Be3rH/7R5KV+vla/vOo19DNG0pE
bJFllzYLdpuzGLmRYaTjY1lym31Xs9OUnJZBau0dPIGTtagLaKgq12dEmDPsBW1D6LhXWTPbOxda
AbDPkXh8H4JsIwl7F4kgt8UDpBshZUzsHQVqXlH532ZDBTGJKB0Oo3cBPOpCWGk8rslmMgiXjsrr
j004dbdJouqP/qolsmlaCdMQGgo+O2CGp5LBx1GqVjjNH+iTxdNbUWEsEPDsghM/yAYwrJ6gRvPy
ZM6U7n0kW1EIHsLuE+QnVwV5rxVyC5qIkvAu+/zV39FMfCTa67T3h/SwW9PknQyU/Zqglcl/PBfY
y9E7bDkekj+oicNeWFzEJAv0qEqoWv8HamKk54kaOt8hIjhqDvMmXueFzXf0ZC6Z0Iu8Vy2dTr9h
L3Ead6vlKtmikNBUl90jkm76JvgCKMwQ42OaOW4kD8W5kV/BtbJzd47tPr4H5G6rapnIl+2p33Hb
pGL3sPnxAcPer05fuZYSihc4OGd4lLJ9k+q9L6sl82FUW1uUKhcyqU2ZUJDCm7oNHM5AKbcfrAgD
hZie43t/CteamX2qm3x4gcEsRt9T4or3+njfs6e+ChRK0SlGrLb8x6QsZlXy01p2/kWEHzsyk7/U
DRBJs/5FP1V65ptmXkQoOD6CM8xoyAj6kq2pUDAdH5Lyfbu8BAphNhkdVounVWV19jcD0SqtYCog
7sqHUrh8QZGB771ANKQgIadgVq4fGi4TnfUGa58DNYnmrQkYYNys663pOSRP12FjK0HqzbHtXJqB
E5RR9b62AF2TKNPZIxp1SmNJ3rqfDFd5LZvV5hBProTgMcs7TV3EisoqAPtFIhfve9Sz5/HO2z6m
NzMFVUw951LeUY6Xw9rsTrv36yVLz1Ne9Eoslp5neOUrNiO0cJXDDhLvjnZhR2sT937afUp3qtJd
JkZnToydSfaGA/U2hxT3OvZnJmOZbo75ckTGc/syhbr/IwEGIxQklq5nwYy8xDqCcSPKAmj9bpiG
1gA9vwUmXPjRiu90IZ3lZ05qNmHx2mtU2xtR5i/o789bhuswN75TXv0hOoUj2Eze9SYKfkHbtwnT
WelxLXAhnMtEUmpjuKGy69l8EJ665OvNZBFfV2ee2mZ0gTsqTerPfdXhVPqXPlU1SQNJrtp00Xuu
GyZOXuvjc3qGGkwrVHvtZi4MM1obFpQOoj49KqI/T9ed4CTUzq3rwvvJzbE2hAU+A7t1s/nrat0f
iMovDhT1NoT906rOmDHiQ/nMsVICN60v+CnAbRXnML1N80IiK7hMg3PfIFt5QRaQrFEJYnmKVYEa
cMkkXBO1Y5M65aeg3Ljlv32DEqvbOqkG6jlO5BryLue2iREaVovThxo5bpS493mNj8+mBiipJgw7
FdGynjpbrGnyLaL2gwFhuAJ9870ydlXQAQdwDpbEBGcAXixgn3R/0bLaIsf2hC55AREA7OnOHkfl
Z6Ed4ELcjd1PIQAxA9FyXgvVyOYHZz8Z0OJWLI/hA04guGXV0O73JN3OERk/J0117ljo/MKk7zRn
X1tW5LOF5ldWKdXVC3zr3A9u9JzW8+E2OTor+Z0rPBl7vrp+6Kzdh0oX8f+JcIuhTRkSNi7UXwPo
QtnjhNXXlAsVEa7q9PXDoFOwZmJpanUV5m1ElDO3mSayXmlMwOJKItxsd48oqx6AAG8V9aK2kYWK
nHZVIu/glFhfNmV+63njltKhPQLnSwRrQA7w72Qbe7N8Kwrj+w6dIwTyI23qucW+peob2YdV3aMZ
lc+8ZWt2tMWPMkcnT/yZm6QJIQ8jiE7CckkO5sPKWn6s/kMbPCGp5uXakO6QtqunQz3swQ4yzPMy
NTZWBUBekU9oA4V53fv0bBKN6wdMRL7MFf+55nPev9loQ3m6E6fvlx6MeViEsRioPHpWxcaeJXAO
PwqKEJ4lSoviNZzHmvW1Sv7l+qHuJ+NoRKyHblGiKsOXF1XruYV2AbrkkC76GEu/hDcEeYYwyU3c
IXawUSbvOLpkHf5e9KhcTqCmAra7VrO+5oWZbGncUfMQcq5RK6H0kPDafFHsovCjfC9sgXvXX4dk
z+220GA1VEPRA97i7yXQFhPiyZ6g8sJX4rQNAJK1y8hycYstrMGpH4iGD8R2816SsNbO8OFxXE8f
XLCySp7tKQX73tcLRJDwL3+ZqL+LgHy87Oeuq2acdcIYYRQdy1T7nI3DHD1BpJbzLiYwyJ86b/NF
Lu24dEJJY3jvXKD4a9pdzvGUXb36gmHpXgQeyOI+sw8KtiTaR25gA/y/Oxonyd6i7vnuUr2aqZO1
gxdAJPIInE/g3nqB6+sQtvaxU+5y4K4t7c0b6fwciCdHltPeDWs+bO+e3eVO1TpdIEAa08KvDy9S
JSnF7qJ3eJ6lMl+VPW5jBca7qZtUluzhmCSkegYdswtdMfgdQroiEJ3hK8y3j14pP7KzFdUt/u31
nAP5KdQFScdH6/7AUPrfO1EyuHPhoKu4AOi8uY6cCunDIBG2MRs9+X2CPH44fDNNTBzcrPywjBYN
wL78tZilVijHrjO30kDNcymZLETynE7EBla8tQgcSj60KwTZfhoaVy6iNfodEThk8x5zp41rflAi
G7BPPiQMO19euYuro0Wr0ozQQt7SQ86g6dle4u5kv/vbPG8W08pkV5KYEqjHJQUmr5V7sJnkdrtG
ZxBWfoqujPSD3f1yYJQzPKigRlEjPnsCqSHMYn063sUSSQ/HqxSoBgUNvcaK6OVeAAko9sd7sYwa
fxnOSr5AgeUPHumJJhoZg+Rr6h9qM70LQtZRA5RNnPCmd6uxoHxx4Jy5WuvVHibQ/lVBD8YA6Sja
+RXuV+E0ry0U2hQzCBybbw1a9PX/2ZWkHyRX7zErO3EkzJJ35mSPuPb4bjObVG6WG/jFVniHD7xt
iaqUiLMnnZZDM23WTPj69MBlGTcZ3Wm5MRg0n79mk2mzrnmrueHyBKW9mWvgQYlo0n0bvlhJAVjM
ubHPUDliRRsEi5Sx7rg4+HLewwgKxgraUwHD14BZPkt63LTAHeYSSO1kf4jVRUgZYZXolrCuefWV
e/7LiJrHkRDz11/4boVkQETlFMhtNfVZvdQaNCqZvXPWaJaWQSccCbrfAFWtt1nULs7hgIOThNw6
MgQxkrYMbKVXK2EwBRY1s3YpJ62zBTeJPdI3D3yF5ZsAuBvjCn333ODb53YJe76otTakuCTjCJuG
im+iLUx+EXeXSDUXEC/qbGaDJD4lZN1BfoUa1vkJDb5dezJLF8SIgFjUU9CAYSZi/95ZoceMwE9m
WycyO1RiZJVfBn/zeTPzdRwqUtMKSmudGwLqgGvYW8fkCn/kD2vE81M0dw7l+f52DSC3XKmw3fPw
Tfdbggo7ezPKEoXYZg9ZszU1gwt0ape7uvnpzZrCgzOO2EPbVnHSRlbGbUJYMs0Uk7PThLdKzQ5M
CPaISOB05A8xLKQzv4qYOSh7VxC8gZRNqfELZauo1LyCbv11Q3ug6cPFrfUX3tW6yODlnjvJjU7/
EWY778GC7+PeyENAcxqUevsgPL4Lcidf4hLhYcRgvWOyhVEJLcOIh7FG8nLlfSF6/i8hrujXVvi8
kN7uSNIIu8pmz8sfe8O/GoP9GVSoLPqDtpfhH7neFO4dX279Ob/klnP51I1HzcHlywF5UmJ361JQ
eSlsV921x+TEe6pEkw8VYzh5XIOyzVQV5YANW5Kw1IVCxBWE4aX9ZA+ENYaBKOUv5Miq5uThgyPw
1o4KtQGyiEjKuBkOGqgO1MEh4KK38tpBThvXnmFwIA+YBfphp3IGj9z+1/knbnXj2KHWFYGiEOvi
GssLvgb45pgO1cYLM9NOBuL2zhrVsghfx1e1EdUG9JvCNbLpQ0jpG1l0ZKh45sRQXuwRk2ejsUmx
hNKGdaJO72XFU0YEOuxo8YQTp/rmmaie/uPXDU09DooHr4VzAQur1ZEf6OYh9jyODaMA2liicGv+
MJwk7xrGj+zdJoz7i83kDeuxHaGxA86vlDGNIDfE9RDe/G+QKyn43ehtaVnFk0Zis+xDS0uk5v+2
yg3H4lsV/8vcypuAt36Nwm6pxpSZ1bqZNzcBcDPIBUYP9emYkyeWWXG8GCt7pqK2Of0OICtkIu1H
qeaJztd6MdlZMw6Nozio5huBlh4iU4k+wYDI7hqTjWfLYDvYZ4oVrX7ZvZ+/BQO7HmdwMSx6UYic
yjf4z7PeabvG5YZ5Xo0eRG0ZS/gY9XKKfYhSN+wBZounSvXq3du3m2vA8KHFZiNGLtqfx2FYcebh
yPfuuEmMJ01GAXwVL5XVNSrito1wEMawW7gqek3iibW1Z/YT+PJsixA8Z2vHjJJKicLAmeT/qto+
PhUg5B6JYSO7bjjIEEOE2GhQ8CamzOptF4WOxeO3DZGhqBhMXgpGdLq4bw/rNFMeCMqm4MtHJcpM
TvknUJvI5is8dW8EmQizG18jiDpPbi3HSnv+4JJsj4k02OJ+i7JbCM/CdtgQa2/nSzvtU1CX7vl2
hVncnNlQYw2vlawnPYnTFl1mPcCBB2z/bR40dldaxRil5P9LYPg6MZEnNTAsqmjsYWJhdfTMFbXX
8lDRv5uXn/fu73huL7u0lAiM+qA5WE16w2HKDM9HQavn1hRekOKuOhMQuFNtibJi5M4tWbZnovHE
vSi53deiTryeQ+YZluSQDIGhF3BVsXF8mpnXQLhivp9Kkmo6evV6FpNyqt9Vh23n75GKaSJiUr9p
QPQVWqyC+aDM/kc//66ScxDygndSJvwmXUi+u5l7pAGHI/KrYR/wFvBHlpdTLNUfxFhBIGc70Zpk
MjdV4Zc1UdneZY4lU4jVLyWI39doWVlalmA32AKBo+aaKX9o4GETASRKEYWdYcsuwTCQ4LgdcFQq
B/vWYtXwhq26dxfQLJNpXgewoV3LyyppTQJmH2lWXIEZuzrHFN4T2W49hj2TG6DQLt7GHSj9LT0T
SB39M0/p8osWJ9fAIpPHw6gwxSU3SnnRKeysnFY4pfpUSpnLP6s03cSsezfo02SNgoEPmN5uK19u
G1QHc93eaMfHLn/tAgOEtqzbMXmAAftxbZypq2JJGFmUgtbPFAiG6FOtYiKi+SEqbdz8sTaAR5Vg
ue6G2iEm1+eQVJNikgQcuwFOB4YBhTkYCOBoB0wHf/NAhwuwYyBzSA492aevU2OWwxLrZaLBKZ4O
K4eERvkN2iZgEriB8G1qp6tbX1OC2ON57dGJDVD+3FrMRsALHbygHeoqNFnY0MZbhBOyeEG0Ife5
idltUTxK+4xCIinmy/kGFiOF1gCiKRzk269w/QBJNvriU626/K1wVNgq/r5HU7HTo3XMa9ZE0eE9
r/CwPCXkJ/tDBWCo3iOoQrVhdU5sQ/BDQQAMPaczKzXMdRHwmNA4lecoNmMr6uDHFcHVomJQErPC
cRzwLAs3t7ObV+r1WXO3g5NRq/iIITDS8mcjISl3cZ+aVBvvt45RTeXF9u7+61+zDVJ9EIDkQxmg
/AMgCehdEA2AoOwNaLn9POwm1t37Hc4dCvqv2c6fez9FkH1ptEJVkUUNixOG4/5GLd7XyMVR/Iy5
q3kG81EEFX4pWt/XdfbqqZBOM9kFRId2H0pqCgeqo4bBr27cev3fdNqD9QaySC90T7R7R1UQN/IV
4qMmUQoxn5Gu8RCBWXiQBrmqGWVFhfAEcZdOhR1qHf0F+cqHUul8/fynht6LmQAeYDP0/jHQupAJ
xqhttEIR8LMDSke4FItM/YlOcAM7b29hwlzd8aI74nVXuBEZ3LVvHjCBdC4nvlEi1I/NEtn/HeZo
+nhfsKs4Do7YCL39atSmWVviZOneuAkHCwuvgJ9vBIfhyTf2drr4x40GXZuLgp5lMmJo6WBN03fM
nMrYzm0CYbNEi4UBg9YPNdI3OhDXAxPgh6ub2tJyNqGdpUuSp3iqjLVhutNyuBE5cfEw9Bx7X5xA
6IwHt0DZn7hM7rVQrztaf8cOi8hbb3+rGmFc3XKh5SNRrCdkuJCtW6uhCc+Nbmqr1dYXeknOsTHp
7nOTFiGTLLoZXRY6uuwUJv/Y/um8Uk9TGqwsUhFOny9aXNXeJXKuZMWBhJldq2+UbthKyKszZLhl
P5cPLyLwVP9eeG/XHTAPYd6fx6Tc7dmiQdpQNeQne2BPsf4KDqiXiRu+sYKuqPB5VfhaMHwX6M6D
UL/+Vv9mjZOY7274f0d0uoZ/OHuFcExBWgtNUzNLsj1mSyeDx4cDJqPF1a+X/km3wWaxewPvEAFI
8+IdjuCmgqYxdnljaURqeC9gSl4Ccqa1VRcUi85S+GF6zAjPHMjZn9nrKNiffxdg2XBqMsLy2qua
dJ9myj04c9hKm3QlKzwTmxDAPwDGk6Ou7z6X71R3v2irrO1gLEgK3vgy4+STyd2peZIxMJMHO74D
/YAmOT74gLl9W1QC2hvdk2j7fuT4uWwzyvNjpWkVVD23lSxd5LqkPjvK1FjNqu9zVGxPEZOmsMTy
VFN02dR4b/jIDgndqWdlPwNQEgJBWkvJoa6nFdwIL96YUX12rfZHy6uTvnq3lMsdFe7hXB8+zaXT
Ei3lNwpGPw087R4WdfNjxf/54HhCvgLBWkWGi8AGQ40ZEtiBFc8qv0T3xEw5ar/bqAHa1ceeX8W7
WGdXTlYGVXBMSM5zYeimJqKHm8AshcHwlXuD+jjkjJ9eLnNNCiVH98FSR8wQHJ+klNZlC3b1Uez0
GE/xwxY+oUpK2/bzwf4Qc+jtlK2E4dDfyVL7LqK5lnSCS0SsUSMiFz/xYw6x4cYW1VxLxh5LkzCM
Bl8DzhH5BrTOASvP0x86gm2lXhTaA0tWDCLzIxhzSDO1giG1CYyLfC2xSi9QbrwkWGK0jde+t8fM
E/5F6g2GcZmIhglCcnt2j0DJx3WeDYcah5/itxKDtQGnatBQcYghxFQebtTAFwwsw6PgW+0+I3iu
3lpGWNMX2gkvDvhRAVxdkfrkXWPLqvzeVHbQzWyJo87kVhpWR4otcAhEw5sb0Pb4OiwoxzAJghJo
A+PIw65xRB1uZDrGYuv0MaVE5aSY9joAZe66VKJPEw3E4u1P9hCKt10gk0oi9jjLwFnJ9vRUWJJI
0Rbn4ceIRju/QnLri9bfmBFfpQn2gpRxSuRVjQjkWgbPR8rTrQtne2TMEL/1Gs5poreEquIgimvS
zrHu0dySJryhvkfDa/gnDDX063TIyItypaPgWxF026RBcZ3CMT44/JfQE/vaOLg+LuOO7amW4YDS
vfamwjamedmah+67HL3pvOX7UrWREhR11JLqawvpWXTqkw3OY1ZYoGp5Rb693XUDZPw2j+Dy0PZz
oRuOnhox6LtDxwrqwFaf4riFLVTQjexfn01TZKX8h678i6of+X5OogfQkaPYhs9zHTFNhSuPnok2
bI6id8nG4vO6HAhRIaA4paMLCUZPFJRJWOaxypF7Qy+uFyU88X5rcvgs+9BZ6/Dv1RtLA6ssDjSH
XeMWJa4qAPbQ9EqViNzKjcK1S0IUd67ZErhgfPFiA14XRa1fADdwBNXBPCEITIHgUDzCSrMV7aE5
BXb6+3GnMvxDsG7nUMddezw9wsWsxALRynHwgNWtZroD/zKPWTM5bEIkjx4Z47zoUdx9uHNvD4gt
9OsyqAK9ad7UC/zX/tCw1CanqUr1QHGfoaqU8EnjIt/Bm/m8BImOW/jN3n+RpaqGf6NkofuFYSWo
fuzhZP5CNBXc4BJj8YRFQHLztMM7b7lf+uPjkfduP1WG6PZpD+PwxVTpbmV9orLxoacJLrSvhGZG
HOZNRKNPKZUbg0MV7aHYJOX8+2BxwfcvpfjBZyWebDbLlKur1Bj5sULSmGYMOOEHYuWiDzHqZfNJ
AuoG+/Os+EipIR3nP6JDridwu0c2XqSlYld1gHhe/VQa5fqyPOB7hOUlFuVlUiFvdmh0g/GfYhgS
HqTFX64ArAFzoPDY9t9usJW9Xhtw1jLn69z1dnlWT7WSAIdGoaoZ9N75/T4zKCZogYvxoGCT5Dvg
BADaNTYreg8gUaLeE8sAjUGX75quqw4pk4vRyvtnIjZz/Jsv7cbFfL2ZScKHXjxFno1HiTnsDhLz
aRuyGThvEXR1TdQP1ZlmlK2AmDWZhBJtN7fk+At9ly65fUOGvrEJnVWhzc7BgG2brYqqEYjGYMSQ
1t2Kt7b1y7AAw1n4y5UQNqT66HzKMRZk5v9vFsZ8Z23qKh4D+0eQEeI9fjqij0/m+58rJDLyHGRT
dCwM/9MjiGpGgsGsCh2/a6H/Dva4nQyDMvXneHYQluhOgRxeU2NTvl9yjoUQqiN/V6CFIwizS33w
cdkDYqH2ndqd14BhWs9HPhnFhcwALT5EHGSLwZsQmho4g1l/tIPAEzAbG96rlnInAsmnmzL5ZQir
l5JMWJNreyEbR4LsYyrXJMQrzI55CO6dGAd282BgYRVPOKDn0vLwNf3Qb1wkOgataQVIv5thz/xC
Nxytu3IcmB8ryyLmp5Ek3YNS7hPpzdbNlQ1fJvKQNK8hEbmGtHZrSsBRHz+dhL64NEIzk2Dl1fmo
Smio8h9BYuzle415yDp2RzxWHivd8od/nU/ObpjqrykMH91iLUkVRc53PrIDQbhFi5XET1O3BVfA
oXVncJgpIOniXxJFCiurSqY4l8X64lPc0RYUGAzdWLwZdjzsiXp37sfFWe3GZPABF+OQKq9jWTjK
OK15BjK8/6ebljqungSWWyBXW9p1eLORaxDdRLtzE3jTtNKLb4fdLjRAhivNha+EpVWqrsSnFCLi
pFiZI2UrQfF2BPSfgPxdrjQmd4g+ihTiFsxVqvD30ddaI8cugkOTpVeIIO5nzKmseVc3PtcErAE1
ZT2lgXw/nX3OHRpfEnhGtMf957qsBOBsynK94s1aN9eK6Bu7TO2d/rGH7lJ7Wqhd/+05Yt72+AUM
BuIB979lIEZ9j4O9EVNOkBYA1CglKbTtgLI41KXhomOAyPFLYrNLPd/pulG4TOJuge8MFRIRbjC0
Js8YWVwB6imSrn7LCE4Rk28N+HUdYxjR1DzLR2E3mX59aoI+qf35HEOCAZlo99urZuhYQ4V39zyK
zaS1T1dPOAZi3/zg8dki2kXyUfb7OgNY9rh3QP10j3Z2E/3mE9mgB/S0txrvwgarrfpJhDI1pwpX
DSVNaUsSpjUlMThaHToh/aOUMSVTGSrLeZxKttAOINHQnOFs/OiZOCJQZJRF7vSvVCTCwrOYYpx4
s+X09kyR0dlFnPXQxC5IY24aQ5+3BbCnjcaBFRbF+7W7RjJqrFVAB7nXaxtfkzIK7+tEMEyHjUjD
vkkRyzacvrWuF38eDYX/t4/nKxdFSWh5VcG1GnKgu/cSoAS9W5VWPiec/Q3WvKKEdEpmJm8X7urp
h+AhaPE4d3jYX8GdVLpcD/fEAYj7WrBB+fyX7Ucx/jB2YPWuMC8fWzbFQy6YlY51CC27SMEnC/cT
7n0YhVtx6HSZiZE96aEVslchiGy+GwI6avoAQGDjNZcNZrUZwVP1xABd0EHqxY9emEm/wIhHoepD
NFsqElXsKxEbnddoS7IsMAqmB5PEqBGZSWyay8joc+8zrWnoxI4B9A5kg/LbqMg5ixbrLwYQpEQG
hm8mJeBlGApLXSPvfKCgXhANMQ4yXAtsbJopWHQLOeE0rPPmBh92SectdbsC1L6YlkEM3secxZwn
ei0HbaAmioAaKP5I5Z47J1lsomfNBG1pjbJj5hCxUAC01DFJmJ7TwAlqs8RTJU8c1hOA82GPB+eX
sF4Yp3jwfMERmiIsE1eKuQj9gO2drW/gxEOddajKEG8QmESt0FTLJ7IAENJRDkGCJc4nqOgEfwn5
UnpMdbi1DdFPx0c1D1lxJWSi957oNiXj/Ng9xxcmdKg0eBBz6LXBPur0A4e/EET+6Dn8aIOyQZkG
bgsczt+9P8ZRDhghHc6Hi2UhFe2+1kGromUDGMGgUvwsYT2V2A6uvnw0qG0sTYwA8JoP/cHq+ZP7
+tofVoLwxZMbr44s/c3wH7QLkkY4yhOcFYc7e3JSU3/lzu6BeWCfeLbGFWUMomlGqu+bFmMz701z
1uVHAtjk6AdoUV+MuFgWPD53Ph/mlEeLQDb3uwJzEHhazKrpuu5NmUIciynSP85C8WhRYMLNJbCg
bujZwPuy7q/f77AjqGgA78PQq4Ar7Uh4FCyjuU/HsASdpCL0NH3cr8wsMVICX/o9j4NsCAJc9vM7
egaa8w3fYCRlZF3Dmp8B4x+cyP02pbAU/7dVDJLOqzCpT1qru90v7470qkZydf4uUjpt2ClsABDG
aVqK5fEMNEKRmsTeEwZw/J5CdXHs2KN6yLZk+zaccBShCLdNKaYqrenOAncxLFgVq7Jy8lIU/zZD
QIRzqsM6nKU+s5w2Ew17FD+JhbGi/s8FOHiPEvtXmuldx1Nd4lAxJPomTOo88BCs+KjwsqIPBkMU
1J4tnp0Lgp6DzsISfC+2U4dSCDUWG0M79jMlUQ3mGAwKwj0B3g7DyF8Foh1UnsVvjp4SPbgLzKxv
4iqBafKCoajet/PRyEzntQf9GUwj19617cBbjGvt5euj/MX5BZZH5B+HpLKYiM1p0qEl28BOtDMu
KhP6AR7P84Jz0fDuUv6ZPD06LJHQZi22d2C9mvNAUdmOeezi0RGEMn0Su88PQcxVj15BzanswoEO
Ydm1cQ5CABtbtFYCU8AP1UYSNuUHEoeO2ZyCvw09xTo7RTHb1lKuZeXpuWF0vfA2+8ia5zYBQjXJ
hTasH+5TPUydBj0eO6c3DQFV/XAhQZ6sm0VUyNWVDaCtsTsFaK8jPeLYFc3XC9sQvuCrMZ1C22Q4
UmXLlB4bajofn3ueJp4sTFrizyZbbA2xt6tPDuhke2+eihDeoBUYLEVGXC33PEXL8hDXCXOOsaOx
9pZJIYr37FEZB/rtCxiiFo9SPwSDgkSy/L0/tm8ceUk4nYtwIcKo61ds94BSbljK202IHRl02OEt
15Ss1aISjQ5GQnXeX0/EuCBMycnCJharMekyEo8OVr7xN+ngvdUooyiebvIHHiypCfcpLHeXo3ax
vroKdgxGXUZagHOhWhRtuCAELt/rJ9xT+AzQev1YWLXNsqNCQCHKYa7JySxwmz8vy4Ymif5KWqwl
b1oNa6dqfLIcmCjzGfhC7XcP/cqdN6WLywdbhvY9xEMaujhC0Kuh5qiNDP80Arp/d6jlCSSe7rC1
8o0nkAnrru8wc8ID/G7pXhfLeOnyyFAC/+C1okElEveexMz19q3yGplmpcu9k15n8Sfq02MG3LH0
lZtyi5Ouucup7nFXvffmyW0YgpzOIG+Zaec28qmSQqgDldgiclgtM92n7+a6Oeg0qM/KlUhgloOk
m4yNrKKtsZ/XGXrNPzl9yP9E4SwtVyaIEKCZjDXQOUTfYcWlivFL77spbsjutemnowt6b38Cwu7R
pQUOzNaImDLpgxvRWqNWb7M+A/gt5Q+vBJQygABxe4R5XM1F8fWKn8d8x4fiVFXu/B6CRzwDvOk2
h9Bx6fSEvt5FXYltSRYNGaTCtA99676Bu4YbzH+a4jVpgKgGLIkBqYFXHUGWV+bBLlbO8KXuMEEU
yRGuidjBvWJifLr4q/szt4JK+xIFA3CI04fmWxStcwo8cidHzDfz/3vKV/u8avvE5gSquPboFfTk
GrQX769OZySiMUvPmXIO28CckZsSE1xibi13022XrA54Njz4uqbpkbpa460a8SFVvEN+WdYLQ8R5
ieb8fAOkIIhXN8KSGTvkklkG/3mtaqayOcvCisR9G3wncCltj2y+lzQHZboWw852Qqz1Zb/53CGs
//MpdA4ZZ/sZBr++oCFyTj6Neumq37ccio5qnD55X5kqSRqmeufmue+Uh/jx8tFdbrDS3hpBte1C
+JNfbR1FinmYPUaouOLUQj04RAkvxtwysZTAd82D+dbFYEDGI9gLsiozXHsHsI1mwtpDxJFfKMrK
+X3Lzw9GuRhOeEd5CLtUeZiBVXeb4SDuSje7qrhF/Hpq4XUCGWrsgJNGpmjXU/tYTxZ6LRiHYRLu
xqCFBX1/sBkMSWEsqeqsst/12GXvSXTm7f66GqHHwHKbrR41X9+4xEwmuIjRzXrmq/Tzakg501nP
zzV0Ys6veljQJcsXp8uYH0Ukh5njDoX0vIblbV3/fXzKHDji9+UiBDKUJUwzRkmYDw1YJ9q3KzWR
FVL1B/SfDchPOlgF9aPIc/ILmwbmAXECaxTYe5yodXja9zDFS1k+xiqHnpbujvqSF3wK9paeBnJA
giJLTa5lSJR26JonRfcd3yOLcS7HxShjM3B6fvr7I+tio+2Zu3b/oHRT08CEOv6h5Rtm8hl+UAbM
Y82geZMciUrG9b4zejkUhiC4KpadT0mqJ7rWei4moR6PxB84zhXwYfZXzUSFZhNG2x+GM6muORzI
T/C8OCaukwHQ5e2SsTUBMdMIdx1JEYGTi8DNU/Dw0A1x0cNbqS5o+Tc4uKZalOuQmnVzIJ1Mk1AG
FmuTFBY+gnz+Qhp79/iw7iyJtP6swPMQ9SwsrdsnCNS3y525VDi20cvb7IbT4KDa7HVfREfYTf5/
AAv+SGI/4ieNxDcimn1dsVPGOP0kJeXvQuk9ex5YnxhXcHii/FWzsgQx41IsHt0JD8xJw43cIYJQ
1FM7G2qj7kdREVoL4cfVqKLAmCT5z8pXOPDnGXhHKaTPiH7jqBiT09FSPVKkeClIEdGWeRAk58ct
Ws+2g9+lYK4GH80yL53s+iG29V1Cr8Cywb8Lo8vEZNXuBWQblyyLBwu8Kpt4GmA5ayImlLbD6xFd
H2KXU29VvIyQ2zJP5RqI+vrJ0aotrXy7YccCFbjRUFcw2gR+5343Ik/f99HuADD9/txrHjBnvNjX
4pN9JIJgqi6lcRkSDV/IOUfvKuihuPg7SU1KazBqOnXDL8Y3pSqzHQ3WkMzxRnyoOyHfcrvNFsIi
K60S8h7ncjvGJc1drxeOcjwgeQVt2147K8qLUgjsRwXXKj6Ysgt7s9LUoGSxvCTQGgzQGue74AKC
rQZ2n/OFOzTLGaemFaolSp2A3PwmVf6qi3dJNk/l20hwwy55MMU0Do3jBQO9C9Le4Nl48DkeRTa+
BviuSh/jGcPSzp5mraNm3tnHXesHej5uhEIhe7bYpPnHJkNa6uB94h8bhTIH0fzpISGsYtRSjUsO
XlP1KKK7jbmrJjBC3PXN0RReTp9uxQqvyxpAlyxTJUTrr++gcMSxe+iapx1MFe5/L1vqYHxgGYfm
FN4EM4Va3a+kO7n+M3C9Rhiv144jFP52lZb+JwTZ0J4PGzb0AM3Cck7Rlv8kOdM+cdhVk0Km51lN
hDkWwmU90L5eRYFONkstIVdS8U9gfAFMhdxn4rYG/DNls4wLiaCdkqsRISO6g+Io+/FWjj1JDP9p
J08EuQNVnwSJY3+PcojdzmBD+y1tzkuebGDmEOxhmKbY/sWQmdKxgEcS8pniSiPPxGSoWuoj0DT3
CbalTVFKO5lNVJRI4rZS5Y88yYXJCkWijW3scyTI5hxk+uq8QTlE5KQxc9vwfl4UjlKF0iHdNb8q
JYHJ0fShShPHMQ5NMc09N+tLeBeyhFPNISw0I16NcY81mWYgZyNcr3Hky9RjJCs9CXsYOddbT946
xzazyviYSE5oJOIvmRsxyFsKDm6AziYK4vQNdNnLxCsrj8b7dz4NYEE5uZhuRM0Evd25dlPTi6IR
KA3yMlsRGejpSOu8TRzvIgHS8rvCsaiFHRKkThvtWmalPOG26XwHQVnjSCu8r+WvxzYZdkaLZ3nt
F3soeuRjgblS3CSk5PXvlWp5+J8vIbVY+zFg8V/QOgf3dYgNNzuE78Fo8J+i7G0JOkQ1vqOIszBy
5NZSKY61AHRQyLFA29UhkaGaZrs4cl/RCO86s9iKaBIMzWdvfjXSjliPgIJmynQetmak1BH54wmU
p2crCOu733KUjRRj0yIk0fioU87DHX6eE0w2hNAgvW0Mldw22DkNcbqpSHMZo/HBc3+BAqmlmoBH
qlcyfAEJccbiuKl4aIW9Zu9VBFu+9flTHAPeBr/REuP56GaVZLcXtq0l/S8BRt+pcj8pnL+0AZdt
OkjgyGu+mwM0EVnUdfszdZMEbaI2+Gcgpuu+0jcQdyRaNDsDT/XZCRPBDl8wz7tJDZGqGGGAyVFs
/H58lyXiJ3xoJ7n+8CqXfQdPVX2SI5MCTHC2vRzT7ahZb9wW2wfS1GpQ2RxdBbvrnpR2kKfSr/3S
tN66UjeIj/yYMQm57n5t2cT79wRH0IOfL9/jPVPR3UtM6Ygo/PYnHzBUtdi64KtWbl8URkBwEb7G
dkvnjMyLBSFENvMo5BSDHW4n1rh87LRy5SCKKbUyfgdeSu8/g8YT5OAl5Yaj233lhpI9irMTo2oL
FVN+WsGPw4yqOJxfMmdBHKsHMGfETc1qo2DGzAEUDfoJFdXGWNxwImmNV3xoRr4kFNwC54PLftWt
wUbxOaUtGRI1iYzc0Pqq3f7QKz8tePk5rRdqkhjUvvaLXfXVl2jBX2iqOjrp9I+z6m/odQ9SimTH
vOXJUVXToTVlRJn/SxSBwnaOIhBGZCCmwVm35ISmRenl+E1713Br0hVoDM3rYr4hWISuvC3+xHkW
s0Wq7s8K7LDRw0OX+lcer/GzmZLrUCAR5I9YTtdLRweKw5eUpU7QlBDhzqYgmpQHu7+RUHtTe2xg
mjaYcw8OLxcPv7bxjEL+NEyXkvfLxO9yBTE9Rwjg9yIgEGuGWzVncrZULEpl4qtC5Tf6UJn7B+b/
lAdfa2cp7021/i43h34ka0NQdUgeZZGqH3XH4rVGJVT6nJc8mWdHWzWvcI0bL35DlyrysQ9VojZY
kv73ExnBieR118TEfubzjA9PxxbHp9sZxdkKzHsUkstPpQhXxkepVF7Rgy8yxqrHgw5Ric6ivMTD
Xt96RdAPRxNZcqzwYfcdQSYmSpNrXHHMeMhmnUss42wy0WaD1aVZf3CseoEPgd72rKN1CbnzeyWI
KGBIDFCN3J/o8hqtL2gxDl/ilTgQkucGW3mr9CcmipwiAj9q9fPIRaNgRz/PthvrK6mv5cTQAkh6
whdqRbcd4S1fhoLfR44Geerk0cgJkXo22/GXoubU5TndP+GnAQh2aWIfbg6iz7YsHjVzzpLzv+uS
F8H4hbent01HxEs8s9p8wQmhAVZ/nGZEAS7WKazxi+XT8CRxyQyixtZHzRrxaavbZl5eEgOw0cxd
9kWKhDSBMSK/KHCfJcTw5hPo+eM8KybptxKcEXUW2RMzzYXMMZitNml1PhjkamBfd53KiHmYJORR
B4DLgTkw/vz6045PGj/DVR412MxqWdpSsOk8Lil9eaG44OJf3chFxI/2Sg8fnatVKIzFPFxT8+4h
61lDQlKLcg7bD3/iAX7xW3kqRCO7GKp+H1QeUxTEINJFItREN7br0G8L6Y3ui1xWJV1TqvQ5cnf4
veWgu0aZcnVDe2okN3avHjzJahiOLXyEK0OpBXnCZe+HX8DHQ27L9Xa/A8Xb4YgmtknhydjdCIJ5
xu8Rw8LVfce8YWE7xJwxyk9CjUdoGzoAxaKMDrGobHARYBZ5WeQlJM07FQBAl0xR53qHgKMAJW7s
a+5Ll2deCQbcRXdnavNb/aXNJvoR+FFaERKvxBCwbY3vr1xemiyIhiWfZ0S0zEyn7bcyOLfmbeGQ
65My/jMN4ufhsuvyjWv54BFJrbqVJSCalSCp0M9j/81Ra/OafmAMHS2SsUcbmiMfMQbVFtFG9R9K
s8mxxZ6GslIG4Cxtr/RtsShEmWlf/80pTF5rCLDIP8k3MS5F2xb2uO0F1XHM3wbfv5PqFDQ8v5vH
55OVyT0KPtS3X1EOR3u/v5nhOc0ttl21ymaqhr6DkoBlEET6gtkOVjpSPBO1PPLCgDp9t0Ti/Re9
yHQr0XswejAPJKzdW2f2caYgPIssUZ8KaXCgzBeNKgdeSagfDtgnStcnGID5EZrqkV5Qb5kXrc9a
tgsEIq02qBsUbR2uBXXK5xFA93m3KdC0BV1C7HgfkAGff0gLf3EPPQ/Unh2eOcpd8ab/6Qzb9raF
CD7lPOEV9tp2jnpkpekeE1IeQSWPZpAA0HlhgJ8rYlA4YSLEjD69Om5zwZRqDuChSZLB0QBpPPtl
aDYa5isFERvTt/VA3CnuG50dURoKHVilTQWyy/1ERqkscAMVR7ocA82E5edXgEOwRFvKdmv9+S8C
Vuj53g8NaDiAITqRHsW6ommAnuLw2O+jNoYcTZ5Q1uK+G+BqPzZNSYIjdmHRf7/AAIyhJYjrDk92
DAH5TnesYhkkA+moR4GI0HF/ByFF1Zs1wzheQRDOPUYD/U8V6wwPaqqx8AvvE2Sdz9oN7O8JxP/h
6HVQRl2BLVxM+HASmnTXG6ah0U4PyPxhmmDloJTKlDA2HL911UvCFBHWm8gniixAznATUkWcMW3W
z2LgL0zSgkAFj2OkFmURZs289A0NZreYqWiLRrM9ROwWexRK/VMA1sgzWgORVmYtqeX1yNTXPY9r
dVWFZfxgG+cK7eHeIewIyJP1VYepTtm2G253MbKvdbzjArONpIeO6M1EK/KfKxwT7FwOC8y5zTqS
4sKyDgvdvrqXHaQnCOlyo04pmi42/z3ooaFjkH4AHBViEItb9svcIdDv7Tg5NAAH58j+K7Uctfkc
vD2PzDvvvX2V/HxImSJh33+7nbr5R8RPqKUfRawzEzZSX9glpDLG97+kJUeRfcIDHbm/sis7a/b2
0k9QGVPzcKA7lWllVVCPjwK00rZr7vbsGm4CWnkTxdVUKKL202sap5ns7P5JKEknICaCKUS26Ti5
gASvyeOgMKOo9EaSrBNhHDc/paAZnA1MkwMmiAuWkXzWdS9zKf5Fmhc9QPEOUPZesNHbCoyGrlzZ
qZFMNNbffOF9e3rqS5sU/nJATKbGRYLh7w6zUNhwHNLZfe92MRoBi70Oo7rXvFWlagO1rAs4GViC
LbNFi+IoAG2fXD92nCGWFuERBK0JqPOFf8WIIxVHPWFNlkGPgabDqaEaf03p7nopZ+KsgyqVsB2h
kDEJXf7Ke5At7lfJrwSEBklwnxDDTFKxC3NTFFpHiGKP2xhNxOxsgmoLteiepQM2waguM3iTtUJL
jgwN7oms4qm1N4eykIBCasWGXlYNoJeNDtYxOyBEp080Dq58tD/4SbvZeG9PoENfN3y+ZQnD9QZ1
bj2qRpeygm1+vhD7KN7Dzt65foLIoFpXbvZNTa4ksAM3HC74kmB2twDQuBT3+UlFs5cZW3YwNT/w
Pi07vo0qvqiUhA/m/RKIp6ZkvvzXXhZFMxOBF7chYPKNe3ibr6EAqszzah0xE1KHqJlz4sHqMpej
7o2vFkmWyrpkWAS/i8bNkvKWm775J1IXTja6LUJyKUOMMkvwLDakqfle5RDloL8vSkvPjClxMHjB
jDOBFqUhKVfdmv8NXqtchDqLdfQ+d/24QXPt/B5nZj4JN0erSyAq0uPiFSbeYP7uo6zoQ70NCtjw
BIV43c1c7kKQz9Dwd0bnbESB3joouJaJnbT/X9T8akKwGAK9zfrANGBsGYQ5uIb2n0tFgiQZQrVx
o3EVdhVR/WnqH2G2caT/iQwIkmEXNKsHoQgfTFWW1uEKysydGx9DdS0/tkVU7jbuVQUNDfI3BLtG
3LCZDrDp9XTkZorQk2vzZoyl6qXFz5SwyaShiVVjJH91YtFhPrjcjtjIg80oW3jKAaj4jg+hRgba
OyHG/wBbt18eHt/OMPnoppVVq2WSj81w90mzJS7jEGcVHyLP+lzKlodAtaJuVKE1z0gc89lzwhq4
N2S/YFnnW2rAtXNjbd1a9Gov0SmhQMO17gNovHmqR8OIVFBXCu6kBTP47PmjqxYgA5GQqHwJzTDx
DgVwbfVa4mgAB6QNUIYO+Sl7U45v5ip8N+OEzu+HIASiYzEbr189D9SOLyPotgOdoBB2h/5CaPRz
iOReAnRJHPXC8blCUuFAYKV1+/wGl5zPBjEnYFH2oG/9weH32XENLcQcKBYx9FJ3ZKyao4yICUQT
RFinfjq0/72Qz/Wi1e/ADBajKU1c53QcyHL1L4xDq/H5FamN3WhCzqiL+6/5JCBuhR4ETkh9Ut3o
1+0bixF0S3I2Xe71A1bTNltyIQ7DZ3keve7qUsTqBTz/Ly6PjhDyMkns8QVte9fiHpjilyMhvpB6
UQznJmyqQD2qjWUV86oQDZVTikvC6P4+sp98VhajnYIRamMseVGCXs+Tovzqh7QQlKPixd22bq/0
IKo9AB16KbiFmaDuugJ8bKt4s6QBCdEbTLRzulv2/YokhJVnucv02IM3mU9b/EDkRD96TXF2TW8g
VcqFfyQ0RUCUq+mvf+bJ8oFo88p0j+Sas/X89LnzqRzn4gC66rJwLIS7HV43129mUkmxi6tk1hWh
r1V6Tm6z7SYR8qt+W2sGT7n7Sx7eDXX5GUJSnxLwsO6AHtNRHuHxCljdCgffK6HJtiBDGXo+R1HA
VcnUCsbQAB15VoOKaWIJT9UUPg/3Iq2VBHYlVBTPtVgzjnztj+p9wZobosPEUsipJ1GtRepO+pbh
AqHlVR0uy4b+1D6fEecIczHMCeFTYdmMAXGA1hAKY9rpTsDwgnPMzG75EcoO8NrkcVpXkHv2YTod
n0MPEilUpMF/jGPqo19f8Du9Srl+r8Mxg0ydFU6NmMuNPBZdOneFN1oE/Fwx1eA1PyhJ2xqfnqni
3JDtLm6NQr/w7R9IMWK46FxseKFuG3FGyMe1g9Aie3y09XQeCpw1RGw4rEM+V+2FS6AH0n1NHc+B
YNstS+r0d98MP7h43lvOhH8c2nebr+cq2T1tVSGGBFNXf7jf26I85kE2MBYBaKmlTdN2iVNDPavB
RLkoGG9vyOxgr9LZiFVEUvUhHr7ex/j2rkyC3TIu2NVFbpVV62+LAIW5RJd7Qmt2doGWzsetvKjn
9sTLJ6kugkqqAbRKJvNqb3VUzqx/DjpdXDNqVStYdMjOND8bAREksd+JB8wOqHzOtK1/pnS7OAwZ
1hXRBV1oppVL9FDZSWUpC6ZIMvEbnLx9hAXQIXXvlx7Os8fQciK5b77yvWdj3UIxbKsNC0xVkyNI
G61X5u7iqluSoRgWMuq2vm47sx4HTjs47cei1/mOF3/zAHpd08YVJHtroVVxuHnCwr1HAIHOFK9p
NZfm14H4GkVccpkvfbk21ICdTVyz8RgcnyERuP4teZtI9W9JBQi7SMJ3EiMyjlss3FM78J7C3Ces
Ji+oMDKZBWw1XyIoXGnjFaKvOV1QgJmS2GOMk4dDhpMA0OvOw1TOtCnAobS+nmMPsLpzycxQQYb5
JmhXbcto2YvrsRmWYEmdEOmuFPx5601+HBe+m1uuNvDXevTfFEOyhvUjzVO8ZpHeEDp4h5N7ExGZ
ij10eII0Y4wionfrWBZthsdfdq90mYb5Jhr+qSZpFjbkHN1qPEflHkBrXpV0bK5sxVpd0VLtqdeJ
05pIU/UhgB6pY3fWKJb6KF9N/neyH1REXxbcwKjQBO8Bq8q3boK/CetV+oaeqeKouGyXPnUPddTb
LzWZKpN0LCMa8hW3Nrict2HxL9NE+Z5Gu9luPxV3sfnwyKuky9GaaCdJQ37+b+FhRMZn2TNpN9I1
XpODZeLam1XKUjwg0a1hYXFqBRCJcdgkAXvbFpPMqcyVcNhkAuMCCrm5kq54Hj7fvTwS9rdh0hnQ
Gkrx5xkzkjmgILIc4r+w5UARVfsi3pX6CFqRPhMGv3MLMP3pBQ8kRljloVPPRwy8/uM5ZMX920Ze
eyWKNVPY8K5XU3qJBmVELFXwGRD8IzZJ1HrUcyMNZmza+7phu95FBtE8adxAG9S7pgey7xy996TL
paBZdcEmkZ5k9gJRIxb9KmVWTA8PFInVwTnx1oUA79xqu70YntWTZ+6BC7GcbBwe2CArYKzXGzVX
FQMeq5gdM4OcV5st3bUjzfKnI4ODwxL3Y5wcIKkaSM/vYIKiPThVRO49N4GFSGXfP0DSDwVsIhdG
sQyFJ4n12NxjfhimgNxvSPcVvzjxm1lSkiV2+MnUAYRCeBrUtAzgTZTr2we39BLtbzQ+d/L5VMo/
puqrqCHIHuxqz4EFuCpGZahpBcNbsZ2Eku+LpA9IdZZS7yogKAPxlB/GfaBdUmASA0WURlX+RMDv
1BSI0ne5ZgBXKy1+iPevT9uxnNJGQ9L3Wq/BNp7PxTomn2dBkZvuUyPk4Ph990U+mypPmpQMf6uB
Q7fpkd46mwxyIniFYYw6hM75cjPN7yhhRdCBsXRK6gwPflQuJQXDCE5vBVj127P3TQ2svOgkJJxX
O1QoASQt7K8PdG4Z3xwtop1aEA9G0XtJwzxFFDETVCS00IHDBuRYvQvIn4FMj0iC4W4CXIdB2Nzy
tbT02hjlPBSyvSRdkKKauihBKFxlqO2kwMAGHgBSMbfBFGvdxjpk4Venz+ucEh6UCLEa6xBPqk4Y
lYYohDrFM28iGAFLfMY1EER15vzQxVRFrtp45k/77XQICatQq56nagU2I7mwUGXBsz5e7Nu0LGWK
daf0KDaPlK8I7IzO69eXosjSIM4BLmZiit6ov9UOY7oVok+fViPWjDhmkUrxE3oVvGntsROY4eoI
688RF9SaTNvHrsNTE5W4GKPRNpxX9aesyjzJL/u8ni8sPo7sPB8TBaXoRJ5oVCwu7zQyrnD2yRpd
po03uVoiXceUsm59WktLdIzU75jfyI7cAHzelaHII6IJOQCVR90+SIeB7ZjZ4vGRClAHMUJYqLt4
LWDWVdU3n1FUbqYwUHIOnBJh34az3MCz/B2+3O2UhJ38xqIFJJjP8JPtL1kOI9XDK0VO+Rl+iyKV
rKzwyB12eGeL2Bao31AuaaMQAy3ybmltd6BqAXH1zn7JZpelQK7NhCoI0vvVZhzHCOe28axCGdrr
V0lPN+kX1UtD5488UVZ5Mk31/gdCMjc7tN5JuBCnFql/BVzhH0TGJR4E0MtHyzaeZbx+VNS3jOl6
ruB3rYL2zjQYgrUIunlPx8DRQF/7zU0xO+EC5k4wk1ULqGld3JxWWm3RJB3h4PBkXoEzRKfy/MQT
izSn3y8Ugb6n7CkqpZXPLa5C0S+wunnswxOxWirvedVb3r9D0nH/e/SSr93hTVpcjJ5ZPy8VCB11
SSRLGWEhi0DXf0khzFkmp7QOdMvJCVS7tJcahQv76Ob1QO/8vwNFnV7aAzpyEXhdhSIO/X5GpPHr
uQWqwXQe7Qv8wFc7A/tLrNNuZLgZVEYfXonJGL7fhkEwI4lpW+Y8Qumby93/ZInh4Yx8eKGvk+dR
qCXAZBukfg7evzGwpMrN1lJXtxb4EyM7K1reoV35iNhFDC5bMVNusDIUn/Iw5Q3wpzyIRwws8BNW
lJBn7qUqgRj+64OLbNmh7jULFI9yE6dz8oda5RTqyGSrwx4DLN/2aMslii/tQhepQI40VdCOg/PN
Hn4lSF7ziGJRnnqoSk6C9GJ+9cJsL9hVIcnR9yv0b+jBYo+dO8yubB5scko/IF69KOTsCxTEfKV/
BM9x8i8vI/484lwZmjxaL1axE8Qp2xZuDsjf63GHFxacen4stOxcQe/njl2+Fn923EMcz94UK97i
q07oZuiXhAhADbNt7NtycBJh6fhDVsnk9a5BcSn8HG/H24gA/pjsxVSBt5vVquDmEBGdQ7eDNnES
IKQ5CLRBCfNuEUFvq3ezuUy2iwvpwp+0QPGPrKmUSldyGU3XOgYdK2GENazciG6VVWtdMTYihZld
Qh0VdGnEKbZ1Fa3aT1CGZVcvFxPKo4yzE8ZWc6I0YYXekyrpzCHCK3XI+YH0oJvliiPxldnAarfj
nem9E9EcOMZjt99R61CeF2kJG1bzIAhyR4qp0yOuNTnix7L47WQGwOnm8IUHIj2If4qh4zwutoEG
U4bDm+JzSAJV9PEn00tcj7ZDh0XC7Ohb8SJxNsFTzJPYP6iCSIFjLWr5qXX9heM8s4MKIqesfjs+
08y3Fx2fJrV8nhYo/okxjjFaCdZaqchVk1dgtE6GGnz9HZXuh8HXjE2oEEo/2z7SOOtHTiQd4xNY
rtrvsa6orORaHORHRwUXhDM7CbPVGK9V5Y+2AhJVWT05yPv5k/XmslRBPVAchXU25YFiPgs0NjWq
DVMZJNKQqSrnU929pQVqXBYSZ0HJG4UOqC+QGGL3o3RpRiDve1xja5XHp5j0G/JMTYltFIF9+vue
tDHrMj+mpvvdmwtAG/480EuAFvXHBA0C+iy8c6603LZwjOlh6iRt0rgxr/4dSchQS8HNOPUASuIE
tW3REhaKgLhv3jEL0y7zbyzI4jtKgZUzuZOMdtIfK1pq8FlcOD6ZwjefKtGlxXwgBGOqD0IXijeM
bCAfFUqVSPcMquH5GBHgVK2EMLbnhl5bFbVryB4CM/nmudu5nk5Isok/xnXvyIopCoulEgKEnFLf
zHV+Ph4dH6bZF5FiPx6wnmLLDPyB9KDmZZCsII1Rti6lZBKCrjSorcqhCuq/ALlRrxLQHMRzO+GM
R+uQPwJx+fbahAmI+dgNBiHAL0AMWf8zOXRIHUaw5QHcbL3jWX2Oo8djxiwQ7GnTgZ60Jdpu1Bp7
ljukB50RpvBH/Guv+9r12m0ZCtGum6VAnMKUJ+b1rdAOyipId2c1vXqrwbAalme/QU0xuuuc9Ys6
Pyk2GEQ/4oADnv1f0vrM+lAXBr4duzj2QOMw3PWU6z4y3R6NPmGZrrhOfo+iIgpicsmBZ2aWMJb5
kuJxV+vHHWDhsQSi8ErcJLXek+U950kKbFmKtsYOYv0XVtCO9zWNLU2oIucjwPfAE5fdun5fLUN9
unfVE7/eAdGKqA63hK8fpfIpPpNIaj5hqEPEqkHmuSXxNANwhtz/gvEuiiJkHx942jEiinaG/UlP
pCfE7+PFK+Wk25vuLxDpqypLHXuZkABjGHO9sRjpcHRc5qlXh18TTo+iuGHuYsVW6NQ2KyCeFuNB
X9aGGcD4Ws0Hz6WFAYsGaQaeStvT3iBS/dlfTuv5yqCzLLSXyO+IQs9MHuPQp+Tm4WkwTYRoU2ZX
1uNy9oRw11DBNl21ybecEKbWHrXEtj9suHh0kDQ+RCESMJOjaigynBRhExYcPfbqEpvrAbJmeQYO
3HminQQlFtxkqSYz+Kb8ueOtN0E9YHJ2JdjQbYBXvDkCbmp3A76eA7Zw8PBABUt9WGAqMADtcO8y
BqYvAVz9wScrkjR3/FH0V+p0gkVSQ2RESyJI9K1ht/25F9yUvpgGHgQBh+E6epZ9HoERtFQ9Vhn6
6GMm+s9Wj+c/SzQ5do2F7qPDVY/cGwDX9+6pESU1DaPMuXzaNLtNkrfKMYlgJUFgrVDEuLS8pemt
7qbn2954VQZxLF5RG/jRb7OYdHPo+NFu2b75CtdLBH17qQ0sKn7U7Q6Kq5fYZ+IyukvS8oK2DtGz
GB65fuBgA/BOsLaMLQD/LzWE3KTSHU4l7R74aUkhB1cC93HIsqyXgW1o/MeoF4kjU/flMWjFlJcD
xhOo3korMWhFCQxNdOnUf+C1nTFMx//jomKpBUnUnnAiliupmUJJX0c8hOEtvcz+WkgoEtlGw4f2
Rk2SZ0QDBF+4cRSjErwynqEgtM+ZGBj3mYozyl7k6Li09JgdhyjyN1XdiEHVsS+EUfoQgOoEUE9p
MJorQXbajT8JkdqRSVMEDRyS7AO/pda/kFCpxtnTZDhB/LHnMp1gUxTORtCUvMoMv8fUmVFoR5V4
w5BONkVbDdWtVJ0M8i3alGu1kcFagi3nOGLCVpCZTqzvWyC1rAOfguCId8DhkEIWZoYyGU5v1wuQ
7cP8NVR7b1MIVGiEJg1La+acabo8W3dS1epzNkRhcv6lCMx5P5C9/spC+N05JZoTIc1m0qKKrO8d
TlbGboAbRAAuoTQpL/gjpVlEQ1ibZBODrwOlmjOIZmJ3nqX9WQWDJcO2Y9eHvCTMZP1YLifYIwf1
Ayz960N2YOgKaSkZ4YuiUxRJ/7Mg6+01fqyUhUhmyHnrb6rHOkGEyBhiI99Syrgd+1ppM2KEwAYz
oFAiPoim/gatEjtKz5A7P2gVf2/9s5as/xIYb6QBYITCy7ZQldJ2DbEa9w5U8azShIArWInsEyqY
szj4fyPuR1UAEWLBgBKJjYm7oyB8/OVibRwcqaLCXSvZfXiBUXtWYIm1lFNCNCJwJ+u5Ny7sRAW5
xmBrr1Mcg6uWHW5lscCdEk/B0V9su7KKfvvrqWjUfvYZ5CfqyL2J7IY539kaFAlhMhsIXSey5lGa
UcqNpoWINbTUElKhXnAEyreEwzcHBZbB9OU5T9chrIkj3x0HgVJRIIjuhaXTzwPwgozMhL45oKwO
Yj+07NKbsVADa4ZvkHyvPsRSRh6rgVc7Kyupwnksb+ySdULBk8BYxzBmmkdYu8poKeiH9vjUzdaY
wUlxVL+K6n0YgM+NjzL2Xg3JnJiDaP4XassH4rjyvR9+58b9cqOXnyExL/W5oMPuMofKVtLc74e3
bOiSxsEsY1kYehhMVgveQr4RnppcoLNAknAH97KdnROEwZdPjSmncgpukEM/z62tg/jqodNmrvxp
iJXeA9cQdvcGdndDpR87SSBnjZXgfBWr71o6tEMvtYbaO1TjOezUfx+OCRytZPx6lLd++zgDy8GA
leqr8HUa5/OFSS18b3eSV40T27qbUGMhHHoOQxu0rFwOlm4FostHy5ROBjl7yDycxLMDOzoegatg
0iXxJydnwckrtfVMO2J33Nv5AEkGQvTJqTNjK4U264KDtaY7/w+LB6YrjeqahnPifNxjmGnXizpJ
K0OXv1C/Ps64g42xM5H0MYGRufXojnP9kyNFsXv8uR6Ol+TuDL5gxox8gKO4q0nvVnoo2GLHJ9qx
T5aTIzba55MHVfsjwHZRdNGfEp6bBryCcijigva/OAHvGXzFVjbh/Ni7psYZmQfVcuCAdGn6fbmK
q0cRQBM1lXzdALCF/WWY3bze1eX+3bGkgk1ueJicnEym4i+hCF3+h/hq1YaIOv9LbRy/54ljoHNO
Y8Oemt0r1p4fpqSpGGjX/biKyI6O/zK9e9QDj4ll8aBdBwjuQv0BqsrHv9ZmXpm4MjIVp74QGliw
v3un/Vda95Pm8GjQFDImoetamQgTcaYNuPPSGY0rsh7+UjNcCoDT31pmILNl8sM0Vs3ReKBLsxCd
LdjRdzuOPku68/Gw89udUalhcQZrD9iOMUQc0H6n0roN5llVK7KKfiEY8um0goGbnWZKt18y4yQk
fY7U8xoHN13JaG9UzacfSBUCdnFukibJSV7B/VX1CV3tqquSoyVqJxzVBXw3RSnA550S8LjHLJ3t
3pIbvnRIrfnjuk2pKPdkXX/+m16x5mpzDPRvX4N3rAwTyZ0K1roBpwtjfEdGgn9CTpIFETVPxCxq
zogIxOC7sFbwTb917xhAn7vVSHPu5pu2a3s2aDql5e69wqwvNDH8/SSWqJV0xT580d3hfNlhL3wy
MbsAML4KFZg9nrp7jBXPwFPCQQy+qquf2Pz0oW5GzyjDfD5/0WsQ9+ja5+r/lUpllhGXxgfR/DPi
6wlkQ09TrsGcpSevuwD6VBiGhVNMTEU0J6aygqkIreAVGm7Yx5fufCxvP12mbxhOJ/8Yb+FX4qsF
AXZHw/ZMhKjDitgjb//LbKw7GkaNPWRaHKgRGpiE2UdwQMjQeCJlYpk/boQ4szoxDm5pfsAb0w/E
yhxAtcMfNxyqt44SFmwU/X3t5ECh7HUb5WVj9zUs6VbT7G8yw7iDPPubOYAzf59is9DBViNNhjVC
iU6AgHLnMqRI226a0xRndHl8a3tzIkeN803wiX2CZ6xzNQ7MJwKo9f55QvjDDl66kDUrXrdE4q+q
KOAur4dc4MzDn/mZOA/8cI1q+GpnCjGTMWI6KVpFQlKYcRMSWK8C3/Gx8fGDntKupUhHJNhdmSNl
v4vvU/BhYFWfLZiLDIyyQAC2odWGpyFqB9pLWqCLQdaVnt47mEJla4BXOQoAoTP1KFRhDqVC0HjK
EzglOfr/jKaxVhQ+iZvFrvOqmKaVyxkr3rYIXNDT5/b7bm0yMbNxF7jRdW8dmxP7NciU4G2g4v8t
r5ffAvfVPYuWBm216fVPiQBy3GHPgCRUiLnQeClMFGOYIsdug/YfhgNDlGUlagwB2AWXCJC3s8ay
hSa6GEBnt+Obqprx00FnxsYEWh1V66PEpvOZBVTFnhwr5WQ4lwgit7VfWXALR+IAyVhkjfz1qRD/
pfN1zZdIu5xbhsT++vYcTa8P2LOPBr4vjv01O6NDgsSgCD5sOVJ/3r0DolY7/JTFqcRxdgGD8Yen
TD2+g0o+S/YWQOb3d2Ywj8tlV0F6v0Xp9P7uhq42moKHNolwSjJ6rqr8Kn9lK/iLngM0yZyZngMo
UhtmqYm4HyzH42hHN6NHvcKxMihkLxHjR5qHEkPx49wg2+K9V/ba2PYqAtVZqv5twsTCOdPh4DvE
dK1mcZyuGhBarLXs4JT9E0uu0+6UPAxloIgNWVtdomcKEbX5urYyqOFUhvR90zFEJW2PPh8it+Ig
pNSlit20NOaJ5t7l23kmkRZozsg7Don+iGKz/bZMSSqAfSqRQvm+Dy+Qy/44eWBI4NlC3ddVcwpT
I/PLTpd2zfvYIU8xj1Buh0ENOtJP08Wn+yMbaaCoS/beKNsIeVlGEUHD8N7j6Z5uMdIssHCzfVno
rbpUK7hoVTi9hXsnJIOu3QqeBnM8i+juwa20Ca9WNzK8pQ3+hem7rBWYrfNppUV1NE3yOniWla2E
HR3b1sQZScvwtzAWoTlj6XuSPVro/GIIIVYexHZwsxJxF7WYUX9j1VW6p0jyQ4cfZDsjbCFCrh0q
061/XzFqv0AwY9TfYC6di98Xeciye+sOZQLyiAXGUp43C9nD5qR8W6DZYrbYJNeI///tYN5v6ruE
offqh9GEfkzsWnbjToWfPdrb+8DTi7q84uQP0wCEBKmy1lNSE+fbhVhHUHftPkbkQOq2X5jqr1uz
cuyQrrjULGDBi9ZsCAGnZrIdAHAqRnUSx5Yv/fGD+XslsQsbneS8ouz+rxA25kr/9JEW9N3i12p8
DU/bR8Pow+YKQys520mUdL20Gvl+AyzSLaT81bhVZi+uFbfUTMQ7dYjdSjWf4rRUevsQWIkidPhZ
E23sAFXvQr4ucyw9h15AMYS+uEgJ8th28tbhTvmWVKrmvqcweeZUsPBqLE1tHvlPfn9BUkmGgntf
KDtujYeV8EDrrZ9dHzPhzLO+x19X75tfBR2PGGoTGwvQoxxY3WZZlbkIUNukGCdonhtlXhKuu0ni
78k3JrNoJRm0vUIBWzKtczFhM84YDUWEWZ00qw6RmPeIIYLaviyhfyCJriMXZmXKPe9YIVMDHrjE
y1039AQDi3zHU9h5Jj1YXZC/2299qmGIpxLrx2vFx1izqWAhg9KMh26Xe5J7BYNBXFbvAm1W1GGg
VfbxT+POIcV66Z3/4BU7QC9MoXj985+NVlc0xGBAPc7CGricDaQke92nUHu0qs8mSr4LkMKeGqWF
7OpWMal58ywYMtOlcBbz2rcrAKW/oM+FDCpORk4Gx1dtsFaQGvoRQp/aQPO2CGCwRd6Y5581V3xG
fKGohVrWljCkGijhY4ZQ2qDKNsclpxeBudCna9sBTCzAgfwu1VxMmOdl83HxXHz+YY/EWSOZdzkK
qvaNesV+F34jd6T/WK1O6G6OU9z1zzy8eS6/KpHaLKPBKIGflmHHfUuXlNPvT11L8IpovAw7uSti
eehiqalPx4hpvWqbxrqit2VqNG1hRM1xzncOKCgP5yprcZFWtWWqJSes+w7SoYIuRriDWEfmO9r0
M8z2y2PTYBhc1SvkJIwxukSd3qb7NDlqF76GWpdYwhgCOGFzNm39I8AUJ/GEmp136pmIHP1gSdsE
WRJ9/1y/Ybz7hkr/KVkAGFONdwNcLHK8tqb0c4F6DNmXDhRye12Z0H1bzXAEqG/EPOr+QnqcyYAn
FDsrfxzP64BWYdVjYNzcAXwiihXlemJ4BjdA7IugeU16wU5TOQLtiMYA83QyqupzmPcG7gmMXX2D
vkmCeGIL16fajvpM07ShV0BsmGr4FnYzc9G+xaPHLtukUfpt0ja7rc1dBKHoO+3097psATT2gU27
6w0vgCYpfEK3iqIVJQgyISMKb9WlG8tFAXw3lDg88UF+W2anLhTyuAg9XEZbjxQAleVOX/Qr7K5+
aEBXephAcSeXW26Z01He/mmeRddmR7m0ug2o9z9XeP/eYGdSmTYI5Idk+Ucq2QleQOafcCWov7Gt
+Gn0Ko23kQOJ+/PsehOvuXNobFSJZUK0VIZPYZ6Ax5m/5xKwhzaTA4WaHMceuB/2v7iesn5Yz04L
d2kqohnof2sAFIQxb7CLP18oResDshnKkFpq5cIS7IPfc9cdHcJDvKsSeXV+bFddiTMfX9k39xYP
tkRaUJVijq5OuO0T0S7hLEGbHc2Sa402mbphPRGoIGVptP+s8UQ4w1ruLva/6ygHfE3xmDeeLQV+
THxPIHO8GYts7n4zMnTCZlFVbkK9JlMQxOUBUlG2fsc1TML9Bn1S/d46akh2EHJsEgAobksJJYkq
rNYnNAM7zRIShaeEewqV41XjTU8FcS0xTwn1m1EJ6uEg5hIUXUPIgd5bll7rHT4qK56/CIxzTFz6
9EHpBHHa1L7dR72RbTEI+CUXYOaoGM0qXvFKZvufZED3CyBQl3SST+BkH39gKN1jLG9KlcNx/NJG
tjmpIBhx+2HAi3I7oTM/3RA4Ql6VCR+gRW/2x6YEu4hLQuiXc+Qxq8DSTlZXZ7OPXq5VVxW1tEM1
oA7msj4EMZuDI6HsokE678BbK3IhzTVtI3VnJb9ho4kn3SBS4hcotwDgAFW6/lvokFv6aLdCVX/e
6gN78Kg9euEukxXqD516LVQDEfS1O4p4YMWNOk2+v+o5bxEnWsLoABnNfkk5+u5Rf/XoAh0NEUpF
7V3yf49oeokuBkRXZxOEQO8/sOco7CD4/2h9qykxyoN/K3AbRrw66P4cICIPx9vt0+GpOP3pCuTz
VQ8bokNADRrtb5rUVV3yZust1FOJ+OExJmAIuBvPD6ZCnEuWHOmD6VyP46S1FQkJaeBbXUaArWFr
6Rj3Wb0NRbvv0zZN3oCWTt1xz8abzI2Pj71/SFXxf1h/dL81IuftvwhbvA+XEjcCIe5vAjCjnCV3
g4odumE/KoGe1CzKkGh0tn5iCccr7FlWFct3XyUrr11DfZ+hMEg1+aAGD876cCobH+hI+xhvLRq/
wdsTZB/QSVKGRPlN8gdRpynq8s2qFaENWCOkz6EtKoD5I+GVfsnMhqZ7qA6bEGUryY+7pWey20sN
vGG7CRF3h/RtaDqMmXgHpDNWgMVsHJdddE7fSlg3b1d2iU3W7gso3TZp0YcOJz4NeY80UPpvw75e
LdjybU7+TJqXitdmUp8+6bv0jPe82GGQRnzvhvurZexdxaY0BspEe9s8eoLh4n6bLpDlj8JaIB0K
KGjruvEAVxGaKDItuWbx0/q9gUN86LeO4qUnRcLASeq5/h37BLABLXLbm4XBVULbqD7DxLD4+5ku
BmxbbtcUYB93QxmP08OzOordw6o8mc7q7YvSsyy73/AQzdWqwVpA8oKDwoz+i4LFdUrnjucDh0//
OxSCy6rcFgyQFgBI9rW3IQa/1/gRWNXkT9LI/pyYx3GkQqIM5aXBOGZWrgZwvWf4LrNnL5jNfKME
oqMLzTgPXL6FnRFgSwd3WqSfMmp+0cL8tCAjUfy8m7mVu3XspCMr0WQR0OxDPNxFMLcivyH0hoe4
3tELB3v8099LkeD7qGTf1Co8y0wE68qGASvtt4j0P9XZxPfyqTU59lyJ32AJg3OxwEXERsXbeY+9
8iuUG2Jf3X+tjOcq50eT1EK/37CYtlysJWiLEAQJ9Kpgivh6K3ye1ud7kqnnwAB54r9UZdGnuRDI
Q806281OyLfLGnISkMfGaW45ufl9fd2jaebkr153lGaUC3fczdxYy6Rj0HcnFK6qfmwHDIXK16Zs
3DYEw1Ym6QzXeYgA4IMS2nyMVcGc0kzmEpDbkVd8HxnrDUVfYdHKHcskROVdTtT5e7TDUkq4gJnB
N5XveJF85V0CqzLWNlTVBjyaTHZNl9L/Y8UJQQCQAmpBSsUTpUQWOXDxqzlnAcJTiWDdb5y4K2V1
ibe7oHCmrEguau7i0W3UnSzcDjmyQA7vpyAVuMW/xc1U9g5NuQ2O66sezVh10N2mJF3uTMRFEjn+
KpJsORg29Rsf+Qf0FDkqPqnwVGMyIo9E7QOmaO7fVhnrNlRaT161tkSjQ5NcDsCbV8zvP2h+j0Hz
0K2ZGRm26OoctM40La/TLruyoU2MpvN7Phz4ITdjE1Leue9DXrEc7JdHwwTJtAhu8v4n2ESEtk9O
h8zTAWKxWQqYxK0mjscyeraeX/WkqERJiHwzuvJutzJW489nHY5PdO3OjOuFP3u/RRe7K71jW3pp
J9v6SQPpPhOjay+mkqJ5gbSqLz8qdBFX6brqW3Yez2gre06UG8vtMbRrMmR5lUQwSQA97GBusrma
d3vuQ6FvSN/Ik34Jz+5R9t8RqQ3XLvZlqRU59rrhaICXWCUEh9s0IUS7mseI/FGIQiTKGny0spha
2c8glWPAfoedzx+YU+3EzsdMvGZeKLAWG1bT4bGIJIF6MRhGNSnbjTUlbBwMS4Aqb+1yROl6cB+/
UwmTy8oxqE/UQxABfRvuasFy7nIzb9dSKtq0JVA6rCJi/YFmjFrp7baeySkDsMhv5TJLajupbz78
i4LFEQ/k/UbQcCre5T1u3GuO3XE58LS6DL5R41l6V7Q+Wmk8lxuHvcygJl+8ZgY0JDA35p1ON4kx
DWI3j4tIejewZPvgxNgP29Ony8J/13VzfTvIuaLg2fAr10IIugMJFrRxkftmaL1WlADNNi105gZQ
OfzLYXeY9EW4GIixQKbtX500qu7VuBwMth5U2NrUSSi+gFYAzR+QdWGt3ehPwkUwi1hKpj+RUmk1
3EXLYxOFy3DaLzN8Q7IqHcH8scQsucS0yNF2TeZhqRssL9D3wFe7oyK4Qsj63BsD27jfhG7jfS/b
QohOBLSHJsRbPAILe+Y4hOjk7v13lLucwsk8+JyK7LnyAVtpySVQioNM0guYewoczxQP/nsexmcc
Fq9OAA4MoYCJrfvCjjygsGDFFsjiS+cYpdSsP0rf95+AEH8YX7ZMX+7B4pPhN2ki/SETbg4bn9T3
80WvPPl8zkyimT7fcpyJqzPNKZPCcGUROd8m384PkMUS+bvLn6oVsVbf4+rOKB8iOpIFvcaoug6Z
dOF+xWsnmQeMJBXDKntIjNbs0UOV1e5q3rxPJbvi81ubRBMEmj7l810MlwQgGBSlmUKIh1gmHy5C
OXzNaTitc804z81h08zknX26J8/8vfIC7ot2gyctbiLTjGmiEdovjoFxHOVCI3eoUuMrFl15djCq
kC1URZRPxyMJJS1ZQXaHrBfYiOEeTP4Qi3Kw7AHXEn8Uo1s6cTZAT0N0uFutZRwogfex2SWk6yLR
3aV9PYAGCvT8NX8C0+NEBhs1+EiG1EkuwUl169nb92x12M3jQr3TA3w0TVezGXrotiVS8JBM2DVo
H76p96GjkwRojIiaU9gvOHK5XHSWsUGXRXdn+sgK44Bj6cK0xxGIQ1ge6ns22wMMXkXQ0n1l2Aab
JAaZROYVY670DmLV+vE8CvseeF3ZT4v05Mn4AyiMGBW3O86Nowzp5NhfEfz95dKjSqeI32qBaEfl
X74uH0CGmCzJMGxFF0hft+1TTA6A74Y6I8FfmiWpazSKUZpy20HdKIqQgtLwClBk/2rBe8MsP9ky
8B7aCicrpPx6MUTbwINPDRgGsi4cyiCK4BAWUyW60OZOYEYzd8iyOwzmxtko+bNjsWV52vlrVnGc
uNZzYO/GxbbRrofPTMWr48WmVBQSubsnUwBGtNbxVgowj6O9Wo9U1vsodxOgPUlv2GXz2CTuUPtj
V4iEk0zuaNJvAjOIIkCkLH3Wte/09vuJNpnfp+vQ3fBToYNR9bzSL/VY1NOlyv+6hR2cUvrSfXtG
TL4FjLLVnpkGO5KQ9S/jwZZjcsjGl6PTp3Cvo/iJoeI7HUMBvvT+uTgSfMVT3lkRou7eVdCB7Xt5
IEGvt5YHWt0QrOr9mXfD+xoYiYqHYdUzhf2J/v+PCJaKhjB/6/hUYE58zclbj5hTZglMcB0YRaVA
rqFd5XnvswTrzgDi0lqol+u2zhwm9CmjHEYV9GeyO0Uf/9Ygq3V8bG5GLB3CtbEepRaRTcbkH97D
dXwtdKx/W8puH8bgrSx9kZ2ce1X2RDEtXkfOPzyUvHG8lwhcomzat3rdTXeozpUyj7SQt+TBZKVN
c+VZO73N3D724T7qi38415vVkSjZLHTZt2dK8JRlvhSjvIF7aL5Rv7oF5z6eQGN88YCVlffTit9y
l/qGscn2wp0IxqQXD4OMdSkdlgQxEelQIK11hp0fc4sLsjtQ1RqfP64Wk3ffV9rvjJM3cQLx/W3l
YJ/bfvUAV6mckLzLC85WvwWmnltNbdGNb5CZsVpQeR7hcqvw5f03C1F8Sug5jfgWJN7LoUaKLXU8
CrWlCE7U2OltL6yzVtg7EYGtyjFmNBHh6u7IMQHVJXgIHyzSofX9zlF2d+JTNuDbJ/hKwcn/R//7
h7fg+uzS3DUiSl8+zG85xDcHElXd6hiqi8Zzfm0eOovYidzLYuBITBrrxENpM0q86CXm0bjSZqXJ
eh4RiWwYqxBWLSt3DtnkL4pcDjcQjUTfRpZQEtZSjVIXWcwXXYBqftDngHbvzcm/wmmtoQTk/MxW
KWEzVyC26CGHX9bcV+FadYQb/drOaAFlxxOM1SpN5LEljbzFZ/LozFudlsfhtv6Rgjvta9WKt9m9
CzT7cbAfSUST/cqSOkMO2bUE1bb1rbLZYgt1g2dK8yWLjjpX2UYeuwjOgIfloimbMrbMwPeAR+c3
JVHcqoO0jpKh/cHs+xKhJCBexq1t/mF3GVgGiz9r+nr+ziQZaI2HvZDc3czBwazmzzpnS3mMmsrR
bj+aXlY4BaNwaGHbwo7Rf0q5nXmdR1R81CxyzOh2aTu4txHj08ZmqEY2ve9BGmt76jBsq/cl0561
c/wXDSS5b+qLjuUlzuCig2HL0xMRHmqaYNS/H6j/8AH7nXBfoHP8U1jOQT/r6nPtxwEqsIjZY3Ol
aBSMKKRrbAj1VWQuCYR6uxuyHe0Y4coAYOlTIonri4NmIAhvBoghQ7Nzcr+0JdPNICtiHkgCjtjz
oQV0hiEvLWWtzD1n3/rBpGZ67zV7Ef8gyI6ZJ+vAMi9dl3UDosZrYIqJoDqc1feQwz6w+1o3oTLL
ZeKu13oJHh0mh/E7BYIsXG2wVEhvwB/jzIWko16TUBwP5kS4Tj+umrYb+wPO2CZL8NwPF4x6hVZI
mx9GcI+qQHuCfaj5TSr22V/A5bQWTyUvOYfGH0ATreR+pVdHpL7G4dueGoJRekzlX+13q7imh6yg
WJ83IS95J6ZB6aYKA9obtVSVCpOdEtUxmpf4OCyFszZgW/xCgRip/d7u6iRwFx6d/X5e6MyQlUXs
6VUyJN+Gz5pZAmmpD4UseQWrXQd9oQsKlFJC4wN4RKDv0R0JoKob980hL4pidnN8wOjXfFjmPp4+
uc9XPpDAhXtwHN1BnYVsn2Cg5umY6r6nDGoRSYDCY1x8Wvud1Z9I1l7mKW59ahfQgd9Dx4xf+BxD
ET6pof3hMng2Lc0jipYmqFiCtuQZbtj3WQ2mQU2joTOeWRtrkrxx9MeRxEAIwTH++KKEyrk6FiTJ
aWGzK2jvoqBITpIs7Ir8YxFt3ralh3yOn4af705F6uXGs3qWPgZCbH+Hgoi1j5PXyL9rbuh3hSts
youT4E6SJgTVCjai8KJH+8rHGab+g1kICW6t3XRL6fQZBbL74xppsqgFmO9ykscgbnq9uRTLBuQ9
Y+WmmmYwZY+KaORkH+pgaIWgXbhUIyZrhp+sl97d6C08k2WRJ77zHoQpM3iqrqB/NnQNfhDnffEQ
DsLwjV82R/QJDWKyNXsUnlDECnsewDYnSTWdFHEEGgRY9P0RIMkLZvdl8Hufd0L/EnmTxe6ca1II
6sJmkaBsxNFw2uhkLUX3S8co3ofFave5YNT93r/4ixkNdDQuSCOyQyp7Cg16v+xQNAx8UKKnKpOt
vtqejdEnaMr1Jpafj9NtvTwBfOBh9ZKT4as8qpYs+oEWJRvgnUcqVOwEQysN9kpZQhnCwAQvFwLp
/oJ6tOAvZ6s28O9J0vg2ETOgtAygS8itjSeH6oWO274nQ+fFbfxOLtWMhy5T6uoCJt16bdBjEC7q
42eBejvHhJCVfni/ZEz+juLpYe47l6UYlJpQXSCDXKqqzMchUidoXmJoNILj7QXvGIndah8/0lUq
jb6/wwaF1jnhvAml6FVlvi60CVCONLWdp2kC+EAspnX9slxobwim9oKsZu6i5gtHg/ZqeW00OsVE
6G/YnCv95Eo415txUaVLdNG3bFJ8HHCWV8STt0OWIp4skE8CEY7ExapwfEbwB2C3j+B//vpC8FwN
GCESLfBbp976jx24sc6vs5IBhgbsMh6HtzY8OOYtZrjDRqeAI166oQM3qo2/sn7fdAAlu3KVEqpr
yJzN2/fgze3Xd3H81dy/zGGQYcjtElW6R/OzNkslg4gPV10XN+zCrXbNO/sYsPtlls5kI5HidWrV
8Zb+j8D7lZU1L1i1qZ+pp7yaoCpB8V6s/UedNTwxyCEhlavhaJ4xd5SpLRSRGQ/mrK5mREB3uBfz
tb9bYefkFDIOM8AWl3qvTsI7+RQQaQJbeeAk5q4qdD25gpQqF/hRC6rWq5peNZtBCYvJIjxa4bhf
oC7tB+YBDAgcUilCBaP8dCE9d3WsVlqBbbYVyx1L/w7sStUcFQVagC2FA1Zrxv9H5HXqf9YYcq6R
/VPFUwszbj95L04emj8WfqdVod9BZVOjSdGG43o7MwesADEdylRXX67mQ/pROjDANvGlCEkBya1o
Xrd8hkb/caYjuQz17/fb9vhMGBO5TXd72S2ugLBi1UjKUGvW3cYgBFH3ukAwJ4D/frFhO+xL2kPc
jk4bMgySctvzVAnfvzyGWSbRhWvBXKR9KJ3wa9tWIlPDQXskCPXwImW+ubaFbhQlW64BO6wFwmOd
EXk63zWZmKdI1298mtY1Ii1f7/bjIfPImh+ALCBSGnLuhj8c2vsbVDCeToIdJLgmr89Sq+GW2va/
bNBa4n90K2t6uKeqi8PFGm9HVAahqB/OnwWv6UzUAZHQxUTYHY+zcY//GJK7ofGVzE/na01quT7c
EqEkPWcVELDXIG7raENGn6METou4/Wylncl7gpunwQBXFy1cE1/jscv8tV2JL3yja0GiBnuS7/aJ
UrDlJ5VTX99g8kLyMXa8Rhegh/zfxuqlGnoL8omzTjF+TlsWk9qIhyZHRStGKEs2YULw0fvj/w7W
cykXh/DcCVH54t4MAqqh7Lv2wwVeOpRq4hXCTlC7HgiuxV4LpCirynHGswcu4NKWAoDb4WwvzMFU
iZzJL5Kjz7VPqHKn8m/0mxXgjkvF54+1v0yQMg8ddXU7kl64egTd+ruIuCx+DYrCDI9hzWRPn2Ti
E5JCmkMOmkX1WM3CmFNNtw06YuPvcqAjJN8A0k5CysF2MDgP/097PSr0K0Whezg2+UdPPdtRt53N
IBRlAOxBnoEf2Z/YFXiQ7LkfqMN5pntNY4OGBUKGeMNbdZmOU6LzccZzaEB+4xNhNC/BOzvjL0qa
2ETy4fu5SoUXIZwUTGc74J5z9A61S9VbIGHt04WiXzvLXrA0IhlNntMrYHsiz0Nc6sholAj80i1h
K75reKNJVZIc2TTubRMZood8d0tXg5lTsx5+jFtP8rxw2gYi9XbrsACoFoj9AIQrG0icpsEwqXQV
tTGflrowVdjmKFHuXxj7Srqc2NGxVfm5LqUraJvPzWe7hAQkKcEuJGW90dgYrdA+XagzzPhT7h79
Jowt2Q9/cJGaGj7Au/Pa8noVJrRG2/3oAAa3GWy5IvL209qmaLysw//AUsgERcnLThwVh7j7rgoI
GhggJskz3Ym+JuiAsAgtXqIy5LYzmdRc3xCieNBnS10t9nwyOROXdnochDNAHmn82isI+6UBxZuy
9whDYlPN9WU38mppRz79vrD5WT6GqW5nYPKjr0wtr0h1/xaYn9DVXFQMPMEO2Z//pAXS8TdgNqp/
8ptMgg3CioEIRyyHs3WgAlxVzwAWu8BpXAWtWoVRRajb3D1IW3RRIrEcRjNeOjg75QYL3JDTaJs8
ZCulR0Q1gvYRsrQCvjcWcWqviB+QPUfEv1FwSQRJI2h7UtOnnazlkHm7i5o6C91HWABHl8ZYK3ss
Nj5LR3EftnjpPTfuvLEEmRUCKyH1RF7pI2Ag+4+uX56QVfLmmIgb3RZ3fYT3BQBhbQoUbIxgEhOa
sidquLKv6QWgXLqC8QwNkLLY0g5UmLVvnaadP2WndQ8bUIOrKQs0yl8IiXFxwdTWvxsTsk8dM0U2
VXDSl0ziqRfxtUmxW9IHMidhqh+nBrNO9DpPDJiLPJDZyXVL+n3WMADXiM/menJqbrVE9i6U9tYH
K8L3UgI1ARAaltT3TM8g5TI1flJ5UB+lxk7PKL6Ckyd0x6IehZWt3V54N88Q9cYz0OOejsfHyik2
yiEdFhbF2nY3pHzjgxImBo0w2SOShoa52jpannV06axU+gABtbpHlsf/uxzo9SWqLr0P5DZjuDQN
4XWla4ateiOQoXJlYPsIbpdHdJ6elTj8okZF8vlli+3LbWy/X04Zgb5A6QO3ZlmlRhgLr581eG6d
CifT8385ESghPePqICS7EOgQORTdHwihtOvsH09jCzKUOIuUOhHXXaZce1DgAlVYH/qBxQDioXCQ
TCPIEGdCErchsKtoV9No9w6iq0/XTkTWR3rEzdY/dhZjjx+zzoyqRECxCGPALNF25nx5Hihzj7AB
CgfnPoAeZI5iyG+lc+UzFBWaDmGoWb4bL5D/nPpSn8VUhrXYI9lk0LHhiI1os9H7Jt6jPUeKcDQk
hCmH4gJDOMC7cbGpjKmEW9buNqkVzySonjH2Jpsob1gDOtFNf3OKp2tBlaeJuneGWIXYTK+NkEAj
nUf3Te8/Exjlyz/A4E2SKRT9bELjFQwKiZgmmM57eciiw8m4aVg+VKnhjS4lFGkN3cCXHndpxsJe
AugLZdnFdaOuJbQmDSyDmT3nxlkx3G9HKJJUTqPsXzBxrlhwyuNmyyT2QiEii6biFAtpjOOmubzu
eVacLwMX8K24lXbbt8ASZDBDueXUWdBxe5Vik1ZYP1+D84lLzyocAQhBDWaiGmGKgfU+RdZRdWIV
QR+KXzCkIvq2C+9/QoESUFgMdO2UpCa/H8mHgHDZx4CKO2DsuQEjP9a5VcRiG38Cg+bf2iz7yb0e
rllf26oc6UEMVc2mnC+HvuBFK6Mcfh7Tv5iM2iYZihu8xufv7fo2uEiaufppzfReQNbWzkQCGBIu
stZHRD12gTWerz4M1gwmQZc15pgpYseWiP6CUsfjlqS4DyC1tKewpnp1fB1jrdbxafThTr0kiYwn
gXIhAwJvFC1Vhn2QFLarPC5Y7gmxMyorG4N+mFQHP5J2OjBjLJOSDXxcL1j+kepRGhwifyy2l/t/
YQjAUbPyam0zPsRmjujoElaMyLmFt6dQdPMfGysEbwAkEPb0q5qEF8zraqZNsPkZeUPToM9+J3jU
Y3HM8MUvv4hDC8WnRA5G+VH2CYCDPT2Wj9MJcMvKZ9p4w8SSTzl4mOQghRs19bKb1dVV8cQePFim
cnvY83f0kJwoarkjZ/LnETR7wAoBG3JOfykrZVvRoYFj9RAv37N0Ii2yC/nmMY+ejjpJX5GX7//f
WkirKe3q+tmXJ2o33waPswhPPcJfylDqedHTlDuUJo6croZLjiRVgXylDbuM6XXiEjRwDeOVA5F4
Pb83ZgkMMyM/ZCTL/Ab4aImSTIAgtTaw3n91hpZNpv1drCC3CHOimuKyS6d7dpUUoOrYK+QZgO7w
TpYtdKDQ+KweCb8U3xAhN5oEDcXot8OY7hKjcINOHfCzlkpAhr4cNC+0uQ5hsNw02quwcQ0QLomF
VxnyDJo1966M4CPamQuk2p3BMylLYovNxg/x2lpeEEEfGKf+3TBlX8jCt+WubNi1KuOPb7KAJqil
ke24y8deH/5BlrdQiIFGaUYaryEdCdhtCxXCByP1txGppyARdmDtZahSefSM/hNML50n6z61Gvka
269ZqYtklqbeLgdT/rmmFCZ1pKBn+qHLZ6aBcSFoTWfs0BSGwWA3sq6L4vy7/SKejSUS9a0oC654
i3q5VjI4OreCwAdE7Eu13JC/T/fy60qyXDxoZVMJZl165InWdeOK3DENK/Be1UGdNv6qLqQGig+x
WAsPyKhiS3549Tt73Eb2naLslvcTmos5CFVMEqVCLnJ/bE3R4KkhUQjv9HtXoWKPJ0CzdxgzFF5H
RwpfgyMshXRcB9Q/WWhxIoOImc266JYwn68LCiASY0jD2EJdslPwn/oEg8ZG5+hIYlGU74Gl7gaX
Rj3L4RWn9CGj5qWP8Ax39DvhCArmSvnDy5tcfDhDfu3vz5MxuF/mzK6XxoNYE3lPB6DR8EEAtChb
ZS7+Q7wouKrHZmsIJq+fAWvWGYJrG+0MHuDNvxAIKpqATbtnmeJrKPMif081Q2Xrofdb1em3qUEz
CgGC/R0eko9wTt2ipJDF7hMGubyhSY1nlHlWFthbxEReMwV4Ye3imePwpS/KZWX8arYeeGje+ydZ
GEYckJCzC2nsfQXflGPMHFbjJ98W1U7oKTigcPIBZV2hKfGz7v1t9O3FCXHCY/1Fbs0RMgoaq6p+
k3KfOPIg0G32GteMEps8P/RqK5mS8wTlwxQYsOqmkhIQLm9RvVG940UjOxvNEs8+1BsCiQXemWgJ
neVGmloLS6s2Iux1EJ1gLoUvlw5nVuQkmnYJ7L4X9CukybXSEzg2RZU1ruY59NaBnVRwkUGl5vV+
DkSI4zZnJKv4qAznA/VPseu9Q06CSsDR9SgjsWsbbH+SoVcXq11Qe/81MYrEiA5DVObFonBpMDYE
OEZRzGINnSbM12KO7clBVFxDnPOlKs1pFnbkG7GsO3BTF2glKd7XOKGhVjTivRqBUCLxmhsbFw+A
Fc8UOJm6omQH+ktygDDLJn7FktXWgjKm19nskh07qtsf3PG1SAYCw5mPLBKLDr3KcfIYMJVwTti4
7/5h+o80ZYmyKHlk3llCcNt8dGo/OSeLHD+k82pytCrxG1sp5xZrta8vueHOeIKy5dxZ2Qzgyfub
RN58R5d7XXCQDJIv3gq6zERnAX4lBplm2/9i2qdOWNeBxDqvyCHagbvWnUDZdE4GxueI4dgVozlo
9np3uhRtIGF5LKIaFxX2N/oP3FuS/JvAM86nF0U/HS2jjnB3lJQ2/XLnLDJhCh0wEzHe6BdtiU1q
TVHN2RppYUwmJm2UPBc84yiaEBU+pRzNEp+RlAMzXv2or3MUpAGtVrrLGQ7P5VA2WmOn3NIbXTho
PRexk37+1t7dBjdffcQCRGX8BFJ7b6cT/8xQU8XTbEuNYZCBwaJ4F2/T+Ij0BwjFOoGj7OdwQ5NA
H6ONWX1QmHcseuJo94GP13iljuNsz7XdYssivnRwU6qNX1U0mEaQNNjFqneF1YXXBNWq+a+8e0U1
4HSE862nrbcjfM7d8APu+x2v6Yqcn7D6Vb1L7h1KLsq7VHKhuIc3hsoTDmBfIO9G2NzgwDOndvSX
Af0p9v4ea8wQd1H+0WpQ8Wg6NXFpk44kLGBBpSbDDRA03ibb655Vyo/QE7i5N/yMRa5a5XzFeCYu
ur+gvUubc/Vrla8Qbhsy6UmTW17xTmfI/q2Tre1zY/7x/AKifThupVdt804q8dRru5UvZf9usMyJ
huwyHsYefrtyiwMsJy6+ra4jiQRrzEk1hy2KUBlCkHe4z5NI88VCudGefYIAoapUF9GZRcvRB6tA
apQiSsVRbiF8LfnJfngAy/Wy8orqgdgrMRSbxKxA89El6qcYXGhPon1k5SXCJGOCwc74uCQXS6ix
5lRBiE48vkVKjo1uFYPc5sn9GhhWiPRze3RdTZsUHH0dby4JRZ4h9uJORB9TzM/jDt9FG/XMUnBA
Z+yRTlSwZY8hRSS797pODGyWDuDWCVRoYTFefiaRQ/wjBwwIOO248Nyzqg5gmE5tV3wpHXNzqwxK
jK5zSny/ksM5GZjhHJQiCW4wgOq6OqEDBHbf3eaJeq9uiKlpjeLRC0YOQtT6z5/R1WXBDzox39DG
qtkQkFmqwKs9EWSmt/szzhZEWN7DJ0hZhSxQ8/Jg5Lorsr3rflkJ5T+bk4Tkdm/zcvBOguJrMkr9
VQvL2Cru/zJmK1N+wns4CavXad/vQUGU/63lr2QlDdkYSaLT7yG2UoWy2+p27AGudm3j9EJcs3O4
mNQ+/DWr9DmjStzrB2EHc39/0EkwqSzu8Ca+6+xV7Z9EJCxzcpz+wzhP8OohG5ZLP0zf2slTpDX6
I9O2Pjdg7QxhT7Ra6Cw7J5+3r6FF7fpgQkzPEL9PFWgq9FuWdHzPFaODeXZEl9gXdPcColis7KC8
XhGVAfhJ7vRZMv6G3hxbJ+ZEsP1UOx3S9zKbZ+aqD0bUiBeFcZZFgddZdcXTEjn6/dF1oHmx4XYz
Ld56l1uqyD5Gywy342G3Jo1dIZ51iGe+HCsYrqXvFqzGxHTJ/V04ul0OdUPimljy20rN5tnSMqWh
W+L74XXJhzOioFOOzviYVPpL6WYott+1W7iZBZMiC2+dSEaFYMHQrXla/Og5ZDvqMcojFiJ17/ob
IXZ99CVmWeul0qE8s9b4vFTG0pExPV6BpQPRdY/FmG9iPE5XQ9hPRH5Hggth34+NEmTeV700BCsB
hXx5NqCrR7a1onVEyBrHbuiCWWHOlEwDcN9HHr4esOMbShZl9LVmo6EyZ2tixV3y5INnW/6nYVB5
j6N19ppd+7+QtqBhDWrgnidKMaiGYWhaaOwUA6lYndCzlkjVIzre+aADsnsEFqx6lsOAfIaSZZ1c
XgTzr+gK67fL0LH3HOGdUdW/SfgV2eCWgo7gTaTL4ed27spPGgqjaj1HpurQkZZthIGukoAqp4gw
Ok34GBZxo7UIC3aB8W+eYTfSXX3nsGUa8CbRboytVeigKqbkmL980tIiKMqz2X/9wBd8GkBNLFDX
quZyuhKSy6+ykQ2INRENVmex9j0pbZPmGRsK9kIVxVdgHvRYtAxGiFOZnWyHJUZ42K8kxUYj/vnq
3Rt4A6M1diCB3+xxpyvUlpBwcVqow4QDf7sbaKLZdAvUbcYo+JULoSf29G7XrWqehUscJI/+UeWE
xpE1hOhegojt4B6zSGh0UXTX+UC3asg5rNAwYMWeJNjaFyYhUayt8pH1kXC+OUXWyX7yDPPWClPI
elJqS5mBkuctlMAQXnEZWz0dBzD/Tu59aT4NstrKL+3M7qBV2bfM+QohfvhqEOSDMTYuvij437Vs
bLoiug92s1l2r6fgp2dEJhqVGOpzz6ZeJEg+zqBQ2KadhXlg8rjoVXnnhLyOoTdGpCDSsnucgiIA
9jOFBhmKdWw+GF2kaThk1tC9YIueyBA4pUxxuDab5Z6WhOm9t/1NqLXBCgxGN+QN+BU038lSpyhS
gWli90o6ioS/AuIU/rf5Augr0eR5iHe3MeDxgVdxC7YNBtpdHhqpdh87XJmp+/K23UvzQEaTnwQI
Dt0Zo06IS1CJ887uJlqVBYSsZXBr9rxPyf0hDJaQHzMhN7yT5faJTFfosfy/I/xqbfS4H7sN+p9b
Vm6Vw+4zb1vlyJlXptcfex3v0Tae4baCVcQMu4kJb3scBm7kRZYxBHD2lVePLfPsihj5xNmdwOok
V3krVb1a4oXh8Za61ME8nH32lxjjRUMgcsrHDFGbu3aGx4dNlGGFjuyXWbtVKTjIsGsXgEq0Bvu2
xk1a8RuFZGI/vTQyiPspZarNvWls3ZXtFUjV0gFs86yWR7NXz6A3EsoDZOuySu5Hha7dW4cPSwSb
/dsH2vQCGo+W9NwFoOqsNXOl7a+JzHOYp68J7a2YL2uheyiTER5l+IrYPu/Flbpn5d9p2ulzexVw
4n+349X3HVEcGPvjz6shJn3WXjVjmu9R6B/UTIeu9BW+5ISHhqu7CUGPKUqV78OPCxAARvV50XwT
oSXyGW1YBw13FHAvLYwGkDYv5Ww6wiHTXhUKwm3fed9Q7YKqMatxnD3b9zBYfqUKBjVXXKPgYZ8Q
35JCLK3bCqnGOrU3wtnFuvXK565QS0i9knYYwhtFvkw3I/IyRbEBXPohMGRgCEg05lyX29wVbxN6
vqFPUAmADPb788JtjcoqLkZ7MJ6KsQOfUaCC62XdOB5bBnYCXaQvjhICca6nd7ieJWkFUyPPQsly
dJqZsuzYXH6XskMNavHCLzHlXDseQQmOxaHebSchQ6R28OBKJLnJTVgOjsR3Oz3LhVds4wemchqw
uCX0PydE0yZT+m0FFhM5MFuoJjdwg8S7+hPpszqWUR1x7dJ9dv+dltbjm83yUut1PojLNz/aeIfp
KOcpHEOQ4JV20p7vP0UT/weMBXIduW271HUC7cQMhUbUNrTW7/kmXsFg00gjVQd+Msq+7sTCYoDx
aaKu1m1VgvXxXFww05uR2I33VXXU7lsFM3nqyWvGwj5Cd6GVsZuiBTknMRp04BpnVnvxmizLOcow
ZsFll/rJNGCQyGBENmpnj0mFbvReN2lbcVg8sx06pmDq9MfnL3wo5YO4na6lfvF5RE7OH1+XLOQ6
YQ66Q9G5vEtH1WuXbqthpABmpyqPJuiu7+fpS0ML4AMoI0jgYHqQ56rsTvzhFPbHCEqgssC5sJMf
3zT7ab7oPc3QA2VLHtJZqK5LqBBhxa2CAx9m3gUlCFvBZurKnUMQWBZLiMswAnrw70GdN/0AecM/
FO6OxNXHZ53MDGBtXwCEfX+ZibJg8LgmRAAJM/u9vVYVb4uvjp7Gu95jIy5OheNFlYmiL1xPAmyP
WRTdm/H3SXOlCzYpy6Wtr7HPzMS3V9Zke+weJbUfk9KeDDS2AOwKLxQgtsIIgJ/37lBZ4QlyDwyX
Hy5cvIyWOY4RR8tNcGTYJzE/t9Ez6BTwelvBGZDB/8h6BboodK4kw62tt5bQV/W0oXOGL7KkF3E4
ZPVH3EyS9+I1xqY36APHFDkqSFP1gnkpzj9NmCsDdLW/Y+CUXPibxQag7l96/D8dTyyLd4q0NYGa
oKT4JbJoYie3qU5DFC3y6NzN2LbObUpKKZNhCCE1Ha/rg9iKdPS2pYaJBNaizADLzydSCWwWhpE5
yVBt6W10Rhn0GtXABoSZq9/XRR7wTvdc/3pkq+rrpHGx4r3MFrPAQPkWkBeXwPIK3trQpCFbh2Dg
+N4LbvIkfT6RYAihLCwAftmcOQijpp4u4VyJa6RG8uic0vaJKg3rkXIt7weYWbAowazCl4gn7JZO
/rui9CkyB1Y188GrW4BPr+J/Vxk9aJJlEPVwbKEarNIXZ+W63aA2Vn4ClLOOExTTQBGr634QHt9v
feDaW0Y4m1OfFD8NxkVIjZEPWe3VtbJvobztV+jgeNSd0hvUDd9+yHMPcFqm8ZyDyph6FTzkGzro
uSoeIUywDRMc9bqoHNsSRnp5cwMazRPch91IDEYyP24nahnr6urmPzs2KSjZJSHO0FXDPZ2wB3RI
dXk5Ed0DpBvR25q8kP62WQp1BmylBvqSeE92pn+PFsN5nDSdeiRDXmb3q0a3zqqIUY5KU/zZLypM
murD1LqNKQsQ45PiE6rxDU9PwGuj16YzkN9p91FmRNDP/QiID2GdbsIKb4AVTZEQ+2DAdeSPBSFM
Gk5V5uB6bIpWnmRKPPXYbJ9GRywwayQPr38VcSO0AnfIKr9wbxctKNoCid00dyaq1OH8RgzaBilH
gQV8UyMN0SDAEV4OE884xRzhcxg696vIkgecICmdrvPjFKbMWfWPaygdOzEZAV1voJVtCue0pNbA
64UDj5rSyqrUypVwjzN/UzZnTfwVQbhm5DnNtarXIWZqDUXZtI7PIh8AqlCwlFUNHG5M2HNfYx2k
ni3SUgWElXXsLAOXwlqUdxIy4P7+3Cth/E7cq2qJxb4M0WDRu9c2PZzOn0L+APnFTzXURFdH7llC
/oLjqXWLK7jLqpstiVJk0zbFXdRnNn859Tjst0Vtk/FAPbpIU+Spzyx/+jfmeL3EkhxYHHZvgIP9
uep83ngOFR9WvaZwKNtZFwL8KNiQvVQvYFr3ye1SYjxK6GqYcnzhUE3DXWnQwYMOU0wWO0c40f5A
pgctzy7s3CDImQqlH6UEE+baOdh1Y4LNgaDnE3bK95VoBLqcUACmv5s/vtqaa5BWQDSLSwWFbeE9
jm3aIwZCC8SfT7HXe0An/OwRMUGSx4IjhYlSjKHRSJcv3Xn2pyEft0Imf+EOMjNx/kLoJDpnkLFi
fVacA8jbQ/6R6ORJtDLfKJRqljy09kLd3msIf4W5rLf3p6j1iv4dc7Tz5xo5fpnksfx4KNRycVuA
O/1rHw3CaViWe+zSievqoHulwtGbKjK4uynUAj6xsFzcz/m3kl3+5jyeSGmPpv/hyoD1oTdoLKHn
A+PhZDIkAylrlbv+3sOsXh2EghqzOTb+ZmfV/dMcjNnydKx4e5QuPg5k1LQmXG3iTo9wMTFNRNGE
3i/dUyQ2jNwqLGo4dvKO7NUQ19jGFSFNJiKr0a+uA1R4k1n2pSjuF2fjSnx0QcXASr0ro18UdBAn
WH45/9lTtd6o6MduE6GAxoiRCqg0dlTbpLyQxL8+SJHkcWKVZLaIM/8FB8zBqjKLVrOaT/kl4S+p
pWD7NKw2Lje7XkQqoYH0wwERLaxcVg9c+ZsG9wLt2HlTCczjOKL/ryPQyJNY/SnBSC1jZsAZjUwb
22vXXTq1Eu6rorZ13mA8kU9AVKSeIIgaDQB2CyrhlSVe75PBeEPvIJQHAZoIyRa1pQLAncth6pZb
hyu8QouYmxRp6H4YvPtAxIsVQbIZNe/gHvLkk/kUf48wGhuk4oXva/2FatqzhRc/HDdfzJerygqt
6GcGDWovZLnsiDXiDjw2HbHKGroWx+5SrpdSWldJCogcr9VjypTpaLWxXJQzelCCqFqdTObv/mv/
0GQ+WXDuO0hr92mQjJmp+AQthMZdrHh1UEt9ijhdzdxw/l6c/SElOMCmX7q863h333mAIh5N0n+N
wUT2HS7XRxtYV2hqWJm023PaOOp0iAIoa22EjB1g0Aco3m+zHzpZ9hdoLzLRYbSuq/GOmOGz3C5+
SJxpHZ18snXTmjss3P6cf6IcOxQv/Yx0atZGhyDZo2hywFvMY99t6M5f6xIYpIXjhP1XygzL173j
LggIA1Q1fC0KdeKgx+TVjkXha1I+l6bD+h4H/t5dAhTasr/jGY/0LG4bcX/+Tocq4ikE1WCZUXdY
CjPMiq2PxP+IjnyXs1U9s9nS8UzHyNK6FTc+p5FuvNU6R5cc7nrLnjj9ZwjqX9N6+IPBqTiG8J4p
LqvJq+SlJujk+1S+jbHyW1yuvU1uUknXbY4583VW/gxEehQAliLiLGh+HsGKow==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inst/p_2_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \inst/update_i\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_reg_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_5 : STD_LOGIC;
  signal registers_0_n_6 : STD_LOGIC;
  signal rtc_0_n_12 : STD_LOGIC;
  signal rtc_0_n_13 : STD_LOGIC;
  signal rtc_0_n_14 : STD_LOGIC;
  signal rtc_0_n_15 : STD_LOGIC;
  signal rtc_0_n_16 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_41 : STD_LOGIC;
  signal rtc_0_n_42 : STD_LOGIC;
  signal rtc_0_update_t : STD_LOGIC;
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(4) => axi_controller_0_interface_aximm_AWADDR(8),
      Q(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      Q(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => fifo_generator_1_underflow,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => registers_0_n_6,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(5 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 8),
      \last_rd_reg_reg[0]\ => registers_0_n_5,
      \last_rd_reg_reg[5]\(2 downto 0) => last_rd_reg(5 downto 3),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_reg => rtc_0_n_12,
      update_i => \inst/update_i\,
      \wr_data_reg[13]\(5) => rtc_0_n_13,
      \wr_data_reg[13]\(4) => rtc_0_n_14,
      \wr_data_reg[13]\(3) => rtc_0_n_15,
      \wr_data_reg[13]\(2) => rtc_0_n_16,
      \wr_data_reg[13]\(1) => rtc_0_n_17,
      \wr_data_reg[13]\(0) => rtc_0_n_18,
      \wr_data_reg[7]\ => rtc_0_n_42,
      \wr_data_reg[7]_0\(7 downto 0) => data_o(7 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]\(7 downto 0) => data_o(7 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]\ => rtc_0_n_42,
      \rd_data_o_reg[0]\ => registers_0_n_5,
      \rd_data_o_reg[0]_0\(2 downto 0) => last_rd_reg(5 downto 3),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtc_0_n_12,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => registers_0_n_6,
      underflow => fifo_generator_1_underflow,
      update_i => \inst/update_i\,
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[5]\(5) => rtc_0_n_13,
      \wr_reg_o_reg[5]\(4) => rtc_0_n_14,
      \wr_reg_o_reg[5]\(3) => rtc_0_n_15,
      \wr_reg_o_reg[5]\(2) => rtc_0_n_16,
      \wr_reg_o_reg[5]\(1) => rtc_0_n_17,
      \wr_reg_o_reg[5]\(0) => rtc_0_n_18
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
begin
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => scl_i,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
