
>æœ¬æ–‡ä»‹ç»å¦‚ä½•ä½¿ç”¨ç®€å•çš„ä¸²å£åè®®æ­å»ºä¸€ä¸ªæ”¯æŒå¯„å­˜å™¨è¯»å†™ä¸ç¡¬ä»¶å‡½æ•°è°ƒç”¨çš„é€šç”¨äº¤äº’æ¡†æ¶ï¼Œé€‚ç”¨äº FPGA è°ƒè¯•ã€åµŒå…¥å¼æ¥å£ã€ä¸­å°å‹æ§åˆ¶ç³»ç»Ÿç­‰åœºåˆã€‚
ç‰¹æ€§ï¼š è½»é‡åè®®ã€30 ä¸ª32ä½å¯„å­˜å™¨ã€å‡½æ•°è°ƒç”¨ã€çŠ¶æ€åé¦ˆï¼Œæºç æ¸…æ™°æ˜“æ‰©å±•ã€‚
# [vio_uart.j2b.json](https://blog.csdn.net/qq_26074053/article/details/154620732)
```json
{
  "remark": "vio_uartå®šé•¿6å­—èŠ‚å¯¹ç§°åè®®",
  "schema": {
    "CmdTypeEnum:bit[3]": {
        "000": "è¯»",
        "001": "å†™",
        "010": "RPC",
        "011": "æ•°æ®ä¸ŠæŠ¥",
        "100": "è¯»(ä¸å“åº”,vio_uartä»æœºä»å…¶ä»–æ–¹å¼å‘å‡ºè¦è¯»çš„ç»“æœ)",
        "101": "å†™(ä¸å“åº”)",
        "110": "RPC(ä¸å“åº”)"
        "111": "ä¸ŠæŠ¥æ•°æ®(ä¸å“åº”)"
      }
  },
  "agreement": [
    "1.ç”¨äºfpgaè°ƒè¯•çš„6å­—èŠ‚çš„å®šé•¿åè®®",
    "2.æ•°æ®å­—æ®µï¼ˆdataï¼‰é‡‡ç”¨å°ç«¯åºï¼ˆä½å­—èŠ‚å­˜ä½åœ°å€ï¼‰",
    "3.endpointçš„å«ä¹‰æœ‰CmdTypeEnum[1:0]å†³å®š,[åœ°å€(è¯»),åœ°å€(å†™),æ–¹æ³•id(rpc),é€šé“å·(ä¸ŠæŠ¥æ•°æ®)]",
    "4.è¯»æ“ä½œï¼ˆcmdType=0ï¼‰çš„dataå­—æ®µå¡«å……0x00;å†™æ“ä½œï¼ˆcmdType=1ï¼‰çš„dataä¸º32ä½å†™å…¥æ•°æ®;RPCï¼ˆcmdType=2ï¼‰çš„dataä¸ºæ–¹æ³•ç¬¬ä¸€ä¸ª32ä½å‚æ•°",
    "5.ä¸»æœºå‘å‡ºçš„æ•°æ®åŒ…ä»æœºå¿…é¡»å“åº”,ä»æœºå“åº”å®Œåä¸»æœºæ‰èƒ½å‘æ–°çš„æ•°æ®åŒ…",
    "6.rpcè°ƒç”¨ä¸»æœºè¯·æ±‚çš„[cmdType,endpoint]å’Œä»æœºå“åº”çš„[cmdType,endpoint]æ˜¯ä¸€æ ·çš„",
    "7.fpgaæµ‹çš„rpcå¤„ç†å™¨è¯·æ±‚å’Œå“åº”çš„å‚æ•°å›ºå®šä¸º4ä¸ªu32,ä½†å•æ¬¡rpcåªå¸¦äº†1ä¸ªå‚æ•°,å¦‚æœè¦ç”¨åˆ°å…¶ä»–ä¸‰ä¸ªå‚æ•°åˆ™è¦ç”¨åˆ°å¯„å­˜å™¨[1~3](è¯·æ±‚)å’Œ[7~9](å“åº”)",
    "8.vio_uartçš„è¾“å‡ºå¯„å­˜å™¨æ˜¯é€šç”¨å¯„å­˜å™¨,è€Œè¾“å…¥å¯„å­˜å™¨åˆ™å’Œvio_uartçš„è¾“å…¥ç»‘å®šäº†,ä¸Šä½æœºåªèƒ½è¯»,ä¸å¯å†™(å†™ä¹Ÿæ²¡ç”¨)"
  ],
  "content": {
    "cmdType:u8;å‘½ä»¤ç±»å‹":{
      "_[2:0]": "1:CmdTypeEnum:bit[3]",
      "_[7:3]": ":bit[5];é€‰ç”¨,[åºå·sid,0~31å¾ªç¯,ä¸»æœºç”Ÿæˆ,ä»æœºå¤ç”¨]"
    },
    "endpoint": "1:u8;CmdTypeEnum[1:0]å†³å®šå…¶å«ä¹‰[åœ°å€,åœ°å€,æ–¹æ³•id,é€šé“å·]",
    "data": "6553147:u32;æ•°æ®ä½“"
  }
}
```
# ğŸ’¡ èƒŒæ™¯ä¸ç›®æ ‡
åœ¨ FPGA é¡¹ç›®å¼€å‘ä¸­ï¼Œå¸¸å¸¸éœ€è¦ä¸ä¸»æœºé€šä¿¡ï¼Œå®ç°ï¼š

âœ… å‘ FPGA å†™å…¥æ§åˆ¶å‚æ•°

âœ… ä» FPGA è¯»å–å¤„ç†ç»“æœ

âœ… è°ƒç”¨å†…éƒ¨ç¡¬ä»¶å‡½æ•°ï¼ˆå¦‚åŠ æ³•å™¨ã€æ»¤æ³¢å™¨ã€æŸ¥è¡¨å™¨ï¼‰

æœ¬æ¡†æ¶æä¾›ä¸€ç§è½»é‡ã€ç»Ÿä¸€ã€å¯æ‰©å±•çš„è§£å†³æ–¹æ¡ˆï¼Œé€šè¿‡ ä¸²å£ + 6 å­—èŠ‚å¸§åè®®å®ç°å¯¹ FPGA å†…éƒ¨åŠŸèƒ½çš„è°ƒç”¨ä¸ç»“æœè·å–ã€‚
##  è¿ç»­ä¸¤æ¬¡rpcè°ƒç”¨ä»¿çœŸå›¾
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/9f22f657b3794c38abaab94a4cbde2a2.png)

# ğŸ“¦ ä¸²å£é€šä¿¡åè®®æ ¼å¼ï¼ˆ6 å­—èŠ‚å›ºå®šï¼‰
## ğŸ“¨ å‘é€å¸§æ ¼å¼
| å­—èŠ‚ç´¢å¼•  | å«ä¹‰         | è¯´æ˜                                        |
| ----- | ---------- | ----------------------------------------- |
| `0`   | å‘½ä»¤ç±»å‹       | `0x00=è¯»`, `0x01=å†™`, `0x02=RPC`            |
| `1`   | åœ°å€ / æ–¹æ³• ID | `è¯»/å†™`ï¼šå¯„å­˜å™¨åœ°å€ï¼ˆ0\~29ï¼‰ï¼›`RPC`ï¼šæ–¹æ³•ç¼–å·ï¼ˆMethod IDï¼‰  |
| `2~5` | æ•°æ® / å‚æ•°0   | `å†™`ï¼šå†™å…¥æ•°æ®ï¼›`è¯»`ï¼šæ— æ„ä¹‰ï¼›`RPC`ï¼šå‚æ•°0ï¼ˆLittle Endianï¼‰ |
## ğŸ“¤ å“åº”å¸§æ ¼å¼
| å­—èŠ‚ç´¢å¼•  | å«ä¹‰         | è¯´æ˜                                 |
| ----- | ---------- | ---------------------------------- |
| `0`   | å‘½ä»¤ç±»å‹å›æ˜¾     | ä¸å‘é€å¸§ `Byte0` ä¿æŒä¸€è‡´                  |
| `1`   | åœ°å€ / æ–¹æ³• ID | ä¸å‘é€å¸§ `Byte1` ä¿æŒä¸€è‡´                  |
| `2~5` | è¿”å›å€¼ / å†™ç¡®è®¤  | `è¯»`ï¼šè¿”å›å¯„å­˜å™¨æ•°æ®ï¼›`å†™`ï¼šå›æ˜¾å†™å…¥æ•°æ®ï¼›`RPC`ï¼šè¿”å›ç»“æœ0(æœ‰4ä¸ªç»“æœ) |

# ğŸ“‹ æµ‹è¯•ç”¨ä¾‹
| ç”¨ä¾‹æè¿°         | å‘é€å¸§ï¼ˆâ†’ï¼‰              | å“åº”å¸§ï¼ˆâ†ï¼‰              | è¯´æ˜                   |
| ------------ | ------------------- | ------------------- | -------------------- |
| å†™å¯„å­˜å™¨ï¼ˆåœ°å€ 1ï¼‰   | `01 01 44 33 22 11` | `01 01 44 33 22 11` | å‘å¯„å­˜å™¨1å†™å…¥ `0x11223344` |
| è¯»å¯„å­˜å™¨ï¼ˆåœ°å€ 1ï¼‰   | `00 01 00 00 00 00` | `00 01 44 33 22 11` | è¯»å–å¯„å­˜å™¨1ï¼Œè¿”å›ä¸Šä¸€æ­¥æ•°æ®       |
| RPCï¼šå›æ˜¾ï¼ˆæ–¹æ³• 0ï¼‰ | `02 00 BE BA FE CA` | `02 00 BE BA FE CA` | å›æ˜¾å‚æ•°0 = `0xCAFEBABE` |
| RPCï¼šåŠ æ³•ï¼ˆæ–¹æ³• 1ï¼‰ | `02 01 04 03 02 01` | `02 01 05 05 05 05` | æ¯å­—èŠ‚åŠ æ³•ï¼š+1,+2,+3,+4    |
| éæ³•åœ°å€è¯»å–       | `00 1E 00 00 00 00` | *æ— å“åº” / å¿½ç•¥*          | åœ°å€è¶…å‡ºèŒƒå›´ï¼ˆ>29ï¼‰è¢«å¿½ç•¥       |

# ğŸ§© æ¨¡å—è¯´æ˜

### vio_uart.v

- åŸºäº 6 å­—èŠ‚åè®®å¸§çš„ä¸²å£æ§åˆ¶æ¨¡å—
- æ”¯æŒï¼š
  - è¯»/å†™ä»»æ„ä¸€ä¸ªé€šç”¨å¯„å­˜å™¨ï¼ˆåœ°å€ 0~29ï¼‰
  - è§¦å‘ RPC è°ƒç”¨ï¼ˆæ–¹æ³•å· + å‚æ•°ï¼‰
- æ¥å£åŒ…å«ï¼š
  - `i_uart_rxd`, `o_uart_txd` ä¸²å£æ”¶å‘
  - `i_mem_17 ~ i_mem_29` è¾“å…¥å¯„å­˜å™¨æ˜ å°„
  - `o_mem_0 ~ o_mem_16` è¾“å‡ºå¯„å­˜å™¨æ˜ å°„
  - `o_done`ï¼šå•æ¬¡äº‹åŠ¡å®Œæˆæ ‡å¿—ï¼ˆè¯» / å†™ / RPCï¼‰

æ¨¡å—é€»è¾‘ç»“æ„ï¼š

- æ¥æ”¶ä¸²å£å¸§ â†’ è§£æå‘½ä»¤ â†’ æ‰§è¡Œæ“ä½œ â†’ å‘å›å“åº”å¸§
- è°ƒç”¨ RPC æ—¶ï¼Œå°†æ–¹æ³•å·ã€å‚æ•°é€å…¥å­æ¨¡å— `rpc_processor`
- æ¥æ”¶ç»“æœåå†™å…¥é€šç”¨å¯„å­˜å™¨ 6~9ï¼Œå‘å›ç»“æœå¸§
-  rpc è°ƒç”¨çš„å‚æ•°æ˜¯4ä¸ª32ä½å¯„å­˜å™¨,ä½†åªæœ‰å‚æ•°0åœ¨è¯·æ±‚å¸§é‡Œ,å…¶ä»–çš„3ä¸ªå‚æ•°è¦é¢„å…ˆå†™åˆ°å¯„å­˜å™¨1~3
-  rpc è°ƒç”¨çš„ç»“æœæ˜¯4ä¸ª32ä½å¯„å­˜å™¨,ä½†åªæœ‰ç»“æœ0åœ¨å“åº”å¸§é‡Œ,å…¶ä»–çš„3ä¸ªç»“æœé€šè¿‡æŸ¥å¯„å­˜å™¨7~9è·å–

---

### rpc_processor.v

- ç¡¬ä»¶å‡½æ•°å¤„ç†å™¨æ¨¡å—ï¼Œæ”¯æŒç”¨æˆ·è‡ªå®šä¹‰å¤šä¸ªâ€œæ–¹æ³•â€
- è¾“å…¥ï¼š
  - æ–¹æ³•ç¼–å·ï¼ˆæ¥è‡ªå¸§ Byte2ï¼‰
  - å‚æ•°0ï¼ˆæ¥è‡ªå¸§ Byte3åˆ°6ï¼‰
  - å‚æ•°1åˆ°3ï¼ˆæ¥è‡ªå¯„å­˜å™¨3åˆ°5ï¼‰
- è¾“å‡ºï¼š
  - ç»“æœ0åˆ°3â†’ å›å†™å¯„å­˜å™¨6åˆ°9

# æºæ–‡ä»¶
## vio_uart.v
```verilog
module vio_uart #(
    parameter P_PACK_LEN = 6, //ä¸€ å¸§å­—èŠ‚æ•°
    parameter P_CLK_FREQ = 50_000_000,
    parameter P_UART_BPS = 115200
)(
    input               i_clk       ,
    input               i_rst_n     ,
    input               i_uart_rxd  ,
    output              o_uart_txd  ,
    output reg          o_done,        //æ•´ä¸ªäº‹åŠ¡å®Œæˆæ ‡å¿—
    //ç›´æ¥æ˜ å°„åˆ°å†…éƒ¨çš„å¯„å­˜å™¨
    output [31:0] o_mem_0,
    output [31:0] o_mem_1,
    output [31:0] o_mem_2,
    output [31:0] o_mem_3,
    output [31:0] o_mem_4,
    output [31:0] o_mem_5,
    output [31:0] o_mem_6,
    output [31:0] o_mem_7,
    output [31:0] o_mem_8,
    output [31:0] o_mem_9,
    output [31:0] o_mem_10,
    output [31:0] o_mem_11,
    output [31:0] o_mem_12,
    output [31:0] o_mem_13,
    output [31:0] o_mem_14,
    output [31:0] o_mem_15,
    output [31:0] o_mem_16,
    input [31:0]  i_mem_17,
    input [31:0]  i_mem_18,
    input [31:0]  i_mem_19,
    input [31:0]  i_mem_20,
    input [31:0]  i_mem_21,
    input [31:0]  i_mem_22,
    input [31:0]  i_mem_23,
    input [31:0]  i_mem_24,
    input [31:0]  i_mem_25,
    input [31:0]  i_mem_26,
    input [31:0]  i_mem_27,
    input [31:0]  i_mem_28,
    input [31:0]  i_mem_29

);

// ========== RX / TX æ¥å£ ==========
wire        w_rx_done;
wire [7:0]  w_rx_data;

reg         r_tx_en;
reg [7:0]   r_tx_data;
wire        w_tx_busy;

uart_rx  #(
     .P_CLK_FREQ(P_CLK_FREQ),
     .P_UART_BPS(P_UART_BPS)
) uart_rx_inst(
    .i_clk       (i_clk),
    .i_rst_n     (i_rst_n),
    .i_uart_rxd  (i_uart_rxd),
    .o_uart_rx_done (w_rx_done),
    .o_uart_rx_data (w_rx_data)
);

uart_tx  #(
    .P_CLK_FREQ(P_CLK_FREQ),
    .P_UART_BPS(P_UART_BPS)
) uart_tx_inst(
    .i_clk        (i_clk),
    .i_rst_n      (i_rst_n),
    .i_uart_tx_en (r_tx_en),
    .i_uart_tx_data (r_tx_data),
    .o_uart_tx_busy  (w_tx_busy),
    .o_uart_txd      (o_uart_txd)
);


// ========== å†…éƒ¨ä¿¡å· ==========
//æ¥æ”¶ç¼“å†²åŒº
reg [7:0]   r_recv_buffer  [0:P_PACK_LEN-1];
//å‘é€ç¼“å†²åŒº
reg [7:0]   r_tx_buffer   [0:P_PACK_LEN-1];
//æ¥æ”¶è®¡æ•°å™¨
reg [3:0]   r_rx_cnt;
//å‘é€è®¡æ•°å™¨
reg [3:0]   r_tx_cnt;
//çŠ¶æ€
reg [2:0]   r_state,r_pre_state;
reg         r_wait_busy;

localparam  S_IDLE = 3'd0,
            S_RECV = 3'd1,
            S_CMD  = 3'd2,
            S_RESP = 3'd3,
            S_SEND = 3'd4,
            S_RPC_PROCESSING = 3'd5;

reg [31:0]  r_mem [0:29];
reg [31:0]  r_resp_data;
reg [7:0]   r_cmd_type;
reg [7:0]   r_cmd_addr;
reg [31:0]  r_cmd_data;

reg   r_rpc_start;
// RPC å¤„ç†å™¨è¾“å‡ºç«¯å£è¿æ¥çº¿
wire [31:0] w_res_reg_0, w_res_reg_1, w_res_reg_2, w_res_reg_3;
wire   w_rpc_busy,w_rpc_done;


assign o_mem_0  = r_mem[0];
assign o_mem_1  = r_mem[1];
assign o_mem_2  = r_mem[2];
assign o_mem_3  = r_mem[3];
assign o_mem_4  = r_mem[4];
assign o_mem_5  = r_mem[5];
assign o_mem_6  = r_mem[6];
assign o_mem_7  = r_mem[7];
assign o_mem_8  = r_mem[8];
assign o_mem_9  = r_mem[9];
assign o_mem_10 = r_mem[10];
assign o_mem_11 = r_mem[11];
assign o_mem_12 = r_mem[12];
assign o_mem_13 = r_mem[13];
assign o_mem_14 = r_mem[14];
assign o_mem_15 = r_mem[15];
assign o_mem_16 = r_mem[16];



integer     idx;
integer      i;
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n) begin
        r_rx_cnt    <= 0;
        r_tx_cnt    <= 0;
        r_state     <= S_IDLE;
        r_pre_state <= S_IDLE;
        r_tx_en     <= 1'b0;
        r_tx_data   <= 8'd0;
        r_wait_busy <= 1'b0;
        o_done <= 1'b0;
        r_rpc_start<= 1'b0;
        r_resp_data<= 32'b0;
        for (i = 0; i <= 16; i = i + 1) begin
            r_mem[i] <= 0;
        end
        for (i = 0; i < P_PACK_LEN; i = i + 1) begin
              r_tx_buffer[i] <= 0;
        end
        for (i = 0; i < P_PACK_LEN; i = i + 1) begin
              r_recv_buffer[i] <= 0;
        end
    end else begin
        r_tx_en <= 1'b0;
        o_done <=  1'b0;
        r_pre_state<= r_state;
        case (r_state)
            S_IDLE: begin
                r_rx_cnt    <= 0;
                r_tx_cnt    <= 0;
                r_wait_busy <= 0;
                r_state     <= S_RECV;
                r_mem[17]<=i_mem_17;
                r_mem[18]<=i_mem_18;
                r_mem[19]<=i_mem_19;
                r_mem[20]<=i_mem_20;
                r_mem[21]<=i_mem_21;
                r_mem[22]<=i_mem_22;
                r_mem[23]<=i_mem_23;
                r_mem[24]<=i_mem_24;
                r_mem[25]<=i_mem_25;
                r_mem[26]<=i_mem_26;
                r_mem[27]<=i_mem_27;
                r_mem[28]<=i_mem_28;
                r_mem[29]<=i_mem_29;
                o_done <= 1'b0;
            end
            S_RECV: begin
                if (w_rx_done) begin
                    r_recv_buffer[r_rx_cnt] <= w_rx_data;
                    if (r_rx_cnt == P_PACK_LEN - 1) begin
                        r_state <= S_CMD;
                    end
                    r_rx_cnt <= r_rx_cnt + 1;
                end
            end
            S_CMD: begin
                r_cmd_type <= r_recv_buffer[0];
                r_cmd_addr <= r_recv_buffer[1];
                r_cmd_data <= {r_recv_buffer[5], r_recv_buffer[4], r_recv_buffer[3], r_recv_buffer[2]};
                if (r_recv_buffer[1]< 30) begin
                    idx = r_recv_buffer[1];
                    if(idx<30) begin
                        //å†™
                        if (r_recv_buffer[0] == 8'h01) begin
                            r_mem[idx] <= {r_recv_buffer[5], r_recv_buffer[4], r_recv_buffer[3], r_recv_buffer[2]};
                            r_state <= S_RESP;
                        end
                        //è¯»
                        else if(r_recv_buffer[0] == 8'h00) begin
                            r_resp_data <= r_mem[idx];
                            r_state <= S_RESP;
                        end
                        //rpcè°ƒç”¨
                        else if(r_recv_buffer[0] == 8'h02) begin
                            r_resp_data <= 32'b0;
                            r_rpc_start<= 1'b1;
                            r_state <= S_RPC_PROCESSING;
                       end
                   end
                   else begin
                        r_state <= S_IDLE;
                    end
                end else begin
                    r_state <= S_IDLE;
                end
            end
            S_RPC_PROCESSING: begin
                //ä¸Šä¸ªçŠ¶æ€ä¹Ÿæ˜¯å¤„ç†RPC,ä¸”RPCå¤„ç†å®Œæˆ
                if (r_pre_state==S_RPC_PROCESSING && w_rpc_busy==0 && w_rpc_done) begin
                   r_mem[6] <= w_res_reg_0;
                   r_mem[7] <= w_res_reg_1;
                   r_mem[8] <= w_res_reg_2;
                   r_mem[9] <= w_res_reg_3;
                   r_rpc_start<= 1'b0;
                   r_state <= S_RESP;
                end
            end
            S_RESP: begin
                r_tx_cnt<=0;
                if(r_recv_buffer[0] == 8'h00 || r_recv_buffer[0] == 8'h01) begin
                     r_resp_data <= r_mem[idx];
                     r_tx_buffer[0] <= r_cmd_type;
                     r_tx_buffer[1] <= r_cmd_addr;
                     r_tx_buffer[2] <= r_mem[idx][7:0];
                     r_tx_buffer[3] <= r_mem[idx][15:8];
                     r_tx_buffer[4] <= r_mem[idx][23:16];
                     r_tx_buffer[5] <= r_mem[idx][31:24];
                     r_state <= S_SEND;
                end
                else begin
                   r_resp_data<= w_res_reg_0;
                   r_tx_buffer[0] <= r_cmd_type;
                   r_tx_buffer[1] <= r_cmd_addr;
                   r_tx_buffer[2] <= w_res_reg_0[7:0];
                   r_tx_buffer[3] <= w_res_reg_0[15:8];
                   r_tx_buffer[4] <= w_res_reg_0[23:16];
                   r_tx_buffer[5] <= w_res_reg_0[31:24];
                   r_state <= S_SEND;
                end
            end
            S_SEND: begin
                if (!w_tx_busy && !r_wait_busy) begin
                    r_tx_data   <= r_tx_buffer[r_tx_cnt];
                    r_tx_en     <= 1'b1;
                    r_tx_cnt    <= r_tx_cnt + 1;
                    r_wait_busy <= 1'b1;
                end else if (w_tx_busy) begin
                    r_wait_busy <= 1'b0;
                    if (r_tx_cnt == 6) begin
                        r_state <= S_IDLE;
                        o_done <= 1'b1;
                    end
                end
            end
        endcase
    end
end



 // å®ä¾‹åŒ– RPC å¤„ç†å™¨æ¨¡å—ï¼Œè¿æ¥è¾“å…¥å‚æ•°å’Œè¾“å‡ºç»“æœå¯„å­˜å™¨
    rpc_processor u_rpc (
        .i_clk        (i_clk),
        .i_rst_n      (i_rst_n),
        .i_method_reg ({24'b0,r_recv_buffer[1]}),        // åŠŸèƒ½å·å¯„å­˜å™¨
        .i_req_reg_0  ({r_recv_buffer[5],r_recv_buffer[4],r_recv_buffer[3],r_recv_buffer[2]}),        // å‚æ•°0
        .i_req_reg_1  (r_mem[3]),        // å‚æ•°1
        .i_req_reg_2  (r_mem[4]),        // å‚æ•°2
        .i_req_reg_3  (r_mem[5]),        // å‚æ•°3
        .o_res_reg_0  (w_res_reg_0),    // è¿”å›å€¼0
        .o_res_reg_1  (w_res_reg_1),    // è¿”å›å€¼1
        .o_res_reg_2  (w_res_reg_2),     // è¿”å›å€¼2
        .o_res_reg_3  (w_res_reg_3),     // è¿”å›å€¼3
        .i_rpc_start  (r_rpc_start),     // å¯åŠ¨æ ‡å¿—
        .i_rpc_valid  (1),               //RPCä¸»æœºæ–¹æ³•å’Œå‚æ•°å‡†å¤‡å¥½äº†
        .o_rpc_done   (w_rpc_done),    // RPCå¤„ç†å®Œæˆï¼ˆ1=ç»“æœæœ‰æ•ˆï¼‰
        .o_rpc_busy  (w_rpc_busy)   // RPCæ­£å¿™ï¼ˆå¤„ç†ä¸­ä¿æŒé«˜ï¼‰
    );


endmodule



```

## rpc_processor.v
```verilog
`timescale 1ns/1ps

// å®å®šä¹‰ï¼šRPCæ–¹æ³•ï¼ˆ32ä½åŠŸèƒ½ç ï¼‰
`define RPC_FUNC_ECHO    32'h00000000  // å›æ˜¾åŠŸèƒ½ï¼ˆè¿”å›è¾“å…¥å‚æ•°ï¼‰
`define RPC_FUNC_ADD     32'h00000001  // åŠ æ³•åŠŸèƒ½ï¼ˆå‚æ•°ç›¸åŠ ï¼‰

module rpc_processor (
    input  wire        i_clk,         // æ—¶é’Ÿä¿¡å·
    input  wire        i_rst_n,       // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼‰

    // å¯„å­˜å™¨æ¥å£ï¼ˆç›´æ¥æš´éœ²ï¼‰
    input  wire [31:0] i_method_reg,  // æ–¹æ³•é€‰æ‹©å¯„å­˜å™¨
    input  wire [31:0] i_req_reg_0,   // è¯·æ±‚å‚æ•°0
    input  wire [31:0] i_req_reg_1,   // è¯·æ±‚å‚æ•°1
    input  wire [31:0] i_req_reg_2,   // è¯·æ±‚å‚æ•°2
    input  wire [31:0] i_req_reg_3,   // è¯·æ±‚å‚æ•°3
    output reg  [31:0] o_res_reg_0,   // å“åº”ç»“æœ0
    output reg  [31:0] o_res_reg_1,   // å“åº”ç»“æœ1
    output reg  [31:0] o_res_reg_2,   // å“åº”ç»“æœ2
    output reg  [31:0] o_res_reg_3,   // å“åº”ç»“æœ3

    // RPCæ§åˆ¶ä¿¡å·ï¼ˆå«å¯åŠ¨ä¿¡å·ï¼‰
    input  wire        i_rpc_start,   // RPCå¯åŠ¨ä¿¡å·ï¼ˆ1=è§¦å‘å¤„ç†ï¼Œä¸Šå‡æ²¿æœ‰æ•ˆï¼‰
    output reg         o_rpc_busy,   //  RPCå¤„ç†ä¸­ï¼ˆå¤„ç†ä¸­ä¿æŒé«˜ï¼‰
    input  wire        i_rpc_valid,   // å¤–éƒ¨æ•°æ®æœ‰æ•ˆ
    output reg         o_rpc_done     // RPCå¤„ç†å®Œæˆï¼ˆ1=ç»“æœæœ‰æ•ˆï¼‰
);

    // --------------------------
    // å¯åŠ¨ä¿¡å·è¾¹æ²¿æ£€æµ‹ï¼ˆé˜²æ­¢æŒç»­è§¦å‘ï¼‰
    // --------------------------
    reg r_rpc_start_dly;
    wire w_rpc_start_posedge;  // å¯åŠ¨ä¿¡å·ä¸Šå‡æ²¿ï¼ˆçœŸæ­£çš„è§¦å‘ç‚¹ï¼‰

    always @(posedge i_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
            r_rpc_start_dly <= 1'b0;
        end else begin
            r_rpc_start_dly <= i_rpc_start;  // å»¶è¿Ÿä¸€æ‹ç”¨äºè¾¹æ²¿æ£€æµ‹
        end
    end

    assign w_rpc_start_posedge = i_rpc_start && !r_rpc_start_dly;  // ä¸Šå‡æ²¿æ£€æµ‹

    // --------------------------
    // å†…éƒ¨é”å­˜å¯„å­˜å™¨ï¼ˆå¤„ç†æœŸé—´ä¿æŒå‚æ•°ç¨³å®šï¼‰
    // --------------------------
    reg [31:0] r_method_latch;
    reg [31:0] r_req_latch_0, r_req_latch_1, r_req_latch_2, r_req_latch_3;

    // --------------------------
    // RPCå¤„ç†çŠ¶æ€æœº
    // --------------------------
    localparam S_IDLE      = 2'b00;
    localparam S_PROCESSING = 2'b01;
    localparam S_DONE      = 2'b10;

    reg [1:0] r_state;
    reg [3:0] r_proc_cnt;  // æ¨¡æ‹Ÿå¤„ç†å»¶è¿Ÿï¼ˆ0~15å‘¨æœŸï¼‰

    always @(posedge i_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
            r_state <= S_IDLE;
            r_proc_cnt <= 4'h0;
            o_rpc_busy <= 1'b0;
            o_rpc_done <= 1'b0;
            r_method_latch <= 32'h0;
            r_req_latch_0 <= 32'h0;
            r_req_latch_1 <= 32'h0;
            r_req_latch_2 <= 32'h0;
            r_req_latch_3 <= 32'h0;
            o_res_reg_0 <= 32'h0;
            o_res_reg_1 <= 32'h0;
            o_res_reg_2 <= 32'h0;
            o_res_reg_3 <= 32'h0;
        end else begin
            case (r_state)
                S_IDLE: begin
                     // æ£€æµ‹åˆ°å¯åŠ¨ä¿¡å·ä¸Šå‡æ²¿ï¼Œä¸”å¤–éƒ¨æ•°æ®æœ‰æ•ˆï¼Œå¯åŠ¨å¤„ç†
                    if (w_rpc_start_posedge && i_rpc_valid) begin
                        o_rpc_done <= 1'b0;  // å®Œæˆæ ‡å¿—æ¸…0
                        // é”å­˜å½“å‰å¯„å­˜å™¨å€¼ï¼ˆå¤„ç†æœŸé—´å‚æ•°ä¸å˜ï¼‰
                        r_method_latch <= i_method_reg;
                        r_req_latch_0 <= i_req_reg_0;
                        r_req_latch_1 <= i_req_reg_1;
                        r_req_latch_2 <= i_req_reg_2;
                        r_req_latch_3 <= i_req_reg_3;

                        o_rpc_busy <= 1'b1;      // ç½®ä½è¯·æ±‚æœ‰æ•ˆ
                        r_state <= S_PROCESSING;    // è¿›å…¥å¤„ç†çŠ¶æ€
                        r_proc_cnt <= 4'h0;       // é‡ç½®å»¶è¿Ÿè®¡æ•°å™¨
                    end else begin
                        o_rpc_busy <= 1'b0;
                        r_state <= S_IDLE;
                    end
                end

                S_PROCESSING: begin
                    // æ¨¡æ‹Ÿå¤„ç†å»¶è¿Ÿï¼ˆä¾‹å¦‚10ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œå¯ä¿®æ”¹ï¼‰
                    if (r_proc_cnt >= 4'd9) begin
                        // æ ¹æ®æ–¹æ³•å·æ‰§è¡Œä¸åŒå¤„ç†ï¼ˆç¤ºä¾‹é€»è¾‘ï¼‰
                        case (r_method_latch)
                            `RPC_FUNC_ECHO: begin  // æ–¹æ³•0ï¼šè¿”å›è¯·æ±‚å‚æ•°
                                o_res_reg_0 <= r_req_latch_0;
                                o_res_reg_1 <= r_req_latch_1;
                                o_res_reg_2 <= r_req_latch_2;
                                o_res_reg_3 <= r_req_latch_3;
                            end
                            `RPC_FUNC_ADD: begin  // æ–¹æ³•1ï¼šå‚æ•°ç›¸åŠ 
                                o_res_reg_0[7:0] <=    r_req_latch_0[7:0]+1;
                                o_res_reg_0[15:8] <=   r_req_latch_0[15:8]+2;
                                o_res_reg_0[23:16] <=  r_req_latch_0[23:16]+3;
                                o_res_reg_0[31:24] <=  r_req_latch_0[31:24]+4;
                            end
                            default: begin
                                o_res_reg_0 <= 32'h0;
                                o_res_reg_1 <= 32'h0;
                                o_res_reg_2 <= 32'h0;
                                o_res_reg_3 <= 32'h0;
                            end
                        endcase
                        r_state <= S_DONE;
                    end else begin
                        r_proc_cnt <= r_proc_cnt + 1'b1;
                        r_state <= S_PROCESSING;
                    end
                end

                S_DONE: begin
                    o_rpc_busy <= 1'b0;      // æ¸…é™¤è¯·æ±‚æœ‰æ•ˆ
                    o_rpc_done <= 1'b1;       // ç½®ä½å®Œæˆæ ‡å¿—ï¼ˆé€šçŸ¥ç»“æœå°±ç»ªï¼‰
                    r_state <= S_IDLE;          // è¿”å›ç©ºé—²çŠ¶æ€ï¼Œç­‰å¾…ä¸‹ä¸€æ¬¡å¯åŠ¨
                end

                default: r_state <= S_IDLE;
            endcase
        end
    end

endmodule
```
## uart_rx.v
```verilog
module uart_rx #(
    parameter P_CLK_FREQ = 50_000_000,
    parameter P_UART_BPS = 115200
) (
    input           i_clk       ,
    input           i_rst_n   ,
    input           i_uart_rxd      ,
    output  reg     o_uart_rx_done ,
    output  reg [7:0] o_uart_rx_data
);

//parameter define
localparam   L_BAUD_CNT_MAX=   P_CLK_FREQ/P_UART_BPS   ;

//reg define
reg             r_uart_rxd0  ;
reg             r_uart_rxd1  ;
reg             r_uart_rxd2  ;
reg             r_rx_flag    ; //æ­£åœ¨æ¥æ”¶ä¸­çš„æ ‡å¿—
reg     [3:0]   r_bit_cnt     ;
reg     [15:0]  r_baud_cnt   ;
reg     [7:0]   r_rx_data_t  ;

//wire define
wire            w_start_en;
////////////////////////////////////////////////////////////////////
//*************************main code******************************
////////////////////////////////////////////////////////////////////

//i_uart_rxd negedge
assign w_start_en = r_uart_rxd2 & (~r_uart_rxd1) & (~r_rx_flag);

//async signal input delay
always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n) begin
        r_uart_rxd0 <= 1'b0 ;
        r_uart_rxd1 <= 1'b0 ;
        r_uart_rxd2 <= 1'b0 ;
    end
    else begin
        r_uart_rxd0 <= i_uart_rxd ;
        r_uart_rxd1 <= r_uart_rxd0 ;
        r_uart_rxd2 <= r_uart_rxd1 ;
    end
end


//generate r_baud_cnt
always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n)
        r_baud_cnt <= 16'd0;
    else if(r_rx_flag) begin
        if(r_baud_cnt == L_BAUD_CNT_MAX - 1'b1)
            r_baud_cnt <= 16'd0;
        else
            r_baud_cnt <= r_baud_cnt + 16'b1;
    end
    else
        r_baud_cnt <= 16'd0;
end

//generate r_bit_cnt
always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n) begin
        r_bit_cnt <= 4'd0;
    end
    else if(r_rx_flag) begin
        if(r_baud_cnt == L_BAUD_CNT_MAX - 1'b1)
            r_bit_cnt <= r_bit_cnt + 1'b1;
        else
            r_bit_cnt <= r_bit_cnt;
    end
    else
        r_bit_cnt <= 4'd0;
end

//generate r_rx_flag
always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n)
        r_rx_flag <= 1'b0;
    else if(w_start_en)
        r_rx_flag <= 1'b1;
    else if((r_bit_cnt == 4'd9) && (r_baud_cnt == L_BAUD_CNT_MAX/2 - 1'b1))
        r_rx_flag <= 1'b0;
    else
        r_rx_flag <= r_rx_flag;
end

always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n)
        r_rx_data_t <= 8'b0;
    else if(r_rx_flag) begin
        if(r_baud_cnt == L_BAUD_CNT_MAX/2 - 1'b1) begin
            case(r_bit_cnt)
                4'd1 : r_rx_data_t[0] <= r_uart_rxd2;
                4'd2 : r_rx_data_t[1] <= r_uart_rxd2;
                4'd3 : r_rx_data_t[2] <= r_uart_rxd2;
                4'd4 : r_rx_data_t[3] <= r_uart_rxd2;
                4'd5 : r_rx_data_t[4] <= r_uart_rxd2;
                4'd6 : r_rx_data_t[5] <= r_uart_rxd2;
                4'd7 : r_rx_data_t[6] <= r_uart_rxd2;
                4'd8 : r_rx_data_t[7] <= r_uart_rxd2;
                default : ;
            endcase
        end
        else
            r_rx_data_t <= r_rx_data_t;
    end
    else
        r_rx_data_t <= 8'b0;
end


always @(posedge i_clk or negedge i_rst_n) begin
    if(!i_rst_n) begin
        o_uart_rx_done <= 1'b0;
        o_uart_rx_data <= 8'b0;
    end
    else if(r_bit_cnt == 4'd9 && r_baud_cnt == L_BAUD_CNT_MAX/2 - 1'b1) begin
        o_uart_rx_done <= 1'b1;
        o_uart_rx_data <= r_rx_data_t;
    end
    else begin
        o_uart_rx_done <= 1'b0;
        o_uart_rx_data <= o_uart_rx_data;
    end
end
endmodule


```
## uart_tx.v
```verilog
module uart_tx #(
    parameter P_CLK_FREQ = 50_000_000,
    parameter P_UART_BPS = 115200
) (
    // from system
    input                   i_clk       ,
    input                   i_rst_n   ,
    input                   i_uart_tx_en    ,
    input           [7 : 0] i_uart_tx_data  ,
    output  reg             o_uart_tx_busy , // å‘é€ä¸­æ ‡å¿—
    // output
    output  reg             o_uart_txd
);

// parameter define
localparam  L_BAUD_CNT_MAX = P_CLK_FREQ / P_UART_BPS;

// reg define
reg [3:0]   r_bit_cnt;
reg [15:0]  r_baud_cnt;
reg [7 :0]  r_tx_data_t;
reg         r_uart_tx_en_d;

//i_uart_tx_ençš„ä¸Šå‡æ²¿
wire        w_uart_tx_en_posedge;

// detect i_uart_tx_en rising edge
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n)
        r_uart_tx_en_d <= 1'b0;
    else
        r_uart_tx_en_d <= i_uart_tx_en;
end

assign w_uart_tx_en_posedge = i_uart_tx_en && !r_uart_tx_en_d;

// baud rate counter
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n)
        r_baud_cnt <= 16'd0;
    else if (o_uart_tx_busy) begin
        if (r_baud_cnt == L_BAUD_CNT_MAX - 1)
            r_baud_cnt <= 16'd0;
        else
            r_baud_cnt <= r_baud_cnt + 1'b1;
    end else begin
        r_baud_cnt <= 16'd0;
    end
end

// tx bit counter
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n)
        r_bit_cnt <= 4'd0;
    else if (o_uart_tx_busy && (r_baud_cnt == L_BAUD_CNT_MAX - 1))
        r_bit_cnt <= r_bit_cnt + 1'b1;
    else if (!o_uart_tx_busy)
        r_bit_cnt <= 4'd0;
end

// control busy and latch data
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n) begin
        r_tx_data_t     <= 8'd0;
        o_uart_tx_busy <= 1'b0;
    end
    else if (w_uart_tx_en_posedge && !o_uart_tx_busy) begin
        r_tx_data_t     <= i_uart_tx_data;
        o_uart_tx_busy <= 1'b1;
    end
    else if (o_uart_tx_busy && r_bit_cnt == 4'd9 && r_baud_cnt == L_BAUD_CNT_MAX - 1) begin
        o_uart_tx_busy <= 1'b0;
    end
end

// generate txd signal
always @(posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n)
        o_uart_txd <= 1'b1;
    else if (o_uart_tx_busy) begin
        case(r_bit_cnt)
            4'd0 : o_uart_txd <= 1'b0;               // start bit
            4'd1 : o_uart_txd <= r_tx_data_t[0];
            4'd2 : o_uart_txd <= r_tx_data_t[1];
            4'd3 : o_uart_txd <= r_tx_data_t[2];
            4'd4 : o_uart_txd <= r_tx_data_t[3];
            4'd5 : o_uart_txd <= r_tx_data_t[4];
            4'd6 : o_uart_txd <= r_tx_data_t[5];
            4'd7 : o_uart_txd <= r_tx_data_t[6];
            4'd8 : o_uart_txd <= r_tx_data_t[7];
            4'd9 : o_uart_txd <= 1'b1;               // stop bit
            default : o_uart_txd <= 1'b1;
        endcase
    end
    else
        o_uart_txd <= 1'b1;
end

endmodule


```
## é¡¶å±‚ HC_FPGA_Demo_Top.v
```verilog
module HC_FPGA_Demo_Top
(
    input CLOCK_XTAL_50MHz,
	input RESET,
	input  KEY1,
	input  KEY2,
	input  KEY3,
	input  KEY4,
	input  SIG_IN,
    input  RXD,
    output TXD,
    output LED0,
    output LED1,
    output LED2,
    output LED3,
    output  SIG_OUT1,
    output  SIG_OUT2,
    output  SIG_OUT3,
    output  SIG_OUT4,
    output  SIG_OUT5,
	output[7:0] DIG,
	output[5:0] SEL
);



vio_uart u_vio_uart (
    .i_clk   (CLOCK_XTAL_50MHz),
    .i_rst_n(RESET),
    .i_uart_rxd  (RXD),
    .o_uart_txd  (TXD),
    .i_mem_17({KEY4,KEY3,KEY2,KEY1})
);


endmodule

```
## æµ‹è¯• tb.sv
```verilog
`timescale 1ns/1ps

module tb;
    parameter CLK_PERIOD = 20; // 50MHz
    parameter UART_BPS = 1152000;
    parameter CLK_FREQ = 50_000_000;
    parameter P_PACK_LEN = 6;

    // ä¿¡å·å®šä¹‰ï¼Œå‚è€ƒé¡¶å±‚
    reg i_sys_clk = 0;
    reg i_sys_reset_n = 0;
    reg KEY4 = 0, KEY3 = 0, KEY2 = 0, KEY1 = 0;
    reg i_uart_rxd;
    wire o_uart_txd;
    wire o_recv_acq_done, o_recv_ctrl_done;
    wire [31:0] o_mem_10;

    // ç”Ÿæˆæ—¶é’Ÿ
    always #(CLK_PERIOD/2) i_sys_clk = ~i_sys_clk;

    // å¤ä½
    initial begin
        i_sys_reset_n = 0;
        #1000;
        i_sys_reset_n = 1;
    end

    // å®ä¾‹åŒ– vio_uartï¼Œç«¯å£å‚è€ƒé¡¶å±‚
    vio_uart #(
        .P_PACK_LEN(P_PACK_LEN),
        .P_CLK_FREQ(CLK_FREQ),
        .P_UART_BPS(UART_BPS)
    ) u_vio_uart (
        .i_clk(i_sys_clk),
        .i_rst_n(i_sys_reset_n),
        .i_uart_rxd(i_uart_rxd),
        .o_uart_txd(o_uart_txd),
        .i_mem_17({KEY4, KEY3, KEY2, KEY1}),
        .o_mem_10(o_mem_10),
        .o_recv_acq_done(o_recv_acq_done),
        .o_recv_ctrl_done(o_recv_ctrl_done)
    );

    parameter integer BIT_PERIOD = 1_000_000_000 / UART_BPS; // å•ä½ns

    // ä¸²å£å‘é€ä»»åŠ¡
    task uart_send_byte(input [7:0] data);
        integer i;
        begin
            i_uart_rxd = 0; // èµ·å§‹ä½
            #(BIT_PERIOD);
            for(i=0;i<8;i=i+1) begin
                i_uart_rxd = data[i];
                #(BIT_PERIOD);
            end
            i_uart_rxd = 1; // åœæ­¢ä½
            #(BIT_PERIOD);
        end
    endtask

    // ä¸»æµ‹è¯•æµç¨‹
    initial begin
        $display("Start 111");
        i_uart_rxd = 1;
        KEY4 = 1; KEY3 = 0; KEY2 = 1; KEY1 = 0; // å¯éšæ„ç»„åˆ
        @(posedge i_sys_reset_n);
        #1000;
        // å‘é€rpcå‘½ä»¤
        uart_send_byte(8'h02);
        uart_send_byte(8'h01);
        uart_send_byte(8'h02);
        uart_send_byte(8'h03);
        uart_send_byte(8'h04);
        uart_send_byte(8'h05);
        // è§‚æµ‹ o_uart_txdã€o_mem_10ã€o_recv_acq_done ç­‰
        #60000;
        
        // å‘é€rpcå‘½ä»¤
        uart_send_byte(8'h02);
        uart_send_byte(8'h01);
        uart_send_byte(8'h02);
        uart_send_byte(8'h03);
        uart_send_byte(8'h04);
        uart_send_byte(8'h05);
        #60000;
        $finish;
    end
endmodule
```