placed { cell: "bagd[0]~FF" site: eft }
placed { cell: "cnt[0]~FF" site: eft }
placed { cell: "Led_bus[0]~FF" site: eft }
placed { cell: "dev_sel[0]~FF" site: eft }
placed { cell: "target_ready_2~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[0]~FF" site: eft }
placed { cell: "data_strobe~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[0]~FF" site: eft }
placed { cell: "Arbiter_inst/barq_trig[0]_2~FF" site: eft }
placed { cell: "Arbiter_inst/timeout~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[1]~FF" site: eft }
placed { cell: "Arbiter_inst/address_valid_d[2]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[1]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[2]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[3]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[4]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[5]~FF" site: eft }
placed { cell: "Arbiter_inst/timeout_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_edge~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_strobe~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" site: eft }
placed { cell: "USB_Header_recognized~FF" site: eft }
placed { cell: "USB_Trailer_recognized~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" site: eft }
placed { cell: "FT_WR_Strobe~FF" site: eft }
placed { cell: "FT_DATA_OE[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_txen~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" site: eft }
placed { cell: "FT_DATA_OUT[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/condition_access_request~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" site: eft }
placed { cell: "USB_AccessRequest~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" site: eft }
placed { cell: "FT_DATA_OUT[1]~FF" site: eft }
placed { cell: "FT_DATA_OUT[2]~FF" site: eft }
placed { cell: "FT_DATA_OUT[3]~FF" site: eft }
placed { cell: "FT_DATA_OUT[4]~FF" site: eft }
placed { cell: "FT_DATA_OUT[5]~FF" site: eft }
placed { cell: "FT_DATA_OUT[6]~FF" site: eft }
placed { cell: "FT_DATA_OUT[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" site: eft }
placed { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" site: eft }
placed { cell: "cnt[1]~FF" site: eft }
placed { cell: "cnt[2]~FF" site: eft }
placed { cell: "cnt[3]~FF" site: eft }
placed { cell: "cnt[4]~FF" site: eft }
placed { cell: "cnt[5]~FF" site: eft }
placed { cell: "cnt[6]~FF" site: eft }
placed { cell: "cnt[7]~FF" site: eft }
placed { cell: "cnt[8]~FF" site: eft }
placed { cell: "cnt[9]~FF" site: eft }
placed { cell: "GPIO[1]~FF" site: eft }
placed { cell: "cnt[11]~FF" site: eft }
placed { cell: "cnt[12]~FF" site: eft }
placed { cell: "cnt[13]~FF" site: eft }
placed { cell: "cnt[14]~FF" site: eft }
placed { cell: "cnt[15]~FF" site: eft }
placed { cell: "cnt[16]~FF" site: eft }
placed { cell: "cnt[17]~FF" site: eft }
placed { cell: "cnt[18]~FF" site: eft }
placed { cell: "cnt[19]~FF" site: eft }
placed { cell: "cnt[20]~FF" site: eft }
placed { cell: "cnt[21]~FF" site: eft }
placed { cell: "cnt[22]~FF" site: eft }
placed { cell: "cnt[23]~FF" site: eft }
placed { cell: "cnt[24]~FF" site: eft }
placed { cell: "cnt[25]~FF" site: eft }
placed { cell: "cnt[26]~FF" site: eft }
placed { cell: "cnt[27]~FF" site: eft }
placed { cell: "cnt[28]~FF" site: eft }
placed { cell: "cnt[29]~FF" site: eft }
placed { cell: "cnt[30]~FF" site: eft }
placed { cell: "GPIO[2]~FF" site: eft }
placed { cell: "Led_bus[1]~FF" site: eft }
placed { cell: "Led_bus[2]~FF" site: eft }
placed { cell: "Led_bus[3]~FF" site: eft }
placed { cell: "dev_sel[1]~FF" site: eft }
placed { cell: "clk100" site: io }
placed { cell: "FT_TX_Enable_n" site: io }
placed { cell: "FT_RX_Full_n" site: io }
placed { cell: "FT_WR_Strobe" site: io }
placed { cell: "FT_RD_Strobe_n" site: io }
placed { cell: "FT_DATA_IN[7]" site: io }
placed { cell: "FT_DATA_IN[6]" site: io }
placed { cell: "FT_DATA_IN[5]" site: io }
placed { cell: "FT_DATA_IN[4]" site: io }
placed { cell: "FT_DATA_IN[3]" site: io }
placed { cell: "FT_DATA_IN[2]" site: io }
placed { cell: "FT_DATA_IN[1]" site: io }
placed { cell: "FT_DATA_IN[0]" site: io }
placed { cell: "FT_DATA_OUT[7]" site: io }
placed { cell: "FT_DATA_OUT[6]" site: io }
placed { cell: "FT_DATA_OUT[5]" site: io }
placed { cell: "FT_DATA_OUT[4]" site: io }
placed { cell: "FT_DATA_OUT[3]" site: io }
placed { cell: "FT_DATA_OUT[2]" site: io }
placed { cell: "FT_DATA_OUT[1]" site: io }
placed { cell: "FT_DATA_OUT[0]" site: io }
placed { cell: "FT_DATA_OE[7]" site: io }
placed { cell: "FT_DATA_OE[6]" site: io }
placed { cell: "FT_DATA_OE[5]" site: io }
placed { cell: "FT_DATA_OE[4]" site: io }
placed { cell: "FT_DATA_OE[3]" site: io }
placed { cell: "FT_DATA_OE[2]" site: io }
placed { cell: "FT_DATA_OE[1]" site: io }
placed { cell: "FT_DATA_OE[0]" site: io }
placed { cell: "LedG" site: io }
placed { cell: "Led_bus[3]" site: io }
placed { cell: "Led_bus[2]" site: io }
placed { cell: "Led_bus[1]" site: io }
placed { cell: "Led_bus[0]" site: io }
placed { cell: "GPIO[8]" site: io }
placed { cell: "GPIO[7]" site: io }
placed { cell: "GPIO[6]" site: io }
placed { cell: "GPIO[5]" site: io }
placed { cell: "GPIO[4]" site: io }
placed { cell: "GPIO[3]" site: io }
placed { cell: "GPIO[2]" site: io }
placed { cell: "GPIO[1]" site: io }
placed { cell: "GND" site: efl }
placed { cell: "LUT__2346" site: eft }
placed { cell: "LUT__2347" site: eft }
placed { cell: "Dual_Port_RAM_inst/ram__D$2" site: memory }
placed { cell: "Dual_Port_RAM_inst/ram__D$1" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" site: memory }
placed { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" site: memory }
placed { cell: "LUT__2348" site: eft }
placed { cell: "LUT__2349" site: efl }
placed { cell: "LUT__2350" site: efl }
placed { cell: "LUT__2351" site: efl }
placed { cell: "LUT__2352" site: eft }
placed { cell: "LUT__2353" site: efl }
placed { cell: "LUT__2354" site: efl }
placed { cell: "LUT__2355" site: efl }
placed { cell: "LUT__2356" site: efl }
placed { cell: "LUT__2357" site: efl }
placed { cell: "LUT__2358" site: efl }
placed { cell: "LUT__2359" site: efl }
placed { cell: "LUT__2360" site: efl }
placed { cell: "LUT__2361" site: efl }
placed { cell: "LUT__2362" site: efl }
placed { cell: "LUT__2363" site: efl }
placed { cell: "LUT__2364" site: efl }
placed { cell: "LUT__2365" site: efl }
placed { cell: "LUT__2366" site: efl }
placed { cell: "LUT__2367" site: efl }
placed { cell: "LUT__2368" site: eft }
placed { cell: "LUT__2369" site: eft }
placed { cell: "LUT__2370" site: efl }
placed { cell: "LUT__2371" site: efl }
placed { cell: "LUT__2372" site: efl }
placed { cell: "LUT__2373" site: eft }
placed { cell: "LUT__2374" site: efl }
placed { cell: "LUT__2375" site: efl }
placed { cell: "LUT__2376" site: eft }
placed { cell: "LUT__2377" site: eft }
placed { cell: "LUT__2378" site: efl }
placed { cell: "LUT__2380" site: eft }
placed { cell: "LUT__2381" site: efl }
placed { cell: "LUT__2382" site: efl }
placed { cell: "LUT__2385" site: eft }
placed { cell: "LUT__2388" site: efl }
placed { cell: "LUT__2389" site: efl }
placed { cell: "LUT__2392" site: efl }
placed { cell: "LUT__2393" site: efl }
placed { cell: "LUT__2394" site: efl }
placed { cell: "LUT__2395" site: efl }
placed { cell: "LUT__2396" site: eft }
placed { cell: "LUT__2397" site: efl }
placed { cell: "LUT__2398" site: eft }
placed { cell: "LUT__2399" site: eft }
placed { cell: "LUT__2400" site: efl }
placed { cell: "LUT__2401" site: efl }
placed { cell: "LUT__2402" site: eft }
placed { cell: "LUT__2403" site: eft }
placed { cell: "LUT__2404" site: efl }
placed { cell: "LUT__2405" site: eft }
placed { cell: "LUT__2406" site: efl }
placed { cell: "LUT__2410" site: efl }
placed { cell: "LUT__2411" site: eft }
placed { cell: "LUT__2412" site: efl }
placed { cell: "LUT__2413" site: eft }
placed { cell: "LUT__2414" site: eft }
placed { cell: "LUT__2415" site: efl }
placed { cell: "LUT__2416" site: eft }
placed { cell: "LUT__2417" site: eft }
placed { cell: "LUT__2418" site: eft }
placed { cell: "LUT__2419" site: eft }
placed { cell: "LUT__2420" site: efl }
placed { cell: "LUT__2421" site: eft }
placed { cell: "LUT__2422" site: efl }
placed { cell: "LUT__2423" site: efl }
placed { cell: "LUT__2424" site: eft }
placed { cell: "LUT__2425" site: eft }
placed { cell: "LUT__2426" site: eft }
placed { cell: "LUT__2427" site: eft }
placed { cell: "LUT__2428" site: efl }
placed { cell: "LUT__2429" site: efl }
placed { cell: "LUT__2430" site: eft }
placed { cell: "LUT__2431" site: eft }
placed { cell: "LUT__2432" site: eft }
placed { cell: "LUT__2433" site: eft }
placed { cell: "LUT__2434" site: efl }
placed { cell: "LUT__2435" site: eft }
placed { cell: "LUT__2436" site: efl }
placed { cell: "LUT__2437" site: efl }
placed { cell: "LUT__2438" site: efl }
placed { cell: "LUT__2439" site: eft }
placed { cell: "LUT__2440" site: eft }
placed { cell: "LUT__2441" site: efl }
placed { cell: "LUT__2442" site: eft }
placed { cell: "LUT__2443" site: efl }
placed { cell: "LUT__2444" site: efl }
placed { cell: "LUT__2445" site: eft }
placed { cell: "LUT__2446" site: efl }
placed { cell: "LUT__2447" site: eft }
placed { cell: "LUT__2448" site: eft }
placed { cell: "LUT__2449" site: efl }
placed { cell: "LUT__2450" site: efl }
placed { cell: "LUT__2452" site: efl }
placed { cell: "LUT__2453" site: eft }
placed { cell: "LUT__2455" site: efl }
placed { cell: "LUT__2456" site: efl }
placed { cell: "LUT__2457" site: eft }
placed { cell: "LUT__2458" site: efl }
placed { cell: "LUT__2459" site: eft }
placed { cell: "LUT__2460" site: efl }
placed { cell: "LUT__2461" site: eft }
placed { cell: "LUT__2462" site: efl }
placed { cell: "LUT__2463" site: efl }
placed { cell: "LUT__2464" site: efl }
placed { cell: "LUT__2465" site: efl }
placed { cell: "LUT__2466" site: efl }
placed { cell: "LUT__2467" site: efl }
placed { cell: "LUT__2468" site: efl }
placed { cell: "LUT__2469" site: efl }
placed { cell: "LUT__2470" site: efl }
placed { cell: "LUT__2471" site: eft }
placed { cell: "LUT__2472" site: efl }
placed { cell: "LUT__2473" site: efl }
placed { cell: "LUT__2474" site: efl }
placed { cell: "LUT__2475" site: eft }
placed { cell: "LUT__2476" site: efl }
placed { cell: "LUT__2477" site: efl }
placed { cell: "LUT__2478" site: efl }
placed { cell: "LUT__2479" site: efl }
placed { cell: "LUT__2480" site: efl }
placed { cell: "LUT__2481" site: efl }
placed { cell: "LUT__2482" site: eft }
placed { cell: "LUT__2483" site: efl }
placed { cell: "LUT__2484" site: eft }
placed { cell: "LUT__2485" site: eft }
placed { cell: "LUT__2486" site: efl }
placed { cell: "LUT__2487" site: efl }
placed { cell: "LUT__2488" site: efl }
placed { cell: "LUT__2489" site: efl }
placed { cell: "LUT__2490" site: efl }
placed { cell: "LUT__2491" site: efl }
placed { cell: "LUT__2492" site: eft }
placed { cell: "LUT__2493" site: eft }
placed { cell: "LUT__2494" site: efl }
placed { cell: "LUT__2495" site: efl }
placed { cell: "LUT__2496" site: eft }
placed { cell: "LUT__2497" site: efl }
placed { cell: "LUT__2498" site: efl }
placed { cell: "LUT__2499" site: eft }
placed { cell: "LUT__2500" site: efl }
placed { cell: "LUT__2501" site: eft }
placed { cell: "LUT__2502" site: efl }
placed { cell: "LUT__2503" site: efl }
placed { cell: "LUT__2504" site: eft }
placed { cell: "LUT__2505" site: eft }
placed { cell: "LUT__2506" site: efl }
placed { cell: "LUT__2507" site: eft }
placed { cell: "LUT__2508" site: efl }
placed { cell: "LUT__2509" site: efl }
placed { cell: "LUT__2510" site: efl }
placed { cell: "LUT__2511" site: eft }
placed { cell: "LUT__2512" site: efl }
placed { cell: "LUT__2513" site: eft }
placed { cell: "LUT__2514" site: efl }
placed { cell: "LUT__2515" site: efl }
placed { cell: "LUT__2516" site: efl }
placed { cell: "LUT__2517" site: efl }
placed { cell: "LUT__2518" site: efl }
placed { cell: "LUT__2519" site: efl }
placed { cell: "LUT__2520" site: efl }
placed { cell: "LUT__2522" site: efl }
placed { cell: "LUT__2523" site: eft }
placed { cell: "LUT__2524" site: eft }
placed { cell: "LUT__2525" site: efl }
placed { cell: "LUT__2526" site: eft }
placed { cell: "LUT__2527" site: efl }
placed { cell: "LUT__2528" site: eft }
placed { cell: "LUT__2529" site: efl }
placed { cell: "LUT__2530" site: efl }
placed { cell: "LUT__2531" site: eft }
placed { cell: "LUT__2532" site: efl }
placed { cell: "LUT__2533" site: efl }
placed { cell: "LUT__2534" site: eft }
placed { cell: "LUT__2535" site: efl }
placed { cell: "LUT__2536" site: eft }
placed { cell: "LUT__2537" site: eft }
placed { cell: "LUT__2538" site: eft }
placed { cell: "LUT__2539" site: efl }
placed { cell: "LUT__2540" site: efl }
placed { cell: "LUT__2541" site: eft }
placed { cell: "LUT__2542" site: efl }
placed { cell: "LUT__2543" site: efl }
placed { cell: "LUT__2544" site: efl }
placed { cell: "LUT__2545" site: efl }
placed { cell: "LUT__2546" site: efl }
placed { cell: "LUT__2547" site: efl }
placed { cell: "LUT__2548" site: eft }
placed { cell: "LUT__2549" site: eft }
placed { cell: "LUT__2550" site: efl }
placed { cell: "LUT__2551" site: efl }
placed { cell: "LUT__2552" site: efl }
placed { cell: "LUT__2553" site: eft }
placed { cell: "LUT__2554" site: eft }
placed { cell: "LUT__2555" site: efl }
placed { cell: "LUT__2556" site: efl }
placed { cell: "LUT__2557" site: eft }
placed { cell: "LUT__2558" site: efl }
placed { cell: "LUT__2559" site: eft }
placed { cell: "LUT__2560" site: eft }
placed { cell: "LUT__2561" site: eft }
placed { cell: "LUT__2562" site: efl }
placed { cell: "LUT__2563" site: efl }
placed { cell: "LUT__2564" site: eft }
placed { cell: "LUT__2565" site: efl }
placed { cell: "LUT__2566" site: efl }
placed { cell: "LUT__2567" site: efl }
placed { cell: "LUT__2568" site: eft }
placed { cell: "LUT__2569" site: eft }
placed { cell: "LUT__2570" site: eft }
placed { cell: "LUT__2571" site: eft }
placed { cell: "LUT__2572" site: efl }
placed { cell: "LUT__2573" site: efl }
placed { cell: "LUT__2574" site: efl }
placed { cell: "LUT__2575" site: eft }
placed { cell: "LUT__2576" site: eft }
placed { cell: "LUT__2577" site: efl }
placed { cell: "LUT__2578" site: efl }
placed { cell: "LUT__2579" site: eft }
placed { cell: "LUT__2580" site: eft }
placed { cell: "LUT__2581" site: eft }
placed { cell: "LUT__2582" site: eft }
placed { cell: "LUT__2583" site: efl }
placed { cell: "LUT__2584" site: eft }
placed { cell: "LUT__2585" site: efl }
placed { cell: "LUT__2586" site: efl }
placed { cell: "LUT__2587" site: efl }
placed { cell: "LUT__2588" site: eft }
placed { cell: "LUT__2589" site: eft }
placed { cell: "LUT__2590" site: efl }
placed { cell: "LUT__2591" site: eft }
placed { cell: "LUT__2592" site: eft }
placed { cell: "LUT__2593" site: eft }
placed { cell: "LUT__2594" site: eft }
placed { cell: "LUT__2595" site: efl }
placed { cell: "LUT__2596" site: eft }
placed { cell: "LUT__2597" site: efl }
placed { cell: "LUT__2598" site: efl }
placed { cell: "LUT__2599" site: efl }
placed { cell: "LUT__2600" site: efl }
placed { cell: "LUT__2601" site: efl }
placed { cell: "LUT__2602" site: efl }
placed { cell: "LUT__2603" site: efl }
placed { cell: "LUT__2604" site: efl }
placed { cell: "LUT__2605" site: efl }
placed { cell: "LUT__2606" site: efl }
placed { cell: "LUT__2607" site: efl }
placed { cell: "LUT__2608" site: efl }
placed { cell: "LUT__2609" site: efl }
placed { cell: "LUT__2610" site: eft }
placed { cell: "LUT__2611" site: eft }
placed { cell: "LUT__2612" site: eft }
placed { cell: "LUT__2613" site: efl }
placed { cell: "LUT__2614" site: efl }
placed { cell: "LUT__2615" site: eft }
placed { cell: "LUT__2616" site: eft }
placed { cell: "LUT__2617" site: efl }
placed { cell: "LUT__2618" site: eft }
placed { cell: "LUT__2619" site: eft }
placed { cell: "LUT__2620" site: efl }
placed { cell: "LUT__2621" site: eft }
placed { cell: "LUT__2622" site: efl }
placed { cell: "LUT__2623" site: eft }
placed { cell: "LUT__2624" site: eft }
placed { cell: "LUT__2625" site: efl }
placed { cell: "LUT__2626" site: efl }
placed { cell: "LUT__2627" site: eft }
placed { cell: "LUT__2628" site: efl }
placed { cell: "LUT__2629" site: efl }
placed { cell: "LUT__2630" site: efl }
placed { cell: "LUT__2631" site: efl }
placed { cell: "LUT__2632" site: eft }
placed { cell: "LUT__2633" site: eft }
placed { cell: "LUT__2634" site: eft }
placed { cell: "LUT__2635" site: efl }
placed { cell: "LUT__2636" site: efl }
placed { cell: "LUT__2637" site: eft }
placed { cell: "LUT__2638" site: eft }
placed { cell: "LUT__2639" site: eft }
placed { cell: "LUT__2640" site: efl }
placed { cell: "LUT__2642" site: efl }
placed { cell: "LUT__2643" site: eft }
placed { cell: "LUT__2644" site: eft }
placed { cell: "LUT__2645" site: efl }
placed { cell: "LUT__2647" site: efl }
placed { cell: "LUT__2648" site: efl }
placed { cell: "LUT__2649" site: eft }
placed { cell: "LUT__2651" site: efl }
placed { cell: "LUT__2652" site: efl }
placed { cell: "LUT__2653" site: efl }
placed { cell: "LUT__2654" site: efl }
placed { cell: "LUT__2655" site: efl }
placed { cell: "LUT__2656" site: efl }
placed { cell: "LUT__2657" site: eft }
placed { cell: "LUT__2658" site: efl }
placed { cell: "LUT__2659" site: efl }
placed { cell: "LUT__2660" site: eft }
placed { cell: "LUT__2661" site: eft }
placed { cell: "LUT__2662" site: efl }
placed { cell: "LUT__2663" site: efl }
placed { cell: "LUT__2664" site: efl }
placed { cell: "LUT__2665" site: efl }
placed { cell: "LUT__2666" site: eft }
placed { cell: "LUT__2667" site: eft }
placed { cell: "LUT__2668" site: eft }
placed { cell: "LUT__2669" site: efl }
placed { cell: "LUT__2670" site: efl }
placed { cell: "LUT__2671" site: efl }
placed { cell: "LUT__2672" site: efl }
placed { cell: "LUT__2673" site: efl }
placed { cell: "LUT__2674" site: eft }
placed { cell: "LUT__2675" site: eft }
placed { cell: "LUT__2676" site: efl }
placed { cell: "LUT__2677" site: eft }
placed { cell: "LUT__2678" site: efl }
placed { cell: "LUT__2679" site: efl }
placed { cell: "LUT__2680" site: eft }
placed { cell: "LUT__2681" site: efl }
placed { cell: "LUT__2682" site: efl }
placed { cell: "LUT__2683" site: efl }
placed { cell: "LUT__2684" site: efl }
placed { cell: "LUT__2685" site: efl }
placed { cell: "LUT__2686" site: eft }
placed { cell: "LUT__2687" site: eft }
placed { cell: "LUT__2688" site: eft }
placed { cell: "LUT__2689" site: efl }
placed { cell: "LUT__2690" site: efl }
placed { cell: "LUT__2691" site: efl }
placed { cell: "LUT__2692" site: efl }
placed { cell: "LUT__2693" site: efl }
placed { cell: "LUT__2694" site: efl }
placed { cell: "LUT__2695" site: efl }
placed { cell: "LUT__2696" site: efl }
placed { cell: "LUT__2697" site: efl }
placed { cell: "LUT__2705" site: efl }
placed { cell: "LUT__2706" site: eft }
placed { cell: "LUT__2707" site: eft }
placed { cell: "LUT__2708" site: efl }
placed { cell: "LUT__2709" site: efl }
placed { cell: "LUT__2710" site: efl }
placed { cell: "LUT__2711" site: eft }
placed { cell: "LUT__2712" site: eft }
placed { cell: "LUT__2714" site: efl }
placed { cell: "LUT__2715" site: efl }
placed { cell: "LUT__2716" site: efl }
placed { cell: "LUT__2718" site: eft }
placed { cell: "LUT__2719" site: eft }
placed { cell: "LUT__2720" site: eft }
placed { cell: "LUT__2722" site: efl }
placed { cell: "LUT__2723" site: eft }
placed { cell: "LUT__2724" site: eft }
placed { cell: "LUT__2726" site: eft }
placed { cell: "LUT__2727" site: eft }
placed { cell: "LUT__2728" site: eft }
placed { cell: "LUT__2730" site: efl }
placed { cell: "LUT__2731" site: efl }
placed { cell: "LUT__2733" site: efl }
placed { cell: "LUT__2734" site: eft }
placed { cell: "LUT__2736" site: efl }
placed { cell: "LUT__2737" site: eft }
placed { cell: "LUT__2739" site: eft }
placed { cell: "LUT__2740" site: eft }
placed { cell: "LUT__2742" site: efl }
placed { cell: "LUT__2743" site: efl }
placed { cell: "LUT__2745" site: efl }
placed { cell: "LUT__2746" site: efl }
placed { cell: "LUT__2748" site: eft }
placed { cell: "LUT__2749" site: eft }
placed { cell: "LUT__2750" site: eft }
placed { cell: "LUT__2751" site: efl }
placed { cell: "LUT__2752" site: eft }
placed { cell: "LUT__2753" site: eft }
placed { cell: "LUT__2754" site: efl }
placed { cell: "LUT__2755" site: efl }
placed { cell: "LUT__2756" site: eft }
placed { cell: "LUT__2757" site: efl }
placed { cell: "LUT__2758" site: eft }
placed { cell: "LUT__2759" site: eft }
placed { cell: "LUT__2760" site: eft }
placed { cell: "LUT__2761" site: eft }
placed { cell: "LUT__2762" site: eft }
placed { cell: "LUT__2764" site: efl }
placed { cell: "LUT__2765" site: efl }
placed { cell: "LUT__2766" site: eft }
placed { cell: "LUT__2767" site: efl }
placed { cell: "LUT__2768" site: efl }
placed { cell: "LUT__2769" site: efl }
placed { cell: "LUT__2770" site: eft }
placed { cell: "LUT__2772" site: efl }
placed { cell: "LUT__2773" site: efl }
placed { cell: "LUT__2774" site: efl }
placed { cell: "LUT__2775" site: eft }
placed { cell: "LUT__2776" site: efl }
placed { cell: "LUT__2777" site: efl }
placed { cell: "LUT__2778" site: efl }
placed { cell: "LUT__2779" site: eft }
placed { cell: "LUT__2780" site: eft }
placed { cell: "LUT__2782" site: efl }
placed { cell: "LUT__2783" site: efl }
placed { cell: "LUT__2784" site: eft }
placed { cell: "LUT__2785" site: efl }
placed { cell: "LUT__2786" site: efl }
placed { cell: "LUT__2787" site: eft }
placed { cell: "LUT__2788" site: efl }
placed { cell: "LUT__2789" site: efl }
placed { cell: "LUT__2790" site: eft }
placed { cell: "LUT__2791" site: efl }
placed { cell: "LUT__2793" site: eft }
placed { cell: "LUT__2794" site: eft }
placed { cell: "LUT__2795" site: eft }
placed { cell: "LUT__2796" site: eft }
placed { cell: "LUT__2797" site: efl }
placed { cell: "LUT__2798" site: eft }
placed { cell: "LUT__2799" site: eft }
placed { cell: "LUT__2800" site: eft }
placed { cell: "LUT__2801" site: efl }
placed { cell: "LUT__2803" site: eft }
placed { cell: "LUT__2804" site: efl }
placed { cell: "LUT__2805" site: efl }
placed { cell: "LUT__2806" site: eft }
placed { cell: "LUT__2807" site: eft }
placed { cell: "LUT__2808" site: efl }
placed { cell: "LUT__2809" site: eft }
placed { cell: "LUT__2810" site: efl }
placed { cell: "LUT__2811" site: eft }
placed { cell: "LUT__2813" site: eft }
placed { cell: "LUT__2814" site: efl }
placed { cell: "LUT__2815" site: efl }
placed { cell: "LUT__2816" site: efl }
placed { cell: "LUT__2817" site: efl }
placed { cell: "LUT__2818" site: eft }
placed { cell: "LUT__2819" site: eft }
placed { cell: "LUT__2820" site: efl }
placed { cell: "LUT__2822" site: efl }
placed { cell: "LUT__2832" site: efl }
placed { cell: "LUT__2833" site: eft }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" site: eft }
placed { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" site: eft }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "bagd[0]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2388" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "bagd[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "dev_sel[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "target_ready_2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "data_strobe~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_Header_recognized~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_Trailer_recognized~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OE[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_AccessRequest~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "FT_DATA_OUT[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "GPIO[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "cnt[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "GPIO[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "dev_sel[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "bagd[0]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "target_ready_2~FF" port: "RE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "RE" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "RE" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "RE" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "RE" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "RE" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "RE" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2385" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2388" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "target_ready_2~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "CE" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "CE" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "CE" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "CE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "CE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "CE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2352" port: "I[0]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2355" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2356" port: "I[0]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2357" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2358" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2359" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2361" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2364" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2369" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2373" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2381" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2437" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "bagd[0]~FF" port: "O_seq" } sink { cell: "LUT__2507" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "bagd[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Led_bus[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "dev_sel[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "target_ready_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data_strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_Header_recognized~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_Trailer_recognized~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_WR_Strobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OE[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_AccessRequest~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "FT_DATA_OUT[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "GPIO[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "cnt[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "GPIO[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Led_bus[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Led_bus[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Led_bus[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "dev_sel[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[0]~FF" port: "O_seq" } sink { cell: "cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[0]~FF" port: "O_seq" } sink { cell: "cnt[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Led_bus[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data_strobe~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_Header_recognized~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_Trailer_recognized~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "FT_DATA_OUT[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[16]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[17]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[18]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[19]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[20]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[21]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[22]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[23]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[24]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[25]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[26]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[27]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[28]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[29]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[30]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "cnt[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Led_bus[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Led_bus[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Led_bus[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[8]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[7]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "GPIO[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2375" port: "O" } sink { cell: "Led_bus[0]~FF" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2378" port: "O" } sink { cell: "Led_bus[0]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[10]" } sink { cell: "Led_bus[0]~FF" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "Led_bus[0]~FF" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[3]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[0]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[0]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Led_bus[0]~FF" port: "CE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Led_bus[1]~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Led_bus[2]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Led_bus[3]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WE" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "Led_bus[0]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Led_bus[0]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "Led_bus[0]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[0]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "Led_bus[0]~FF" port: "O_seq" } sink { cell: "Led_bus[0]" port: "outpad" } delay_max: 1660 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "dev_sel[0]~FF" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__2813" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[11]" } sink { cell: "LUT__2822" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "dev_sel[0]~FF" port: "I[1]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "LUT__2794" port: "I[1]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[11]" } sink { cell: "LUT__2822" port: "I[0]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "LUT__2381" port: "O" } sink { cell: "dev_sel[0]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2381" port: "O" } sink { cell: "dev_sel[1]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2382" port: "O" } sink { cell: "dev_sel[0]~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "dev_sel[0]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "dev_sel[1]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "target_ready_2~FF" port: "O_seq" } sink { cell: "LUT__2385" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__2354" port: "I[0]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__2376" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "dev_sel[0]~FF" port: "O_seq" } sink { cell: "LUT__2380" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[0]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[0]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[0]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2353" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2373" port: "I[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2434" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2435" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2436" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2439" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2441" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2442" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2444" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2445" port: "I[3]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2446" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2447" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2448" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "dev_sel[1]~FF" port: "O_seq" } sink { cell: "LUT__2457" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2385" port: "O" } sink { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "O_seq" } sink { cell: "data_strobe~FF" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "O_seq" } sink { cell: "data_strobe~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "Arbiter_inst/address_valid_d[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/address_valid_d[2]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__2380" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__2457" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__2507" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "data_strobe~FF" port: "O_seq" } sink { cell: "LUT__2508" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[0]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_AccessRequest~FF" port: "O_seq" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2388" port: "O" } sink { cell: "Arbiter_inst/barq_trig[0]_2~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2389" port: "O" } sink { cell: "Arbiter_inst/timeout~FF" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[1]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[1]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[2]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[3]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[4]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[5]~FF" port: "cout" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "O_seq" } sink { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "Arbiter_inst/timeout_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[1]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rxf_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2394" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_cycle_is_active~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "RE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2399" port: "O" } sink { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "RE" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_strobe~FF" port: "O_seq" } sink { cell: "LUT__2832" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[0]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2397" port: "I[0]" } delay_max: 1395 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2399" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2458" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2748" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[0]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "I[1]" } delay_max: 1646 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "CE" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "CE" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "CE" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "CE" } delay_max: 1700 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "CE" } delay_max: 1631 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "CE" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "I[1]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__2402" port: "I[2]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__2404" port: "I[0]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "CE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "CE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "CE" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "CE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "CE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__2455" port: "I[1]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[3]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__2496" port: "I[0]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "O_seq" } sink { cell: "LUT__2500" port: "I[1]" } delay_max: 1679 delay_min: 0  }
route { driver { cell: "LUT__2403" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[0]~FF" port: "RE" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__2403" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "LUT__2403" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "LUT__2403" port: "O" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "RE" } delay_max: 751 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_Trailer_recognized~FF" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2406" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[0]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2406" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "RE" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2406" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "RE" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2406" port: "O" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_Header_recognized~FF" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/h_key_cnt[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "CE" } delay_max: 1585 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "CE" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "USB_Header_recognized~FF" port: "O_seq" } sink { cell: "LUT__2402" port: "I[0]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_Trailer_recognized~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_Trailer_recognized~FF" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_Trailer_recognized~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/t_key_cnt[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_Trailer_recognized~FF" port: "O_seq" } sink { cell: "LUT__2404" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_Trailer_recognized~FF" port: "O_seq" } sink { cell: "LUT__2492" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2397" port: "I[1]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2399" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2458" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__2396" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_2~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2396" port: "O" } sink { cell: "LUT__2397" port: "I[2]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "LUT__2396" port: "O" } sink { cell: "LUT__2458" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2455" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2459" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2496" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2500" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2504" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2707" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "CE" } delay_max: 1591 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "CE" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "CE" } delay_max: 1689 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "CE" } delay_max: 1347 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "CE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "CE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "CE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "CE" } delay_max: 2233 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[0]~FF" port: "RE" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "RE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "RE" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "RE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "RE" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "RE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "RE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "RE" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "RE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "LUT__2455" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "O_seq" } sink { cell: "LUT__2496" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2492" port: "O" } sink { cell: "USB_RAM_Reg_inst/packet_is_in_progress_2~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "CE" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "CE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2375" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2459" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2504" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2529" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2552" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2637" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[3]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__2495" port: "O" } sink { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2352" port: "I[1]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2630" port: "I[1]" } delay_max: 1641 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2635" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2639" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2696" port: "I[2]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2751" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2753" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2760" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2766" port: "I[2]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2774" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2775" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2786" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2787" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2795" port: "I[2]" } delay_max: 1641 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2807" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2815" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/received_packet_is_valid~FF" port: "O_seq" } sink { cell: "LUT__2818" port: "I[2]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2393" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "CE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "CE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "CE" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2467" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2470" port: "I[3]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2532" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2542" port: "I[2]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2545" port: "I[3]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2561" port: "I[2]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2564" port: "I[2]" } delay_max: 2680 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2591" port: "I[0]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[1]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[2]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2640" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2651" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2679" port: "I[2]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2730" port: "I[2]" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "CE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2374" port: "I[1]" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[0]~FF" port: "O_seq" } sink { cell: "LUT__2639" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2393" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "CE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "CE" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "CE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "CE" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "CE" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "CE" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "CE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[1]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2635" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[0]~FF" port: "O_seq" } sink { cell: "LUT__2730" port: "I[0]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "CE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "CE" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "CE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "CE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "CE" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "CE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "CE" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "LUT__2456" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "LUT__2494" port: "I[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "LUT__2498" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[10]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2393" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "CE" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "CE" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "CE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "CE" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "CE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "LUT__2497" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "LUT__2499" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[10]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2506" port: "O" } sink { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "RE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ram_filling_is_in_progress~FF" port: "O_seq" } sink { cell: "LUT__2456" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2394" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2395" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "CE" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_AccessRequest~FF" port: "RE" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "CE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "CE" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "CE" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "CE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "CE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "CE" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "CE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "CE" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "CE" } delay_max: 1422 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "CE" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "CE" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "CE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "CE" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[0]~FF" port: "O_seq" } sink { cell: "LUT__2626" port: "I[1]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2514" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2516" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2518" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[0]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "RE" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "RE" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2398" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2511" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "CE" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "LUT__2514" port: "O" } sink { cell: "USB_RAM_Reg_inst/wr_cycle_is_active_2~FF" port: "RE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2398" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_timing_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2748" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2517" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "CE" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2517" port: "O" } sink { cell: "FT_DATA_OE[7]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2518" port: "O" } sink { cell: "FT_WR_Strobe~FF" port: "RE" } delay_max: 438 delay_min: 0  }
route { driver { cell: "FT_WR_Strobe~FF" port: "O_seq" } sink { cell: "FT_WR_Strobe" port: "outpad" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2519" port: "O" } sink { cell: "FT_DATA_OE[7]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[7]" port: "outpad" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[6]" port: "outpad" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[5]" port: "outpad" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[4]" port: "outpad" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[3]" port: "outpad" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[2]" port: "outpad" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[1]" port: "outpad" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "FT_DATA_OE[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OE[0]" port: "outpad" } delay_max: 2252 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "CE" } delay_max: 1652 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "RE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "CE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "CE" } delay_max: 1982 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "CE" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "CE" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "RE" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "RE" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "RE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "RE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "RE" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "RE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "RE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "RE" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "RE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "RE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2410" port: "I[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2411" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2413" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2415" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2417" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2420" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2422" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2425" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2427" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2431" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[3]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[0]~FF" port: "RE" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "RE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "RE" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "RE" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "RE" } delay_max: 1307 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "I[0]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/packet_prog_delay[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "CE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "RE" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "RE" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "RE" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "RE" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "RE" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "RE" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/rd_paket_end_edge~FF" port: "O_seq" } sink { cell: "LUT__2520" port: "I[0]" } delay_max: 2308 delay_min: 0  }
route { driver { cell: "FT_TX_Enable_n" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "FT_TX_Enable_n" port: "inpad" } sink { cell: "LUT__2367" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_txen~FF" port: "O_seq" } sink { cell: "LUT__2510" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2578" port: "O" } sink { cell: "USB_RAM_Reg_inst/command_list_has_control_2~FF" port: "RE" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2578" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "RE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2529" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2552" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2633" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2635" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2638" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2639" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2705" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2754" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2755" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2776" port: "I[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2787" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2808" port: "I[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2816" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[0]~FF" port: "CE" } delay_max: 2317 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "CE" } delay_max: 2028 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "CE" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "CE" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "CE" } delay_max: 1988 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "CE" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "CE" } delay_max: 2309 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "CE" } delay_max: 2310 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "CE" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "CE" } delay_max: 2056 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "CE" } delay_max: 2326 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "CE" } delay_max: 2309 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "CE" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "CE" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "CE" } delay_max: 2322 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "CE" } delay_max: 1700 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "CE" } delay_max: 2314 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "CE" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "CE" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "CE" } delay_max: 2635 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "CE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "CE" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "CE" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "CE" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "LUT__2511" port: "I[3]" } delay_max: 2075 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "LUT__2520" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "LUT__2642" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "LUT__2697" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[0]~FF" port: "I[1]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2372" port: "I[0]" } delay_max: 1620 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[0]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[0]" port: "outpad" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[0]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[0]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[0]" } delay_max: 1774 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[0]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2630" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2637" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2640" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[0]_2~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2626" port: "I[2]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2627" port: "I[3]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[2]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2696" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2749" port: "I[2]" } delay_max: 1950 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2750" port: "I[3]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2764" port: "I[3]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2765" port: "I[2]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2772" port: "I[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2773" port: "I[2]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[2]" } delay_max: 1620 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[3]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2793" port: "I[2]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2794" port: "I[3]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2803" port: "I[2]" } delay_max: 2277 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[3]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2813" port: "I[3]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "O_seq" } sink { cell: "LUT__2814" port: "I[2]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[0]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "CE" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "CE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "CE" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "CE" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "CE" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "CE" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "CE" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "LUT__2637" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "LUT__2770" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "LUT__2789" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "LUT__2811" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt_en~FF" port: "O_seq" } sink { cell: "LUT__2642" port: "I[0]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2663" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2691" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2697" port: "O" } sink { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/condition_access_request~FF" port: "O_seq" } sink { cell: "USB_AccessRequest~FF" port: "CE" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "FT_RX_Full_n" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/rxf_delay[0]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "FT_RX_Full_n" port: "inpad" } sink { cell: "LUT__2708" port: "I[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[1]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "I[1]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__2402" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__2404" port: "I[2]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[2]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "I[1]" } delay_max: 1645 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "I[1]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[3]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__2405" port: "I[0]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[3]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "I[1]" } delay_max: 2000 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "I[1]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "I[1]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__2404" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[4]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "I[1]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "I[1]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__2405" port: "I[1]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[5]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "I[1]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "I[1]" } delay_max: 1726 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__2405" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[6]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "I[1]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__2403" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__2405" port: "I[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "FT_DATA_IN[7]" port: "inpad" } sink { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "I[1]" } delay_max: 1591 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "I[1]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__2403" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/ft_inbus_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__2406" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2410" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2459" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2485" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2493" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2503" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2707" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2411" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2460" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2461" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2480" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2413" port: "I[0]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2460" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2461" port: "I[0]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2480" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2415" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2464" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2501" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2417" port: "I[0]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2463" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2420" port: "I[0]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2463" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2422" port: "I[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2465" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2468" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2482" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2502" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2425" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2467" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2470" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2427" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2467" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2470" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2482" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2431" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2471" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2473" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2482" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2502" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[0]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2472" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2474" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2483" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2472" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2474" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2483" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2475" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2478" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2483" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2475" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2478" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2483" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2482" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2504" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2459" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2503" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2529" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2552" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[0]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2711" port: "I[1]" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2755" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2460" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2461" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2486" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2522" port: "I[0]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2524" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2526" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[1]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2533" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2542" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2549" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2553" port: "I[0]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2554" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2564" port: "I[1]" } delay_max: 2087 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2579" port: "I[0]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2581" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2585" port: "I[0]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2592" port: "I[2]" } delay_max: 1372 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2595" port: "I[0]" } delay_max: 2322 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2644" port: "I[1]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2669" port: "I[1]" } delay_max: 1778 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2671" port: "I[2]" } delay_max: 1627 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2770" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2460" port: "I[3]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2461" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2486" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2522" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2524" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2526" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[3]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2533" port: "I[0]" } delay_max: 1585 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2542" port: "I[0]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2549" port: "I[1]" } delay_max: 1718 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2553" port: "I[1]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2564" port: "I[0]" } delay_max: 2613 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2581" port: "I[3]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2585" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2592" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[2]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2595" port: "I[1]" } delay_max: 1646 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2648" port: "I[1]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2652" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2668" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2671" port: "I[0]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[3]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2674" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2676" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2776" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2464" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2501" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2522" port: "I[2]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2524" port: "I[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2528" port: "I[1]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2531" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2549" port: "I[2]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2580" port: "I[0]" } delay_max: 1422 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2583" port: "I[1]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2585" port: "I[2]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2652" port: "I[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2668" port: "I[1]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[2]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2674" port: "I[1]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2676" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2714" port: "I[0]" } delay_max: 2269 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2789" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2463" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2489" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2522" port: "I[3]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2524" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2531" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2582" port: "I[0]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2586" port: "I[1]" } delay_max: 1761 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2652" port: "I[2]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2674" port: "I[2]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2676" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2719" port: "I[1]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2463" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2489" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2525" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2531" port: "I[2]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2544" port: "I[0]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2548" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2557" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2584" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2589" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2590" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2652" port: "I[3]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2676" port: "I[3]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2722" port: "I[0]" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2811" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2465" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2468" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2489" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2502" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2531" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2544" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2556" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2590" port: "I[3]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2651" port: "I[1]" } delay_max: 1669 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2677" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2679" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2680" port: "I[1]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2726" port: "I[0]" } delay_max: 1578 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2816" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2467" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2470" port: "I[2]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2488" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2532" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2539" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2540" port: "I[3]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2541" port: "I[3]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2560" port: "I[2]" } delay_max: 2040 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2564" port: "I[3]" } delay_max: 2993 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2596" port: "I[0]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2599" port: "I[2]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[1]" } delay_max: 1900 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2653" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2667" port: "I[0]" } delay_max: 2349 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2682" port: "I[0]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2733" port: "I[2]" } delay_max: 1593 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2755" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2471" port: "I[0]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2473" port: "I[0]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2488" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2502" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2532" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2539" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2540" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2541" port: "I[1]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2565" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2653" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2666" port: "I[0]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[0]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2736" port: "I[2]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2472" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2474" port: "I[3]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2491" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2533" port: "I[2]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2536" port: "I[3]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2608" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2654" port: "I[0]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2664" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2739" port: "I[2]" } delay_max: 1934 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2776" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2472" port: "I[3]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2474" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2490" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2534" port: "I[0]" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2535" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2569" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2610" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2655" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2656" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2661" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2687" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2742" port: "I[2]" } delay_max: 1620 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2791" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2475" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2478" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2490" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2538" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2568" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2569" port: "I[1]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2609" port: "I[0]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2611" port: "I[3]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2656" port: "I[1]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2663" port: "I[1]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2686" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2745" port: "I[2]" } delay_max: 1940 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2449" port: "I[2]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2475" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2478" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2489" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2571" port: "I[0]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2573" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2576" port: "I[0]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2614" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2658" port: "I[3]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2659" port: "I[2]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2689" port: "I[0]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2690" port: "I[0]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2809" port: "I[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2452" port: "I[2]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2490" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2504" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2572" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2577" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2657" port: "I[1]" } delay_max: 1372 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2659" port: "I[1]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2691" port: "I[3]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/length_of_packet_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2816" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2349" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2710" port: "I[1]" } delay_max: 1307 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[1]~FF" port: "O_seq" } sink { cell: "LUT__2762" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2350" port: "I[0]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2643" port: "I[2]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[2]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2647" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[3]~FF" port: "O_seq" } sink { cell: "LUT__2780" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2715" port: "I[2]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[4]~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2350" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2718" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[5]~FF" port: "O_seq" } sink { cell: "LUT__2801" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2350" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2723" port: "I[2]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[6]~FF" port: "O_seq" } sink { cell: "LUT__2808" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2347" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2727" port: "I[2]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_l[7]~FF" port: "O_seq" } sink { cell: "LUT__2820" port: "I[1]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2350" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2622" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2733" port: "I[0]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[1]~FF" port: "O_seq" } sink { cell: "LUT__2753" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2349" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2622" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2736" port: "I[0]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[2]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[0]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2347" port: "I[1]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2739" port: "I[0]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[3]~FF" port: "O_seq" } sink { cell: "LUT__2775" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2347" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2742" port: "I[0]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[4]~FF" port: "O_seq" } sink { cell: "LUT__2787" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2349" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2622" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2745" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[5]~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2349" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2449" port: "I[0]" } delay_max: 1992 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2622" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[6]~FF" port: "O_seq" } sink { cell: "LUT__2808" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2347" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2452" port: "I[0]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/service_type_h[7]~FF" port: "O_seq" } sink { cell: "LUT__2818" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[11]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[10]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[11]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[10]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[11]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[10]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_l[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[11]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[11]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[10]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[11]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[10]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[11]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[10]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/load_data_h[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[11]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2712" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[11]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O" } sink { cell: "Led_bus[1]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WDATA[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[1]~FF" port: "O_seq" } sink { cell: "LUT__2749" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[12]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[1]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__2376" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2376" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2376" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2376" port: "O" } sink { cell: "LUT__2377" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2645" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O" } sink { cell: "Led_bus[2]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[2]~FF" port: "O_seq" } sink { cell: "LUT__2765" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[13]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2649" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O" } sink { cell: "Led_bus[3]~FF" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WDATA[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[3]~FF" port: "O_seq" } sink { cell: "LUT__2773" port: "I[0]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2378" port: "I[2]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2450" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2453" port: "I[3]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2712" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2731" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2734" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2737" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2740" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2743" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2746" port: "I[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2716" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[15]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[4]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[4]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[16]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2720" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[5]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WDATA[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[5]~FF" port: "O_seq" } sink { cell: "LUT__2793" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2724" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[17]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[6]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[6]~FF" port: "O_seq" } sink { cell: "LUT__2803" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2728" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RDATA[18]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WDATA[7]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WDATA[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[7]~FF" port: "O_seq" } sink { cell: "LUT__2814" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[10]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2731" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[8]~FF" port: "O_seq" } sink { cell: "LUT__2627" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[11]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[1]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__2734" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WDATA[1]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[9]~FF" port: "O_seq" } sink { cell: "LUT__2749" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[12]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "LUT__2737" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[2]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[0]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[10]~FF" port: "O_seq" } sink { cell: "LUT__2765" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[13]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WDATA[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[11]~FF" port: "O_seq" } sink { cell: "LUT__2773" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[15]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[4]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[0]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[12]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[1]" } delay_max: 1356 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[16]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2746" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[5]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WDATA[1]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[13]~FF" port: "O_seq" } sink { cell: "LUT__2793" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[17]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2450" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[6]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[14]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RDATA[18]" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2453" port: "O" } sink { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WDATA[7]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WDATA[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/fast_module_buffer[15]~FF" port: "O_seq" } sink { cell: "LUT__2814" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2513" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2516" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2514" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2517" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2518" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2519" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2513" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2516" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2512" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2515" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2512" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2515" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2512" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2515" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2512" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/wr_timing_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2515" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2510" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2510" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2509" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/sample_enable_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2509" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2529" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2552" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2633" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2635" port: "I[3]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2638" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2639" port: "I[3]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2705" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2756" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2760" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[3]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2787" port: "I[3]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[3]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2554" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2579" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2631" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2553" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2581" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2631" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2528" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2549" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2580" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2583" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2619" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2523" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2550" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2582" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2586" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2619" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2525" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2548" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2584" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2589" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2619" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2544" port: "I[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2556" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2594" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2619" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2545" port: "I[2]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2561" port: "I[3]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2591" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2540" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2541" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2562" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2596" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2599" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2539" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2540" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2541" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2566" port: "I[3]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2602" port: "I[2]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2604" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2537" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2566" port: "I[1]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2603" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2606" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2537" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2563" port: "I[0]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2610" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2538" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2568" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2609" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2611" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2612" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2571" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2576" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2614" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2572" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2577" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/out_buff_byte_number_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[1]~FF" port: "I[1]" } delay_max: 1992 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "O_seq" } sink { cell: "LUT__2709" port: "I[0]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[1]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[1]" port: "outpad" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[2]~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "O_seq" } sink { cell: "LUT__2643" port: "I[0]" } delay_max: 1710 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[2]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[2]" port: "outpad" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[3]~FF" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "O_seq" } sink { cell: "LUT__2647" port: "I[0]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[3]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[3]" port: "outpad" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[4]~FF" port: "I[1]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "O_seq" } sink { cell: "LUT__2715" port: "I[0]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[4]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[4]" port: "outpad" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[5]~FF" port: "I[1]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "O_seq" } sink { cell: "LUT__2718" port: "I[0]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[5]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[5]" port: "outpad" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[6]~FF" port: "I[1]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "O_seq" } sink { cell: "LUT__2723" port: "I[0]" } delay_max: 1999 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[6]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[6]" port: "outpad" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[7]~FF" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "O_seq" } sink { cell: "LUT__2727" port: "I[0]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "FT_DATA_OUT[7]~FF" port: "O_seq" } sink { cell: "FT_DATA_OUT[7]" port: "outpad" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2762" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[1]_2~FF" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2630" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2634" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2751" port: "I[3]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2769" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2774" port: "I[3]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2786" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2795" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2807" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2810" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2815" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2818" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2766" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[2]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[2]_2~FF" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2774" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2779" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2780" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[3]_2~FF" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2786" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2789" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2791" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[4]_2~FF" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2795" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2800" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2801" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[5]_2~FF" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2807" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__2810" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2811" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[6]_2~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2815" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2819" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2820" port: "O" } sink { cell: "USB_RAM_Reg_inst/output_buffer[7]_2~FF" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2410" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2411" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2412" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2419" port: "I[0]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2424" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2430" port: "I[0]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2432" port: "I[0]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2434" port: "I[1]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2624" port: "I[1]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2625" port: "I[0]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2627" port: "I[2]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2696" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[2]" } delay_max: 1992 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[1]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2411" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2412" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2435" port: "I[1]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2436" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2438" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2669" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2671" port: "I[3]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "O_seq" } sink { cell: "LUT__2692" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[2]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2413" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2414" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2436" port: "I[2]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2438" port: "I[1]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2671" port: "I[1]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[0]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "O_seq" } sink { cell: "LUT__2692" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[3]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2414" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2438" port: "I[2]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2668" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[1]" } delay_max: 1131 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "O_seq" } sink { cell: "LUT__2692" port: "I[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[4]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2417" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2675" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[5]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2420" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2421" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2423" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2442" port: "I[1]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2443" port: "I[0]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2678" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[6]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2421" port: "I[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2423" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2443" port: "I[2]" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2677" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2680" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "O_seq" } sink { cell: "LUT__2692" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[7]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2425" port: "I[1]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2426" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2428" port: "I[0]" } delay_max: 1363 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2445" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2681" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2684" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "O_seq" } sink { cell: "LUT__2695" port: "I[0]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[8]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2427" port: "I[1]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2429" port: "I[0]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2446" port: "I[1]" } delay_max: 1890 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2667" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2682" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "O_seq" } sink { cell: "LUT__2695" port: "I[1]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[9]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2430" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2432" port: "I[1]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2447" port: "I[1]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2448" port: "I[0]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2666" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "O_seq" } sink { cell: "LUT__2695" port: "I[2]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[10]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[1]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2448" port: "I[3]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2688" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[2]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[11]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2655" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2660" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2661" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2687" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "O_seq" } sink { cell: "LUT__2694" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[12]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2655" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2660" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2661" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2686" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "O_seq" } sink { cell: "LUT__2694" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[13]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2658" port: "I[0]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2659" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2689" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "O_seq" } sink { cell: "LUT__2694" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[14]~FF" port: "cout" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2657" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2691" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/usb_cmdl_ram_addr_cnt[15]~FF" port: "O_seq" } sink { cell: "LUT__2694" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "cnt[1]~FF" port: "O_seq" } sink { cell: "cnt[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[1]~FF" port: "cout" } sink { cell: "cnt[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[2]~FF" port: "O_seq" } sink { cell: "cnt[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[2]~FF" port: "cout" } sink { cell: "cnt[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[3]~FF" port: "O_seq" } sink { cell: "cnt[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[3]~FF" port: "cout" } sink { cell: "cnt[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[4]~FF" port: "O_seq" } sink { cell: "cnt[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[4]~FF" port: "cout" } sink { cell: "cnt[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[5]~FF" port: "O_seq" } sink { cell: "cnt[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[5]~FF" port: "cout" } sink { cell: "cnt[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[6]~FF" port: "O_seq" } sink { cell: "cnt[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[6]~FF" port: "cout" } sink { cell: "cnt[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[7]~FF" port: "O_seq" } sink { cell: "cnt[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[7]~FF" port: "cout" } sink { cell: "cnt[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[8]~FF" port: "O_seq" } sink { cell: "cnt[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[8]~FF" port: "cout" } sink { cell: "cnt[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[9]~FF" port: "O_seq" } sink { cell: "cnt[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[9]~FF" port: "cout" } sink { cell: "GPIO[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GPIO[1]~FF" port: "O_seq" } sink { cell: "GPIO[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GPIO[1]~FF" port: "O_seq" } sink { cell: "GPIO[1]" port: "outpad" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "GPIO[1]~FF" port: "cout" } sink { cell: "cnt[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[11]~FF" port: "O_seq" } sink { cell: "cnt[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[11]~FF" port: "cout" } sink { cell: "cnt[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[12]~FF" port: "O_seq" } sink { cell: "cnt[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[12]~FF" port: "cout" } sink { cell: "cnt[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[13]~FF" port: "O_seq" } sink { cell: "cnt[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[13]~FF" port: "cout" } sink { cell: "cnt[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[14]~FF" port: "O_seq" } sink { cell: "cnt[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[14]~FF" port: "cout" } sink { cell: "cnt[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[15]~FF" port: "O_seq" } sink { cell: "cnt[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[15]~FF" port: "cout" } sink { cell: "cnt[16]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[16]~FF" port: "O_seq" } sink { cell: "cnt[16]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[16]~FF" port: "cout" } sink { cell: "cnt[17]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[17]~FF" port: "O_seq" } sink { cell: "cnt[17]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[17]~FF" port: "cout" } sink { cell: "cnt[18]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[18]~FF" port: "O_seq" } sink { cell: "cnt[18]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[18]~FF" port: "cout" } sink { cell: "cnt[19]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[19]~FF" port: "O_seq" } sink { cell: "cnt[19]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[19]~FF" port: "cout" } sink { cell: "cnt[20]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[20]~FF" port: "O_seq" } sink { cell: "cnt[20]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[20]~FF" port: "cout" } sink { cell: "cnt[21]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[21]~FF" port: "O_seq" } sink { cell: "cnt[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[21]~FF" port: "cout" } sink { cell: "cnt[22]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[22]~FF" port: "O_seq" } sink { cell: "cnt[22]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[22]~FF" port: "cout" } sink { cell: "cnt[23]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[23]~FF" port: "O_seq" } sink { cell: "cnt[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[23]~FF" port: "cout" } sink { cell: "cnt[24]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[24]~FF" port: "O_seq" } sink { cell: "cnt[24]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[24]~FF" port: "cout" } sink { cell: "cnt[25]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[25]~FF" port: "O_seq" } sink { cell: "cnt[25]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[25]~FF" port: "O_seq" } sink { cell: "LUT__2833" port: "I[0]" } delay_max: 2725 delay_min: 0  }
route { driver { cell: "cnt[25]~FF" port: "cout" } sink { cell: "cnt[26]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[26]~FF" port: "O_seq" } sink { cell: "cnt[26]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[26]~FF" port: "cout" } sink { cell: "cnt[27]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[27]~FF" port: "O_seq" } sink { cell: "cnt[27]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[27]~FF" port: "cout" } sink { cell: "cnt[28]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[28]~FF" port: "O_seq" } sink { cell: "cnt[28]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[28]~FF" port: "cout" } sink { cell: "cnt[29]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[29]~FF" port: "O_seq" } sink { cell: "cnt[29]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[29]~FF" port: "cout" } sink { cell: "cnt[30]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[30]~FF" port: "O_seq" } sink { cell: "cnt[30]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "cnt[30]~FF" port: "cout" } sink { cell: "GPIO[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GPIO[2]~FF" port: "O_seq" } sink { cell: "GPIO[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GPIO[2]~FF" port: "O_seq" } sink { cell: "GPIO[2]" port: "outpad" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "Led_bus[1]~FF" port: "O_seq" } sink { cell: "Led_bus[1]" port: "outpad" } delay_max: 2502 delay_min: 0  }
route { driver { cell: "Led_bus[2]~FF" port: "O_seq" } sink { cell: "Led_bus[2]" port: "outpad" } delay_max: 2274 delay_min: 0  }
route { driver { cell: "Led_bus[3]~FF" port: "O_seq" } sink { cell: "Led_bus[3]" port: "outpad" } delay_max: 2869 delay_min: 0  }
route { driver { cell: "LUT__2822" port: "O" } sink { cell: "dev_sel[1]~FF" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "clk100" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2832" port: "O" } sink { cell: "FT_RD_Strobe_n" port: "outpad" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2833" port: "O" } sink { cell: "LedG" port: "outpad" } delay_max: 1717 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2351" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2623" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[0]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[0]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "LUT__2365" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "LUT__2370" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "LUT__2435" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2364" port: "O" } sink { cell: "LUT__2508" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[1]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "LUT__2362" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "LUT__2365" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "LUT__2370" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2361" port: "O" } sink { cell: "LUT__2436" port: "I[0]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[2]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[2]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "LUT__2439" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[3]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[3]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "LUT__2360" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2357" port: "O" } sink { cell: "LUT__2441" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[4]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[4]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[4]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[4]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "LUT__2360" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "LUT__2442" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[5]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[5]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[5]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[5]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "LUT__2360" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "LUT__2444" port: "I[1]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[6]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[6]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[6]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[6]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "LUT__2360" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "LUT__2445" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "RADDR[11]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$2" port: "WADDR[11]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "RADDR[11]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "Dual_Port_RAM_inst/ram__D$1" port: "WADDR[11]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__2362" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__2366" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__2370" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__2434" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[0]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[0]" } delay_max: 2250 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[0]" } delay_max: 1850 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[0]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[0]" } delay_max: 2164 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[0]" } delay_max: 1622 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[1]" } delay_max: 1633 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[1]" } delay_max: 2304 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[1]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[1]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[1]" } delay_max: 2034 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[1]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "LUT__2417" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[1]" } delay_max: 1676 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[2]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[2]" } delay_max: 2291 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[2]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[2]" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[2]" } delay_max: 2022 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[2]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[2]" } delay_max: 1593 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[3]" } delay_max: 2317 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[3]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[3]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[3]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[3]" } delay_max: 2048 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[3]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[3]" } delay_max: 1676 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[4]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[4]" } delay_max: 2264 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[4]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[4]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[4]" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[4]" } delay_max: 1994 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[4]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[4]" } delay_max: 2273 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[5]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[5]" } delay_max: 2264 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[5]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[5]" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[5]" } delay_max: 1954 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[5]" } delay_max: 1994 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[5]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[5]" } delay_max: 2261 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[6]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[6]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[6]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[6]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[6]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[6]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[6]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[6]" } delay_max: 1378 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[7]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[7]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[7]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[7]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[7]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[7]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[7]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[7]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[0]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[0]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[0]" } delay_max: 1769 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[1]" } delay_max: 2026 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[1]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[1]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[9]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[9]" } delay_max: 2305 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[9]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[9]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[9]" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[9]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[9]" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[9]" } delay_max: 1670 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[2]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[2]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[2]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[2]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[2]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[10]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[10]" } delay_max: 2631 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[10]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[10]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[10]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[10]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[10]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[10]" } delay_max: 1593 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[3]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[3]" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[3]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[3]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RADDR[11]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RADDR[11]" } delay_max: 2635 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RADDR[11]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RADDR[11]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RADDR[11]" } delay_max: 1338 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RADDR[11]" } delay_max: 2366 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RADDR[11]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RADDR[11]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[4]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[4]" } delay_max: 1652 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[4]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[4]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[4]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[4]" } delay_max: 1382 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[4]" } delay_max: 2004 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[4]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[5]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[5]" } delay_max: 1438 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[5]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[5]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[5]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[5]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[5]" } delay_max: 1440 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[5]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[6]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[6]" } delay_max: 2322 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[6]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[6]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[6]" } delay_max: 2008 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[6]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[6]" } delay_max: 1911 delay_min: 0  }
route { driver { cell: "LUT__2447" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[6]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[7]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[7]" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[7]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[7]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[7]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[7]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[7]" } delay_max: 1681 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[7]" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WE" } delay_max: 1452 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WE" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WE" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WE" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WE" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WE" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WE" } delay_max: 1382 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WE" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[9]" } delay_max: 1146 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[9]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[9]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[9]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[9]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[9]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[9]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[9]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RE" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RE" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RE" } delay_max: 1664 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RE" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RE" } delay_max: 1991 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RE" } delay_max: 1995 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[10]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[10]" } delay_max: 1765 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[10]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[10]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[10]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[10]" } delay_max: 2039 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[10]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[10]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "WADDR[11]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "WADDR[11]" } delay_max: 2026 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "WADDR[11]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "WADDR[11]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "WADDR[11]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "WADDR[11]" } delay_max: 1756 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "WADDR[11]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "WADDR[11]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[0]" } sink { cell: "LUT__2450" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[1]" } sink { cell: "LUT__2453" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__2381" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$g1" port: "RDATA[10]" } sink { cell: "LUT__2805" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[0]" } sink { cell: "LUT__2645" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[1]" } sink { cell: "LUT__2649" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__2361" port: "I[1]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__2368" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[10]" } sink { cell: "LUT__2764" port: "I[0]" } delay_max: 1445 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2362" port: "I[0]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2366" port: "I[0]" } delay_max: 2035 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2368" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2371" port: "I[0]" } delay_max: 1641 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2437" port: "I[1]" } delay_max: 1153 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$12" port: "RDATA[11]" } sink { cell: "LUT__2772" port: "I[0]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[0]" } sink { cell: "LUT__2716" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[1]" } sink { cell: "LUT__2720" port: "I[1]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__2357" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[10]" } sink { cell: "LUT__2785" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[11]" } sink { cell: "LUT__2359" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$b12" port: "RDATA[11]" } sink { cell: "LUT__2794" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[0]" } sink { cell: "LUT__2378" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[1]" } sink { cell: "LUT__2712" port: "I[1]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__2355" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__2368" port: "I[2]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[10]" } sink { cell: "LUT__2629" port: "I[1]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__2363" port: "I[0]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__2364" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__2368" port: "I[3]" } delay_max: 1109 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$2" port: "RDATA[11]" } sink { cell: "LUT__2750" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[0]" } sink { cell: "LUT__2724" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[1]" } sink { cell: "LUT__2728" port: "I[2]" } delay_max: 1453 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__2356" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[10]" } sink { cell: "LUT__2806" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__2358" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$c12" port: "RDATA[11]" } sink { cell: "LUT__2813" port: "I[0]" } delay_max: 1113 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[0]" } sink { cell: "LUT__2731" port: "I[1]" } delay_max: 1725 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[1]" } sink { cell: "LUT__2734" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__2373" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__2382" port: "I[0]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__2457" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[10]" } sink { cell: "LUT__2628" port: "I[1]" } delay_max: 1451 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[11]" } sink { cell: "LUT__2382" port: "I[1]" } delay_max: 1397 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$d12" port: "RDATA[11]" } sink { cell: "LUT__2750" port: "I[1]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[0]" } sink { cell: "LUT__2737" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[1]" } sink { cell: "LUT__2740" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__2382" port: "I[2]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__2764" port: "I[1]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[10]" } sink { cell: "LUT__2822" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__2382" port: "I[3]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__2772" port: "I[1]" } delay_max: 1712 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$e12" port: "RDATA[11]" } sink { cell: "LUT__2822" port: "I[2]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[0]" } sink { cell: "LUT__2743" port: "I[1]" } delay_max: 2036 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[1]" } sink { cell: "LUT__2746" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__2381" port: "I[1]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "USB_RAM_Reg_inst/USB_CMDL_RAM/ram__D$f12" port: "RDATA[10]" } sink { cell: "LUT__2784" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2348" port: "O" } sink { cell: "LUT__2351" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2348" port: "O" } sink { cell: "LUT__2623" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2349" port: "O" } sink { cell: "LUT__2351" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2350" port: "O" } sink { cell: "LUT__2351" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "LUT__2352" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "LUT__2624" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "LUT__2353" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "LUT__2376" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "LUT__2380" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "LUT__2457" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2353" port: "O" } sink { cell: "LUT__2354" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2353" port: "O" } sink { cell: "LUT__2377" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2353" port: "O" } sink { cell: "LUT__2645" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2353" port: "O" } sink { cell: "LUT__2649" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2353" port: "O" } sink { cell: "LUT__2720" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2362" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2366" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2369" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2371" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2362" port: "O" } sink { cell: "LUT__2363" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2362" port: "O" } sink { cell: "LUT__2511" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2375" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2449" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2452" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2644" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2648" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2711" port: "I[0]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2714" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2719" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2722" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2726" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2730" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2733" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2736" port: "I[3]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2739" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2742" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2745" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2365" port: "O" } sink { cell: "LUT__2366" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2366" port: "O" } sink { cell: "LUT__2367" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2366" port: "O" } sink { cell: "LUT__2708" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2367" port: "O" } sink { cell: "LUT__2375" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2368" port: "O" } sink { cell: "LUT__2369" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2374" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2449" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2452" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2643" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2647" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2710" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2715" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2718" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2723" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2727" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2730" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2733" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2736" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2739" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2742" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2745" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2370" port: "O" } sink { cell: "LUT__2371" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2372" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2643" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2647" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2709" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2715" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2718" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2723" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2727" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2372" port: "O" } sink { cell: "LUT__2374" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2374" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2378" port: "I[0]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2446" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2450" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2453" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2511" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2645" port: "I[3]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2649" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2710" port: "I[3]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2712" port: "I[0]" } delay_max: 1064 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2716" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2720" port: "I[3]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2724" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2728" port: "I[3]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2731" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2734" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2737" port: "I[2]" } delay_max: 751 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2740" port: "I[2]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2743" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2746" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2374" port: "O" } sink { cell: "LUT__2375" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2392" port: "O" } sink { cell: "LUT__2394" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2392" port: "O" } sink { cell: "LUT__2400" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2393" port: "O" } sink { cell: "LUT__2394" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2393" port: "O" } sink { cell: "LUT__2395" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2396" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2399" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2400" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2398" port: "O" } sink { cell: "LUT__2399" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "LUT__2403" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2402" port: "O" } sink { cell: "LUT__2403" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__2406" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2405" port: "O" } sink { cell: "LUT__2406" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2412" port: "O" } sink { cell: "LUT__2413" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2412" port: "O" } sink { cell: "LUT__2414" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__2415" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "LUT__2417" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2418" port: "O" } sink { cell: "LUT__2419" port: "I[1]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2418" port: "O" } sink { cell: "LUT__2423" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2418" port: "O" } sink { cell: "LUT__2442" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2418" port: "O" } sink { cell: "LUT__2443" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2419" port: "O" } sink { cell: "LUT__2420" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2419" port: "O" } sink { cell: "LUT__2421" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2421" port: "O" } sink { cell: "LUT__2422" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2423" port: "O" } sink { cell: "LUT__2424" port: "I[1]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__2423" port: "O" } sink { cell: "LUT__2428" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2423" port: "O" } sink { cell: "LUT__2445" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "LUT__2425" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "LUT__2426" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2426" port: "O" } sink { cell: "LUT__2427" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2428" port: "O" } sink { cell: "LUT__2429" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2428" port: "O" } sink { cell: "LUT__2446" port: "I[2]" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2430" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2432" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2447" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2448" port: "I[1]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2430" port: "O" } sink { cell: "LUT__2431" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2433" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2438" port: "O" } sink { cell: "LUT__2439" port: "I[0]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "LUT__2440" port: "O" } sink { cell: "LUT__2441" port: "I[0]" } delay_max: 1415 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "LUT__2444" port: "I[0]" } delay_max: 1024 delay_min: 0  }
route { driver { cell: "LUT__2449" port: "O" } sink { cell: "LUT__2450" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2452" port: "O" } sink { cell: "LUT__2453" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2459" port: "O" } sink { cell: "LUT__2462" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2460" port: "O" } sink { cell: "LUT__2462" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2460" port: "O" } sink { cell: "LUT__2505" port: "I[3]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2461" port: "O" } sink { cell: "LUT__2462" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2462" port: "O" } sink { cell: "LUT__2464" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2463" port: "O" } sink { cell: "LUT__2464" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2463" port: "O" } sink { cell: "LUT__2505" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2464" port: "O" } sink { cell: "LUT__2469" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2465" port: "O" } sink { cell: "LUT__2469" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2466" port: "O" } sink { cell: "LUT__2469" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2467" port: "O" } sink { cell: "LUT__2468" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2467" port: "O" } sink { cell: "LUT__2505" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2468" port: "O" } sink { cell: "LUT__2469" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2469" port: "O" } sink { cell: "LUT__2477" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2470" port: "O" } sink { cell: "LUT__2471" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2471" port: "O" } sink { cell: "LUT__2477" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2472" port: "O" } sink { cell: "LUT__2473" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2472" port: "O" } sink { cell: "LUT__2505" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2473" port: "O" } sink { cell: "LUT__2477" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2474" port: "O" } sink { cell: "LUT__2476" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2475" port: "O" } sink { cell: "LUT__2476" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2475" port: "O" } sink { cell: "LUT__2506" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2476" port: "O" } sink { cell: "LUT__2477" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2479" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2478" port: "O" } sink { cell: "LUT__2479" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2479" port: "O" } sink { cell: "LUT__2492" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2479" port: "O" } sink { cell: "LUT__2495" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2480" port: "O" } sink { cell: "LUT__2484" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2481" port: "O" } sink { cell: "LUT__2484" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2482" port: "O" } sink { cell: "LUT__2484" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2483" port: "O" } sink { cell: "LUT__2484" port: "I[3]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2484" port: "O" } sink { cell: "LUT__2485" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2484" port: "O" } sink { cell: "LUT__2493" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2485" port: "O" } sink { cell: "LUT__2491" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2485" port: "O" } sink { cell: "LUT__2498" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2485" port: "O" } sink { cell: "LUT__2499" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2488" port: "I[2]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2583" port: "I[2]" } delay_max: 1438 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2588" port: "I[0]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2590" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2599" port: "I[1]" } delay_max: 1625 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2601" port: "I[0]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2605" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2608" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2611" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "LUT__2614" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2487" port: "O" } sink { cell: "LUT__2488" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2488" port: "O" } sink { cell: "LUT__2491" port: "I[2]" } delay_max: 1037 delay_min: 0  }
route { driver { cell: "LUT__2489" port: "O" } sink { cell: "LUT__2490" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2490" port: "O" } sink { cell: "LUT__2491" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2491" port: "O" } sink { cell: "LUT__2492" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2491" port: "O" } sink { cell: "LUT__2495" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2493" port: "O" } sink { cell: "LUT__2494" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2493" port: "O" } sink { cell: "LUT__2497" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2493" port: "O" } sink { cell: "LUT__2500" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2501" port: "O" } sink { cell: "LUT__2503" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2502" port: "O" } sink { cell: "LUT__2503" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2503" port: "O" } sink { cell: "LUT__2506" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2504" port: "O" } sink { cell: "LUT__2506" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2505" port: "O" } sink { cell: "LUT__2506" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2508" port: "O" } sink { cell: "LUT__2511" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2509" port: "O" } sink { cell: "LUT__2510" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2512" port: "O" } sink { cell: "LUT__2514" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2512" port: "O" } sink { cell: "LUT__2519" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2513" port: "O" } sink { cell: "LUT__2514" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2513" port: "O" } sink { cell: "LUT__2518" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2515" port: "O" } sink { cell: "LUT__2517" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2515" port: "O" } sink { cell: "LUT__2518" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2516" port: "O" } sink { cell: "LUT__2517" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2516" port: "O" } sink { cell: "LUT__2519" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2522" port: "O" } sink { cell: "LUT__2523" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2522" port: "O" } sink { cell: "LUT__2550" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2523" port: "O" } sink { cell: "LUT__2530" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2523" port: "O" } sink { cell: "LUT__2555" port: "I[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2525" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2544" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2548" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2557" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2588" port: "I[1]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2590" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2525" port: "O" } sink { cell: "LUT__2530" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2525" port: "O" } sink { cell: "LUT__2551" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2525" port: "O" } sink { cell: "LUT__2555" port: "I[1]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2528" port: "I[2]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2536" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2545" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2561" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2600" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2527" port: "O" } sink { cell: "LUT__2528" port: "I[3]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2528" port: "O" } sink { cell: "LUT__2530" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2528" port: "O" } sink { cell: "LUT__2555" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2529" port: "O" } sink { cell: "LUT__2530" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2530" port: "O" } sink { cell: "LUT__2547" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2534" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2535" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2536" port: "I[1]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2543" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2545" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2560" port: "I[0]" } delay_max: 1394 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2561" port: "I[1]" } delay_max: 1417 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2565" port: "I[0]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2570" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2592" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2593" port: "I[3]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2595" port: "I[2]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2600" port: "I[1]" } delay_max: 1142 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2534" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2535" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2536" port: "I[2]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2570" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2605" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2608" port: "I[3]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__2533" port: "O" } sink { cell: "LUT__2534" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2533" port: "O" } sink { cell: "LUT__2535" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2533" port: "O" } sink { cell: "LUT__2570" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2534" port: "O" } sink { cell: "LUT__2538" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2534" port: "O" } sink { cell: "LUT__2568" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2534" port: "O" } sink { cell: "LUT__2611" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2535" port: "O" } sink { cell: "LUT__2537" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2535" port: "O" } sink { cell: "LUT__2563" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2536" port: "O" } sink { cell: "LUT__2537" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2536" port: "O" } sink { cell: "LUT__2566" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2536" port: "O" } sink { cell: "LUT__2603" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2536" port: "O" } sink { cell: "LUT__2606" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "LUT__2537" port: "O" } sink { cell: "LUT__2538" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2538" port: "O" } sink { cell: "LUT__2547" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2538" port: "O" } sink { cell: "LUT__2575" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2539" port: "O" } sink { cell: "LUT__2546" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2539" port: "O" } sink { cell: "LUT__2559" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2540" port: "O" } sink { cell: "LUT__2543" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2541" port: "O" } sink { cell: "LUT__2543" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2542" port: "O" } sink { cell: "LUT__2543" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2542" port: "O" } sink { cell: "LUT__2560" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2543" port: "O" } sink { cell: "LUT__2546" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2543" port: "O" } sink { cell: "LUT__2559" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2544" port: "O" } sink { cell: "LUT__2546" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2545" port: "O" } sink { cell: "LUT__2546" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2546" port: "O" } sink { cell: "LUT__2547" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2546" port: "O" } sink { cell: "LUT__2558" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2547" port: "O" } sink { cell: "LUT__2578" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2548" port: "O" } sink { cell: "LUT__2551" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2549" port: "O" } sink { cell: "LUT__2550" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2550" port: "O" } sink { cell: "LUT__2551" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2551" port: "O" } sink { cell: "LUT__2558" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2552" port: "O" } sink { cell: "LUT__2554" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2552" port: "O" } sink { cell: "LUT__2579" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2553" port: "O" } sink { cell: "LUT__2554" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2553" port: "O" } sink { cell: "LUT__2579" port: "I[3]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2554" port: "O" } sink { cell: "LUT__2555" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2555" port: "O" } sink { cell: "LUT__2558" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2556" port: "O" } sink { cell: "LUT__2557" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2556" port: "O" } sink { cell: "LUT__2589" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2557" port: "O" } sink { cell: "LUT__2558" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2558" port: "O" } sink { cell: "LUT__2575" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__2567" port: "I[1]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2560" port: "O" } sink { cell: "LUT__2562" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2560" port: "O" } sink { cell: "LUT__2599" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2561" port: "O" } sink { cell: "LUT__2562" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2562" port: "O" } sink { cell: "LUT__2567" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2563" port: "O" } sink { cell: "LUT__2567" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2563" port: "O" } sink { cell: "LUT__2606" port: "I[3]" } delay_max: 1412 delay_min: 0  }
route { driver { cell: "LUT__2564" port: "O" } sink { cell: "LUT__2565" port: "I[1]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "LUT__2565" port: "O" } sink { cell: "LUT__2566" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2565" port: "O" } sink { cell: "LUT__2602" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2565" port: "O" } sink { cell: "LUT__2604" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2566" port: "O" } sink { cell: "LUT__2567" port: "I[3]" } delay_max: 1069 delay_min: 0  }
route { driver { cell: "LUT__2567" port: "O" } sink { cell: "LUT__2575" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2568" port: "O" } sink { cell: "LUT__2574" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2569" port: "O" } sink { cell: "LUT__2570" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2570" port: "O" } sink { cell: "LUT__2573" port: "I[1]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2570" port: "O" } sink { cell: "LUT__2574" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2570" port: "O" } sink { cell: "LUT__2576" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2571" port: "O" } sink { cell: "LUT__2574" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2571" port: "O" } sink { cell: "LUT__2612" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2572" port: "O" } sink { cell: "LUT__2573" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2572" port: "O" } sink { cell: "LUT__2613" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2572" port: "O" } sink { cell: "LUT__2614" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2573" port: "O" } sink { cell: "LUT__2574" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2574" port: "O" } sink { cell: "LUT__2575" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2574" port: "O" } sink { cell: "LUT__2613" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2578" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2759" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2779" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2800" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2819" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2576" port: "O" } sink { cell: "LUT__2577" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2577" port: "O" } sink { cell: "LUT__2578" port: "I[2]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2577" port: "O" } sink { cell: "LUT__2615" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2577" port: "O" } sink { cell: "LUT__2752" port: "I[1]" } delay_max: 1050 delay_min: 0  }
route { driver { cell: "LUT__2579" port: "O" } sink { cell: "LUT__2587" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2580" port: "O" } sink { cell: "LUT__2581" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2581" port: "O" } sink { cell: "LUT__2587" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2582" port: "O" } sink { cell: "LUT__2583" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2583" port: "O" } sink { cell: "LUT__2587" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2584" port: "O" } sink { cell: "LUT__2586" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2585" port: "O" } sink { cell: "LUT__2586" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2586" port: "O" } sink { cell: "LUT__2587" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2587" port: "O" } sink { cell: "LUT__2598" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2588" port: "O" } sink { cell: "LUT__2589" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2589" port: "O" } sink { cell: "LUT__2598" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2590" port: "O" } sink { cell: "LUT__2594" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2591" port: "O" } sink { cell: "LUT__2592" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2591" port: "O" } sink { cell: "LUT__2593" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2592" port: "O" } sink { cell: "LUT__2594" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2593" port: "O" } sink { cell: "LUT__2594" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2594" port: "O" } sink { cell: "LUT__2598" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2595" port: "O" } sink { cell: "LUT__2597" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2596" port: "O" } sink { cell: "LUT__2597" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2597" port: "O" } sink { cell: "LUT__2598" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2598" port: "O" } sink { cell: "LUT__2607" port: "I[1]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2599" port: "O" } sink { cell: "LUT__2602" port: "I[0]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2600" port: "O" } sink { cell: "LUT__2601" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2600" port: "O" } sink { cell: "LUT__2605" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2600" port: "O" } sink { cell: "LUT__2608" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2601" port: "O" } sink { cell: "LUT__2602" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2601" port: "O" } sink { cell: "LUT__2604" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2602" port: "O" } sink { cell: "LUT__2607" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2603" port: "O" } sink { cell: "LUT__2604" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2604" port: "O" } sink { cell: "LUT__2607" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2605" port: "O" } sink { cell: "LUT__2606" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2606" port: "O" } sink { cell: "LUT__2607" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2607" port: "O" } sink { cell: "LUT__2616" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2608" port: "O" } sink { cell: "LUT__2610" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2609" port: "O" } sink { cell: "LUT__2610" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2610" port: "O" } sink { cell: "LUT__2616" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2611" port: "O" } sink { cell: "LUT__2612" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2612" port: "O" } sink { cell: "LUT__2613" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2613" port: "O" } sink { cell: "LUT__2616" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2614" port: "O" } sink { cell: "LUT__2615" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2615" port: "O" } sink { cell: "LUT__2616" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__2617" port: "O" } sink { cell: "LUT__2620" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2617" port: "O" } sink { cell: "LUT__2632" port: "I[0]" } delay_max: 1722 delay_min: 0  }
route { driver { cell: "LUT__2618" port: "O" } sink { cell: "LUT__2620" port: "I[1]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2618" port: "O" } sink { cell: "LUT__2632" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2619" port: "O" } sink { cell: "LUT__2620" port: "I[2]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2619" port: "O" } sink { cell: "LUT__2632" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2621" port: "O" } sink { cell: "LUT__2623" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2622" port: "O" } sink { cell: "LUT__2623" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2624" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2625" port: "I[1]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2627" port: "I[0]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2783" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2804" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2628" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2629" port: "I[0]" } delay_max: 1734 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2750" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2764" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2772" port: "I[2]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2784" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2785" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2794" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2805" port: "I[0]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2806" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2813" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2626" port: "I[0]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2749" port: "I[3]" } delay_max: 1125 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2765" port: "I[3]" } delay_max: 1448 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2773" port: "I[3]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2782" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2793" port: "I[3]" } delay_max: 1313 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2803" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2814" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2626" port: "O" } sink { cell: "LUT__2629" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2627" port: "O" } sink { cell: "LUT__2628" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2628" port: "O" } sink { cell: "LUT__2629" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2629" port: "O" } sink { cell: "LUT__2630" port: "I[2]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "LUT__2631" port: "O" } sink { cell: "LUT__2632" port: "I[3]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2631" port: "O" } sink { cell: "LUT__2634" port: "I[0]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2631" port: "O" } sink { cell: "LUT__2706" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2631" port: "O" } sink { cell: "LUT__2810" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2633" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2636" port: "I[1]" } delay_max: 1714 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2640" port: "I[3]" } delay_max: 1311 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2752" port: "I[0]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2753" port: "I[2]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2754" port: "I[1]" } delay_max: 1098 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2756" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2761" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2775" port: "I[2]" } delay_max: 1735 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2788" port: "I[1]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2791" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2796" port: "I[2]" } delay_max: 1408 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2637" port: "I[2]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2757" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2770" port: "I[3]" } delay_max: 994 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2777" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2789" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2798" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2817" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2635" port: "O" } sink { cell: "LUT__2636" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2636" port: "O" } sink { cell: "LUT__2637" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2638" port: "O" } sink { cell: "LUT__2640" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2638" port: "O" } sink { cell: "LUT__2791" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2638" port: "O" } sink { cell: "LUT__2809" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2639" port: "O" } sink { cell: "LUT__2640" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2643" port: "O" } sink { cell: "LUT__2644" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2644" port: "O" } sink { cell: "LUT__2645" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2647" port: "O" } sink { cell: "LUT__2648" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2648" port: "O" } sink { cell: "LUT__2649" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2651" port: "O" } sink { cell: "LUT__2653" port: "I[2]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2651" port: "O" } sink { cell: "LUT__2665" port: "I[0]" } delay_max: 1411 delay_min: 0  }
route { driver { cell: "LUT__2651" port: "O" } sink { cell: "LUT__2682" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2653" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2665" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2677" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2679" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2680" port: "I[2]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2682" port: "I[3]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2653" port: "O" } sink { cell: "LUT__2654" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2653" port: "O" } sink { cell: "LUT__2664" port: "I[1]" } delay_max: 1137 delay_min: 0  }
route { driver { cell: "LUT__2653" port: "O" } sink { cell: "LUT__2683" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2654" port: "O" } sink { cell: "LUT__2655" port: "I[2]" } delay_max: 1469 delay_min: 0  }
route { driver { cell: "LUT__2654" port: "O" } sink { cell: "LUT__2656" port: "I[2]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2654" port: "O" } sink { cell: "LUT__2661" port: "I[2]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2654" port: "O" } sink { cell: "LUT__2687" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2655" port: "O" } sink { cell: "LUT__2663" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2656" port: "O" } sink { cell: "LUT__2658" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2656" port: "O" } sink { cell: "LUT__2662" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2656" port: "O" } sink { cell: "LUT__2689" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2656" port: "O" } sink { cell: "LUT__2690" port: "I[1]" } delay_max: 1416 delay_min: 0  }
route { driver { cell: "LUT__2657" port: "O" } sink { cell: "LUT__2658" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2657" port: "O" } sink { cell: "LUT__2662" port: "I[0]" } delay_max: 1401 delay_min: 0  }
route { driver { cell: "LUT__2658" port: "O" } sink { cell: "LUT__2663" port: "I[2]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2659" port: "O" } sink { cell: "LUT__2660" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2660" port: "O" } sink { cell: "LUT__2662" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2662" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__2663" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2664" port: "O" } sink { cell: "LUT__2688" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2665" port: "O" } sink { cell: "LUT__2667" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2666" port: "O" } sink { cell: "LUT__2667" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2667" port: "O" } sink { cell: "LUT__2684" port: "I[1]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2667" port: "O" } sink { cell: "LUT__2685" port: "I[1]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__2668" port: "O" } sink { cell: "LUT__2675" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2669" port: "O" } sink { cell: "LUT__2673" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2670" port: "O" } sink { cell: "LUT__2673" port: "I[1]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__2673" port: "I[2]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2672" port: "O" } sink { cell: "LUT__2673" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2673" port: "O" } sink { cell: "LUT__2675" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2674" port: "O" } sink { cell: "LUT__2675" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2675" port: "O" } sink { cell: "LUT__2678" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2676" port: "O" } sink { cell: "LUT__2678" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2677" port: "O" } sink { cell: "LUT__2678" port: "I[3]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2678" port: "O" } sink { cell: "LUT__2685" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2679" port: "O" } sink { cell: "LUT__2681" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2679" port: "O" } sink { cell: "LUT__2684" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2680" port: "O" } sink { cell: "LUT__2681" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2681" port: "O" } sink { cell: "LUT__2685" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2682" port: "O" } sink { cell: "LUT__2683" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2683" port: "O" } sink { cell: "LUT__2684" port: "I[3]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2684" port: "O" } sink { cell: "LUT__2685" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2685" port: "O" } sink { cell: "LUT__2688" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2686" port: "O" } sink { cell: "LUT__2687" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2687" port: "O" } sink { cell: "LUT__2688" port: "I[3]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2689" port: "O" } sink { cell: "LUT__2691" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__2691" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2692" port: "O" } sink { cell: "LUT__2693" port: "I[3]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2693" port: "O" } sink { cell: "LUT__2697" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2694" port: "O" } sink { cell: "LUT__2695" port: "I[3]" } delay_max: 1685 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "LUT__2697" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__2697" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2705" port: "O" } sink { cell: "LUT__2706" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2705" port: "O" } sink { cell: "LUT__2761" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2705" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i3" port: "I[0]" } delay_max: 1396 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "LUT__2767" port: "I[3]" } delay_max: 1405 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_181/i5" port: "I[0]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "LUT__2707" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_52/i3" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2708" port: "O" } sink { cell: "LUT__2711" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "LUT__2710" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2710" port: "O" } sink { cell: "LUT__2711" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2714" port: "O" } sink { cell: "LUT__2716" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2715" port: "O" } sink { cell: "LUT__2716" port: "I[1]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2718" port: "O" } sink { cell: "LUT__2719" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2719" port: "O" } sink { cell: "LUT__2720" port: "I[2]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2722" port: "O" } sink { cell: "LUT__2724" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2723" port: "O" } sink { cell: "LUT__2724" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2726" port: "O" } sink { cell: "LUT__2728" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2727" port: "O" } sink { cell: "LUT__2728" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2730" port: "O" } sink { cell: "LUT__2731" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2733" port: "O" } sink { cell: "LUT__2734" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2736" port: "O" } sink { cell: "LUT__2737" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2739" port: "O" } sink { cell: "LUT__2740" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__2743" port: "I[0]" } delay_max: 481 delay_min: 0  }
route { driver { cell: "LUT__2745" port: "O" } sink { cell: "LUT__2746" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2748" port: "O" } sink { cell: "AUX_ADD_CI__USB_RAM_Reg_inst/add_22/i3" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2749" port: "O" } sink { cell: "LUT__2751" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2750" port: "O" } sink { cell: "LUT__2751" port: "I[1]" } delay_max: 1058 delay_min: 0  }
route { driver { cell: "LUT__2752" port: "O" } sink { cell: "LUT__2759" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2752" port: "O" } sink { cell: "LUT__2779" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2752" port: "O" } sink { cell: "LUT__2800" port: "I[0]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2752" port: "O" } sink { cell: "LUT__2819" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__2759" port: "I[2]" } delay_max: 1399 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2758" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2778" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2799" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2818" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2755" port: "O" } sink { cell: "LUT__2757" port: "I[1]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2756" port: "O" } sink { cell: "LUT__2757" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2756" port: "O" } sink { cell: "LUT__2777" port: "I[1]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2756" port: "O" } sink { cell: "LUT__2798" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2756" port: "O" } sink { cell: "LUT__2817" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "LUT__2758" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "LUT__2762" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2758" port: "O" } sink { cell: "LUT__2759" port: "I[3]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2762" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2780" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2801" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2809" port: "I[1]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2820" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "LUT__2762" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "LUT__2780" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "LUT__2801" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "LUT__2820" port: "I[2]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2764" port: "O" } sink { cell: "LUT__2766" port: "I[1]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2765" port: "O" } sink { cell: "LUT__2766" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__2767" port: "O" } sink { cell: "LUT__2769" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2768" port: "O" } sink { cell: "LUT__2769" port: "I[0]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2769" port: "O" } sink { cell: "LUT__2770" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2772" port: "O" } sink { cell: "LUT__2774" port: "I[0]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2773" port: "O" } sink { cell: "LUT__2774" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__2775" port: "O" } sink { cell: "LUT__2779" port: "I[2]" } delay_max: 1129 delay_min: 0  }
route { driver { cell: "LUT__2776" port: "O" } sink { cell: "LUT__2777" port: "I[0]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2777" port: "O" } sink { cell: "LUT__2778" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2777" port: "O" } sink { cell: "LUT__2780" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2778" port: "O" } sink { cell: "LUT__2779" port: "I[3]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2782" port: "O" } sink { cell: "LUT__2785" port: "I[2]" } delay_max: 755 delay_min: 0  }
route { driver { cell: "LUT__2783" port: "O" } sink { cell: "LUT__2784" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "LUT__2785" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2785" port: "O" } sink { cell: "LUT__2786" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2787" port: "O" } sink { cell: "LUT__2788" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2788" port: "O" } sink { cell: "LUT__2789" port: "I[3]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2790" port: "O" } sink { cell: "LUT__2791" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2793" port: "O" } sink { cell: "LUT__2795" port: "I[0]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "LUT__2794" port: "O" } sink { cell: "LUT__2795" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2796" port: "O" } sink { cell: "LUT__2800" port: "I[2]" } delay_max: 839 delay_min: 0  }
route { driver { cell: "LUT__2797" port: "O" } sink { cell: "LUT__2798" port: "I[0]" } delay_max: 1054 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__2799" port: "I[1]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__2801" port: "I[3]" } delay_max: 438 delay_min: 0  }
route { driver { cell: "LUT__2799" port: "O" } sink { cell: "LUT__2800" port: "I[3]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2803" port: "O" } sink { cell: "LUT__2806" port: "I[2]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2804" port: "O" } sink { cell: "LUT__2805" port: "I[2]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2805" port: "O" } sink { cell: "LUT__2806" port: "I[3]" } delay_max: 525 delay_min: 0  }
route { driver { cell: "LUT__2806" port: "O" } sink { cell: "LUT__2807" port: "I[2]" } delay_max: 759 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "LUT__2809" port: "I[0]" } delay_max: 1404 delay_min: 0  }
route { driver { cell: "LUT__2809" port: "O" } sink { cell: "LUT__2810" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2813" port: "O" } sink { cell: "LUT__2815" port: "I[0]" } delay_max: 1006 delay_min: 0  }
route { driver { cell: "LUT__2814" port: "O" } sink { cell: "LUT__2815" port: "I[1]" } delay_max: 485 delay_min: 0  }
route { driver { cell: "LUT__2816" port: "O" } sink { cell: "LUT__2817" port: "I[0]" } delay_max: 437 delay_min: 0  }
route { driver { cell: "LUT__2817" port: "O" } sink { cell: "LUT__2819" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2817" port: "O" } sink { cell: "LUT__2820" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2818" port: "O" } sink { cell: "LUT__2819" port: "I[3]" } delay_max: 485 delay_min: 0  }
