(footprint "DO-214AC_SMA" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 15d62870-a502-46c1-8bb6-da6169984b96)
  )
  (fp_text value "DO-214AC_SMA" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 6af8ee99-b8a9-410c-9444-b163428f6898)
  )
  (fp_poly (pts
      (xy -3.35 -0.95)
      (xy -2.55 -0.95)
      (xy -2.55 -1.71)
      (xy 2.55 -1.71)
      (xy 2.55 -0.95)
      (xy 3.35 -0.95)
      (xy 3.35 0.95)
      (xy 2.55 0.95)
      (xy 2.55 1.71)
      (xy -2.55 1.71)
      (xy -2.55 0.95)
      (xy -3.35 0.95)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp ba5bad56-bf6c-4fcb-9fa2-86dacfcc4e59))
  (fp_text reference ">NAME" (at -0.3 -2.7 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp aedb9624-c703-46f5-9d9b-1b0fdf79f299)
  )
  (fp_text value ">VALUE" (at -0.3 -1.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp f04f7ab4-eb0f-4b48-b512-4ee7ac6b8983)
  )
  (fp_line (start 2.3 -1.46) (end 2.3 -1.05) (layer "F.SilkS") (width 0.127) (tstamp 7762f412-4b63-421a-96d8-7b027895f289))
  (fp_line (start -2.3 -1.46) (end -2.3 -1.05) (layer "F.SilkS") (width 0.127) (tstamp 8f5ae56d-13e9-4803-b2c2-909f3d7c7c74))
  (fp_line (start -2.3 1.05) (end -2.3 1.46) (layer "F.SilkS") (width 0.127) (tstamp cb1bc8cf-f199-4a4b-a4ad-bf22f3c1c649))
  (fp_line (start 2.3 1.46) (end 2.3 1.05) (layer "F.SilkS") (width 0.127) (tstamp ba210960-ce17-40f6-9de9-3dc35baacc46))
  (fp_line (start -0.4 -1.36) (end -0.4 1.36) (layer "F.SilkS") (width 0.254) (tstamp 434fe70b-95d2-4bfe-b65d-075d941c94d9))
  (fp_line (start -2.3 -1.46) (end 2.3 -1.46) (layer "F.SilkS") (width 0.127) (tstamp 2a9ed2ca-5951-4e4f-9b6a-93a00ed955f2))
  (fp_line (start -2.3 1.46) (end 2.3 1.46) (layer "F.SilkS") (width 0.127) (tstamp 35022801-7ef2-4622-8b3a-f6d329f4eecf))
  (pad "CATHODE" smd rect (at -2 0) (size 2.5 1.7) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 63b3967f-dd09-43a0-be21-abea88d8d264))
  (pad "ANODE" smd rect (at 2 0) (size 2.5 1.7) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 9e9a76aa-ba5b-4816-87e3-2789bbc9f899))
)
