//===-- X86InstructionInfo.def - X86 Instruction Information ----*- C++ -*-===//
//
// This file describes all of the instructions that the X86 backend uses.  It
// relys on an external 'I' macro being defined that takes the arguments
// specified below, and is used to make all of the information relevant to an
// instruction be in one place.
//
// Note that X86 Instructions always have the destination register listed as
// operand 0, unless it does not produce a value (in which case the TSFlags will
// include X86II::Void).
//
//===----------------------------------------------------------------------===//

// NOTE: No include guards desired

#ifndef I
#errror "Must define I macro before including X86/X86InstructionInfo.def!"
#endif

// Macro to handle the implicit register uses lists...
#ifndef IMPREGSLIST
#define IMPREGSLIST(NAME, ...)
#endif

// Implicit register usage info: O_ is for one register, T_ is for two registers
// NoIR means the instruction does not use implicit registers, in this form.
#define NoIR 0
IMPREGSLIST(O_AL , X86::AL , 0)
IMPREGSLIST(O_AH , X86::AH , 0)
IMPREGSLIST(O_CL , X86::CL , 0)
IMPREGSLIST(O_AX , X86::AX , 0)
IMPREGSLIST(O_DX , X86::DX , 0)
IMPREGSLIST(O_EAX, X86::EAX, 0)
IMPREGSLIST(O_EDX, X86::EDX, 0)
IMPREGSLIST(O_EBP, X86::EBP, 0)
IMPREGSLIST(T_AXDX  , X86::AX , X86::DX , 0)
IMPREGSLIST(T_EAXEDX, X86::EAX, X86::EDX, 0)
IMPREGSLIST(C_CLOBBER, X86::EAX, X86::ECX, X86::EDX, 0)  // Callee clobber regs
#undef IMPREGSLIST


// Arguments to be passed into the I macro
//  #1: Enum name - This ends up being the opcode symbol in the X86 namespace
//  #2: Opcode name, as used by the gnu assembler
//  #3: The base opcode for the instruction
//  #4: Instruction Flags - This should be a field or'd together that contains
//      constants from the MachineInstrInfo.h file.
//  #5: Target Specific Flags - Another bitfield containing X86 specific flags
//      that we are interested in for each instruction.  These should be flags
//      defined in X86InstrInfo.h in the X86II namespace.
//  #6: Name of the implicit register uses list
//  #7: Name of the implicit register definitions list
//

// The first instruction must always be the PHI instruction:
I(PHI         , "phi",      0,             0, X86II::Pseudo              , NoIR, NoIR)

// The second instruction must always be the noop instruction:
I(NOOP        , "nop",   0x90,             0, X86II::RawFrm | X86II::Void, NoIR, NoIR)             // nop

// This "instruction" is really an annotation which indicates that a specified
// amount of stack space is needed for an outgoing function call.  This
// instruction is found before any of the stores to the argument slots, which
// use direct ESP references.  If the frame pointer is eliminated, this
// instruction turns into a noop, but if the frame pointer is retained, this
// turns into a 'sub ESP, <amount>'.
//
I(ADJCALLSTACKDOWN, "adjcallstackdown", 0, 0, X86II::Pseudo,               NoIR, NoIR)            

// This instruction is used to mark readjustment of the stack after a function
// call.  If the frame pointer is retained, this becomes a 'add ESP, <amount>'
// instruction after the call.
I(ADJCALLSTACKUP  , "adjcallstackup"  , 0, 0, X86II::Pseudo,               NoIR, NoIR)            

// Flow control instructions
I(RET         , "ret",   0xC3,    M_RET_FLAG, X86II::RawFrm | X86II::Void, NoIR, NoIR)             // ret
I(JMP         , "jmp",   0xE9, M_BRANCH_FLAG, X86II::RawFrm | X86II::Void, NoIR, NoIR)             // jmp foo
I(JNE         , "jne",   0x85, M_BRANCH_FLAG, X86II::RawFrm | X86II::TB | X86II::Void, NoIR, NoIR) // jne foo
I(JE          , "je",    0x84, M_BRANCH_FLAG, X86II::RawFrm | X86II::TB | X86II::Void, NoIR, NoIR) // je foo
I(CALLpcrel32 , "call",  0xE8,   M_CALL_FLAG, X86II::Void | X86II::RawFrm, NoIR, C_CLOBBER)        // call pc+42
I(CALLr32     , "call",  0xFF,   M_CALL_FLAG, X86II::Void | X86II::MRMS2r | X86II::Arg32,
                                              NoIR, C_CLOBBER)                                     // call [r32]
I(CALLm32     , "call",  0xFF,   M_CALL_FLAG, X86II::Void | X86II::MRMS2m | X86II::Arg32,
                                              NoIR, C_CLOBBER)                                     // call [m32]

// Misc instructions
I(LEAVE       , "leave", 0xC9,             0, X86II::RawFrm                                 , O_EBP, O_EBP)  // leave
I(BSWAPr32    , "bswap", 0xC8, M_2_ADDR_FLAG, X86II::AddRegFrm  | X86II::Arg32 | X86II::TB    , NoIR, NoIR)  // R32 = bswap R32
I(XCHGrr8     , "xchg" , 0x86,             0, X86II::MRMDestReg | X86II::Arg8                 , NoIR, NoIR)  // xchg(R8, R8)
I(XCHGrr16    , "xchg" , 0x87,             0, X86II::MRMDestReg | X86II::Arg16 | X86II::OpSize, NoIR, NoIR)  // xchg(R16, R16)
I(XCHGrr32    , "xchg" , 0x87,             0, X86II::MRMDestReg | X86II::Arg32                , NoIR, NoIR)  // xchg(R32, R32)
I(LEAr16      , "lea"  , 0x8D,             0, X86II::MRMSrcMem  | X86II::Arg16 | X86II::OpSize, NoIR, NoIR)  // R16 = lea [mem]
I(LEAr32      , "lea"  , 0x8D,             0, X86II::MRMSrcMem  | X86II::Arg32                , NoIR, NoIR)  // R32 = lea [mem]


// Move instructions
I(MOVrr8      , "mov",  0x88,             0, X86II::MRMDestReg, NoIR, NoIR)                 // R8  = R8
I(MOVrr16     , "mov",  0x89,             0, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 = R16
I(MOVrr32     , "mov",  0x89,             0, X86II::MRMDestReg, NoIR, NoIR)                 // R32 = R32
I(MOVir8      , "mov",  0xB0,             0, X86II::AddRegFrm | X86II::Arg8, NoIR, NoIR)                  // R8  = imm8
I(MOVir16     , "mov",  0xB8,             0, X86II::AddRegFrm | X86II::Arg16 | X86II::OpSize, NoIR, NoIR) // R16 = imm16
I(MOVir32     , "mov",  0xB8,             0, X86II::AddRegFrm | X86II::Arg32, NoIR, NoIR)                 // R32 = imm32
I(MOVmr8      , "mov",  0x8A,             0, X86II::MRMSrcMem | X86II::Arg8, NoIR, NoIR) // R8  = [mem]
I(MOVmr16     , "mov",  0x8B,             0, X86II::MRMSrcMem | X86II::OpSize |
                                             X86II::Arg16, NoIR, NoIR)                   // R16 = [mem]
I(MOVmr32     , "mov",  0x8B,             0, X86II::MRMSrcMem | X86II::Arg32, NoIR, NoIR)// R32 = [mem]
I(MOVrm8      , "mov",  0x88,             0, X86II::MRMDestMem | X86II::Void |
                                             X86II::Arg8, NoIR, NoIR)                    // [mem] = R8
I(MOVrm16     , "mov",  0x89,             0, X86II::MRMDestMem | X86II::Void |
                                             X86II::OpSize | X86II::Arg16, NoIR, NoIR)   // [mem] = R16
I(MOVrm32     , "mov",  0x89,             0, X86II::MRMDestMem | X86II::Void |
                                             X86II::Arg32, NoIR, NoIR)                   // [mem] = R32

  //I(PUSHr32     , "pushl", 0x50,             0, X86II::AddRegFrm | X86II::Void, NoIR, NoIR)    
  //I(POPr32      , "popl",  0x58,             0, X86II::AddRegFrm, NoIR, NoIR)

// Arithmetic instructions
I(ADDrr8      , "add",  0x00, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R8  += R8
I(ADDrr16     , "add",  0x01, M_2_ADDR_FLAG, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 += R16
I(ADDrr32     , "add",  0x01, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R32 += R32
I(ADDri32     , "add",  0x81, M_2_ADDR_FLAG, X86II::MRMS0r | X86II::Arg32, NoIR, NoIR)      // R32 += imm32
I(SUBrr8      , "sub",  0x28, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R8  -= R8
I(SUBrr16     , "sub",  0x29, M_2_ADDR_FLAG, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 -= R16
I(SUBrr32     , "sub",  0x29, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R32 -= R32
I(SUBri32     , "sub",  0x81, M_2_ADDR_FLAG, X86II::MRMS5r | X86II::Arg32, NoIR, NoIR)      // R32 -= imm32
I(MULrr8      , "mul",  0xF6,             0, X86II::MRMS4r | X86II::Void, O_AL, O_AX)       // AX   = AL*R8
I(MULrr16     , "mul",  0xF7,             0, X86II::MRMS4r | X86II::Void |                  // DX:AX= AX*R16
                                              X86II::OpSize, O_AX, T_AXDX)
I(MULrr32     , "mul",  0xF7,             0, X86II::MRMS4r | X86II::Void, O_EAX, T_EAXEDX)  // ED:EA= EA*R32

// unsigned division/remainder
I(DIVrr8      , "div",  0xF6,             0, X86II::MRMS6r | X86II::Void, O_AX, O_AX)       // AX/r8= AL&AH
I(DIVrr16     , "div",  0xF7,             0, X86II::MRMS6r | X86II::Void |                  // ED:EA/r16=AX&DX
                                              X86II::OpSize, T_AXDX, T_AXDX)
I(DIVrr32     , "div",  0xF7,             0, X86II::MRMS6r | X86II::Void, T_EAXEDX,
                                                                           T_EAXEDX)         // ED:EA/r32=EA&ED

// signed division/remainder
I(IDIVrr8     , "idiv", 0xF6,             0, X86II::MRMS7r | X86II::Void, O_AX, O_AX)       // AX/r8= AL&AH
I(IDIVrr16    , "idiv", 0xF7,             0, X86II::MRMS7r | X86II::Void |                  // DA/r16=AX&DX
                                              X86II::OpSize, T_AXDX, T_AXDX)
I(IDIVrr32    , "idiv", 0xF7,             0, X86II::MRMS7r | X86II::Void, T_EAXEDX,
                                                                           T_EAXEDX)         // DA/r32=EAX&DX

// Logical operators
I(ANDrr8      , "and",   0x20, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R8  &= R8
I(ANDrr16     , "and",   0x21, M_2_ADDR_FLAG, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 &= R16
I(ANDrr32     , "and",   0x21, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R32 &= R32
I(ANDri32     , "and",   0x81, M_2_ADDR_FLAG, X86II::MRMS4r     | X86II::Arg32, NoIR, NoIR)  // R32 &= imm32
I(ORrr8       , "or",    0x08, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R8  |= R8
I(ORrr16      , "or",    0x09, M_2_ADDR_FLAG, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 |= R16
I(ORrr32      , "or",    0x09, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R32 |= R32
I(XORrr8      , "xor",   0x30, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R8  ^= R8
I(XORrr16     , "xor",   0x31, M_2_ADDR_FLAG, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // R16 ^= R16
I(XORrr32     , "xor",   0x31, M_2_ADDR_FLAG, X86II::MRMDestReg, NoIR, NoIR)                 // R32 ^= R32

// Shift instructions
I(SHLrr8      , "shlb",  0xD2, M_2_ADDR_FLAG, X86II::MRMS4r, O_CL, NoIR)                     // R8   <<= cl
I(SHLrr16     , "shlw",  0xD3, M_2_ADDR_FLAG, X86II::MRMS4r | X86II::OpSize, O_CL, NoIR)     // R16  <<= cl
I(SHLrr32     , "shll",  0xD3, M_2_ADDR_FLAG, X86II::MRMS4r, O_CL, NoIR)                     // R32  <<= cl
I(SHLir8      , "shlb",  0xC0, M_2_ADDR_FLAG, X86II::MRMS4r | X86II::Arg8, NoIR, NoIR)                     // R8   <<= imm8
I(SHLir16     , "shlw",  0xC1, M_2_ADDR_FLAG, X86II::MRMS4r | X86II::Arg8 | X86II::OpSize, NoIR, NoIR)     // R16  <<= imm8
I(SHLir32     , "shll",  0xC1, M_2_ADDR_FLAG, X86II::MRMS4r | X86II::Arg8, NoIR, NoIR)                     // R32  <<= imm8
I(SHRrr8      , "shrb",  0xD2, M_2_ADDR_FLAG, X86II::MRMS5r, O_CL, NoIR)                     // R8  >>>= cl
I(SHRrr16     , "shrw",  0xD3, M_2_ADDR_FLAG, X86II::MRMS5r | X86II::OpSize, O_CL, NoIR)     // R16 >>>= cl
I(SHRrr32     , "shrl",  0xD3, M_2_ADDR_FLAG, X86II::MRMS5r, O_CL, NoIR)                     // R32 >>>= cl
I(SHRir8      , "shrb",  0xC0, M_2_ADDR_FLAG, X86II::MRMS5r | X86II::Arg8, NoIR, NoIR)                     // R8  >>>= imm8
I(SHRir16     , "shrw",  0xC1, M_2_ADDR_FLAG, X86II::MRMS5r | X86II::Arg8 | X86II::OpSize, NoIR, NoIR)     // R16 >>>= imm8
I(SHRir32     , "shrl",  0xC1, M_2_ADDR_FLAG, X86II::MRMS5r | X86II::Arg8, NoIR, NoIR)                     // R32 >>>= imm8
I(SARrr8      , "sarb",  0xD2, M_2_ADDR_FLAG, X86II::MRMS7r, O_CL, NoIR)                     // R8   >>= cl
I(SARrr16     , "sarw",  0xD3, M_2_ADDR_FLAG, X86II::MRMS7r | X86II::OpSize, O_CL, NoIR)     // R16  >>= cl
I(SARrr32     , "sarl",  0xD3, M_2_ADDR_FLAG, X86II::MRMS7r, O_CL, NoIR)                     // R32  >>= cl
I(SARir8      , "sarb",  0xC0, M_2_ADDR_FLAG, X86II::MRMS7r | X86II::Arg8, NoIR, NoIR)                     // R8   >>= imm8
I(SARir16     , "sarw",  0xC1, M_2_ADDR_FLAG, X86II::MRMS7r | X86II::Arg8 | X86II::OpSize, NoIR, NoIR)     // R16  >>= imm8
I(SARir32     , "sarl",  0xC1, M_2_ADDR_FLAG, X86II::MRMS7r | X86II::Arg8, NoIR, NoIR)                     // R32  >>= imm8

// Condition code ops, incl. set if equal/not equal/...
I(SAHF        , "sahf",  0x9E,             0, X86II::RawFrm, O_AH, NoIR)                     // flags = AH
I(SETBr       , "setb",  0x92,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = < unsign
I(SETAEr      , "setae", 0x93,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = >=unsign
I(SETEr       , "sete",  0x94,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = ==
I(SETNEr      , "setne", 0x95,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = !=
I(SETBEr      , "setbe", 0x96,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = <=unsign
I(SETAr       , "seta",  0x97,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = > unsign
I(SETLr       , "setl",  0x9C,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = < signed
I(SETGEr      , "setge", 0x9D,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = >=signed
I(SETLEr      , "setle", 0x9E,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = <=signed
I(SETGr       , "setg",  0x9F,             0, X86II::TB | X86II::MRMS0r, NoIR, NoIR)         // R8 = > signed

// Integer comparisons
I(CMPrr8      , "cmpb",  0x38,             0, X86II::MRMDestReg, NoIR, NoIR)                 // compare R8,R8
I(CMPrr16     , "cmpw",  0x39,             0, X86II::MRMDestReg | X86II::OpSize, NoIR, NoIR) // compare R16,R16
I(CMPrr32     , "cmpl",  0x39,             0, X86II::MRMDestReg, NoIR, NoIR)                 // compare R32,R32
I(CMPri8      , "cmp",   0x80,             0, X86II::MRMS7r | X86II::Arg8, NoIR, NoIR)       // compare R8, imm8

// Sign extenders (first 3 are good for DIV/IDIV; the others are more general)
I(CBW         , "cbw",   0x98,             0, X86II::RawFrm | X86II::OpSize, O_AL, O_AH)     // AX = signext(AL)
I(CWD         , "cwd",   0x99,             0, X86II::RawFrm, O_AX, O_DX)                     // DX:AX = signext(AX)
I(CDQ         , "cdq",   0x99,             0, X86II::RawFrm, O_EAX, O_EDX)                   // EDX:EAX = signext(EAX)
I(MOVSXr16r8  , "movsx", 0xBE,             0, X86II::MRMSrcReg | X86II::TB |                 // R16 = signext(R8)
                                              X86II::OpSize, NoIR, NoIR)
I(MOVSXr32r8  , "movsx", 0xBE,             0, X86II::MRMSrcReg | X86II::TB, NoIR, NoIR)      // R32 = signext(R8)
I(MOVSXr32r16 , "movsx", 0xBF,             0, X86II::MRMSrcReg | X86II::TB, NoIR, NoIR)      // R32 = signext(R16)
I(MOVZXr16r8  , "movzx", 0xB6,             0, X86II::MRMSrcReg | X86II::TB |                 // R16 = zeroext(R8)
                                              X86II::OpSize, NoIR, NoIR)
I(MOVZXr32r8  , "movzx", 0xB6,             0, X86II::MRMSrcReg | X86II::TB, NoIR, NoIR)      // R32 = zeroext(R8)
I(MOVZXr32r16 , "movzx", 0xB7,             0, X86II::MRMSrcReg | X86II::TB, NoIR, NoIR)      // R32 = zeroext(R16)


//===----------------------------------------------------------------------===//
// Floating point support
//===----------------------------------------------------------------------===//

// FIXME: These need to indicate mod/ref sets for FP regs... & FP 'TOP'
// FIXME: Remove Pseudo encodings from some insts

// Floating point loads & stores...            PREFIX      ARGTYPE         ENCODING       REF   MOD
I(FLDr32      , "flds" , 0xD9,              0,             X86II::ArgF32 | X86II::Pseudo, NoIR, NoIR)   // load float     MRMS0m
I(FLDr64      , "fldl" , 0xDD,              0,             X86II::ArgF64 | X86II::Pseudo, NoIR, NoIR)   // load double    MRMS0m
I(FLDr80      , "fldx" , 0xDB,              0,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // store extended MRMS5m
I(FSTr32      , "fsts" , 0xD9,              0,             X86II::ArgF32 | X86II::Pseudo, NoIR, NoIR)   // store float    MRMS2m
I(FSTr64      , "fstl" , 0xDD,              0,             X86II::ArgF64 | X86II::Pseudo, NoIR, NoIR)   // store double   MRMS2m
I(FSTPr80     , "fstpx", 0xDB,              0,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // store extended MRMS7m


// Floating point constant loads...
I(FLD0        , "fld0" , 0xEE,              0, X86II::D9 | X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // load +0.0    RawFrm
I(FLD1        , "fld1" , 0xE8,              0, X86II::D9 | X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // load +1.0    RawFrm

// Floating point pseudo instructions...
I(FpMOV       , "FMOV" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = fmov f2
I(FpADD       , "FADD" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = fadd f2, f3
I(FpSUB       , "FSUB" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = fsub f2, f3
I(FpMUL       , "FMUL" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = fmul f2, f3
I(FpDIV       , "FDIV" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = fdiv f2, f3
I(FpREM       , "FREM" ,    0,  M_PSEUDO_FLAG,             X86II::ArgF80 | X86II::Pseudo, NoIR, NoIR)   // f1 = frem f2, f3


// Floating point compares
//I(FUCOMPP     , "fucompp", 0xDA,           0, X86II::Void, NoIR, NoIR)                       // compare+pop2x

// Floating point flag ops
//I(FNSTSWr8    , "fnstsw", 0xDF,            0, X86II::Void, NoIR, O_AX)                       // AX = fp flags



// At this point, I is dead, so undefine the macro
#undef I
#undef NoIR

