$date
	Wed Oct 23 21:38:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mod10_counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
1"
#10
b1 !
b1 $
0"
1#
#15
1"
#20
b10 !
b10 $
0"
#25
1"
#30
b11 !
b11 $
0"
#35
1"
#40
b100 !
b100 $
0"
#45
1"
#50
b101 !
b101 $
0"
#55
1"
#60
b110 !
b110 $
0"
#65
1"
#70
b111 !
b111 $
0"
#75
1"
#80
b1000 !
b1000 $
0"
#85
1"
#90
b1001 !
b1001 $
0"
#95
1"
#100
b0 !
b0 $
0"
#105
1"
#110
b1 !
b1 $
0"
#115
1"
#120
b10 !
b10 $
0"
#125
1"
#130
b11 !
b11 $
0"
#135
1"
#140
b100 !
b100 $
0"
#145
1"
#150
b101 !
b101 $
0"
#155
1"
#160
b110 !
b110 $
0"
#165
1"
#170
b111 !
b111 $
0"
#175
1"
#180
b1000 !
b1000 $
0"
#185
1"
#190
b1001 !
b1001 $
0"
#195
1"
#200
b0 !
b0 $
0"
#205
1"
#210
0"
0#
#215
1"
#220
b1 !
b1 $
0"
1#
#225
1"
#230
b10 !
b10 $
0"
#235
1"
#240
b11 !
b11 $
0"
#245
1"
#250
b100 !
b100 $
0"
#255
1"
#260
b101 !
b101 $
0"
#265
1"
#270
b110 !
b110 $
0"
#275
1"
#280
b111 !
b111 $
0"
#285
1"
#290
b1000 !
b1000 $
0"
#295
1"
#300
b1001 !
b1001 $
0"
#305
1"
#310
b0 !
b0 $
0"
#315
1"
#320
b1 !
b1 $
0"
#325
1"
#330
b10 !
b10 $
0"
#335
1"
#340
b11 !
b11 $
0"
#345
1"
#350
b100 !
b100 $
0"
#355
1"
#360
b101 !
b101 $
0"
#365
1"
#370
b110 !
b110 $
0"
#375
1"
#380
b111 !
b111 $
0"
#385
1"
#390
b1000 !
b1000 $
0"
#395
1"
#400
b1001 !
b1001 $
0"
#405
1"
#410
b0 !
b0 $
0"
#415
1"
#420
b1 !
b1 $
0"
#425
1"
#430
b10 !
b10 $
0"
#435
1"
#440
b11 !
b11 $
0"
#445
1"
#450
b100 !
b100 $
0"
#455
1"
#460
b101 !
b101 $
0"
#465
1"
#470
b110 !
b110 $
0"
#475
1"
#480
b111 !
b111 $
0"
#485
1"
#490
b1000 !
b1000 $
0"
#495
1"
#500
b1001 !
b1001 $
0"
#505
1"
#510
b0 !
b0 $
0"
#515
1"
#520
b1 !
b1 $
0"
