

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 21:36:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.488 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_202  |cordiccart2pol_Pipeline_VITIS_LOOP_85_2  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1683|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      61|    513|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     681|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     742|   2255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_202  |cordiccart2pol_Pipeline_VITIS_LOOP_85_2  |        0|   0|  61|  416|    0|
    |ctlz_16_16_1_1_U15                                  |ctlz_16_16_1_1                           |        0|   0|   0|   19|    0|
    |ctlz_16_16_1_1_U17                                  |ctlz_16_16_1_1                           |        0|   0|   0|   17|    0|
    |fpext_32ns_64_2_no_dsp_1_U8                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U9                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |mul_16s_15ns_30_1_1_U16                             |mul_16s_15ns_30_1_1                      |        0|   1|   0|    6|    0|
    |sparsemux_7_2_15_1_1_U12                            |sparsemux_7_2_15_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_7_2_15_1_1_U13                            |sparsemux_7_2_15_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_7_2_15_1_1_U14                            |sparsemux_7_2_15_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_9_3_16_1_1_U10                            |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    |sparsemux_9_3_16_1_1_U11                            |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   1|  61|  513|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln127_1_fu_1132_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln127_fu_1071_p2       |         +|   0|  0|   13|           5|           4|
    |add_ln128_1_fu_1002_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln128_fu_900_p2        |         +|   0|  0|   13|           5|           4|
    |add_ln55_fu_333_p2         |         +|   0|  0|   12|          11|           5|
    |add_ln56_fu_437_p2         |         +|   0|  0|   12|          11|           5|
    |sub_ln123_fu_846_p2        |         -|   0|  0|   20|           1|          15|
    |sub_ln127_1_fu_1123_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln127_fu_1044_p2       |         -|   0|  0|   20|           1|          15|
    |sub_ln128_1_fu_993_p2      |         -|   0|  0|   13|           2|           5|
    |sub_ln128_fu_874_p2        |         -|   0|  0|   23|           1|          16|
    |sub_ln55_1_fu_307_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln55_2_fu_339_p2       |         -|   0|  0|   12|           4|          11|
    |sub_ln55_fu_289_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln56_1_fu_411_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln56_2_fu_443_p2       |         -|   0|  0|   12|           4|          11|
    |sub_ln56_fu_393_p2         |         -|   0|  0|   61|           1|          54|
    |x_2_ph_fu_765_p6           |         -|   0|  0|   20|           1|          15|
    |y_2_ph_fu_786_p4           |         -|   0|  0|   20|           1|          15|
    |pi_assign_1_fu_1015_p5     |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_1145_p5       |      1003|   0|  0|    2|          64|           9|
    |and_ln55_1_fu_550_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln55_fu_535_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln56_1_fu_622_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln56_fu_607_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln63_fu_751_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln55_fu_498_p2        |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln56_fu_570_p2        |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln127_fu_1039_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln128_fu_860_p2       |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln55_1_fu_327_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln55_2_fu_353_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln55_3_fu_483_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln55_4_fu_373_p2      |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln55_fu_302_p2        |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln56_1_fu_431_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln56_2_fu_457_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln56_3_fu_555_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln56_4_fu_477_p2      |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln56_fu_406_p2        |      icmp|   0|  0|   70|          63|           1|
    |or_ln55_fu_540_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln56_fu_612_p2          |        or|   0|  0|    2|           1|           1|
    |r_out                      |    select|   0|  0|   32|           1|           1|
    |select_ln123_fu_852_p3     |    select|   0|  0|   15|           1|          15|
    |select_ln127_1_fu_1115_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln127_fu_1049_p3    |    select|   0|  0|   15|           1|          15|
    |select_ln128_1_fu_985_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln128_fu_880_p3     |    select|   0|  0|   16|           1|          16|
    |select_ln55_1_fu_345_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln55_2_fu_507_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln55_3_fu_523_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln55_4_fu_488_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln55_fu_295_p3      |    select|   0|  0|   54|           1|          54|
    |select_ln56_1_fu_449_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln56_2_fu_579_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln56_3_fu_595_p3    |    select|   0|  0|   16|           1|          16|
    |select_ln56_4_fu_560_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln56_fu_399_p3      |    select|   0|  0|   54|           1|          54|
    |theta_out                  |    select|   0|  0|   32|           1|           1|
    |shl_ln127_fu_1083_p2       |       shl|   0|  0|  133|          40|          40|
    |shl_ln128_fu_957_p2        |       shl|   0|  0|  135|          41|          41|
    |shl_ln55_fu_518_p2         |       shl|   0|  0|   35|          16|          16|
    |shl_ln56_fu_590_p2         |       shl|   0|  0|   35|          16|          16|
    |xor_ln55_1_fu_544_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln55_fu_530_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln56_1_fu_616_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln56_fu_602_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln61_fu_745_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln63_fu_727_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1683|         702|         820|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1432                                               |   5|   0|    5|          0|
    |add_ln128_reg_1395                                               |   5|   0|    5|          0|
    |and_ln55_1_reg_1330                                              |   1|   0|    1|          0|
    |and_ln55_reg_1325                                                |   1|   0|    1|          0|
    |and_ln56_1_reg_1350                                              |   1|   0|    1|          0|
    |and_ln56_reg_1345                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_1417                                              |   1|   0|    1|          0|
    |icmp_ln128_reg_1375                                              |   1|   0|    1|          0|
    |icmp_ln55_1_reg_1245                                             |   1|   0|    1|          0|
    |icmp_ln55_2_reg_1257                                             |   1|   0|    1|          0|
    |icmp_ln55_4_reg_1269                                             |   1|   0|    1|          0|
    |icmp_ln55_reg_1238                                               |   1|   0|    1|          0|
    |icmp_ln56_1_reg_1286                                             |   1|   0|    1|          0|
    |icmp_ln56_2_reg_1298                                             |   1|   0|    1|          0|
    |icmp_ln56_4_reg_1310                                             |   1|   0|    1|          0|
    |icmp_ln56_reg_1279                                               |   1|   0|    1|          0|
    |r_cast_reg_1405                                                  |  15|   0|   15|          0|
    |r_reg_1400                                                       |  16|   0|   16|          0|
    |select_ln123_reg_1370                                            |  15|   0|   15|          0|
    |select_ln127_reg_1422                                            |  15|   0|   15|          0|
    |select_ln128_reg_1385                                            |  16|   0|   16|          0|
    |select_ln55_1_reg_1250                                           |  11|   0|   11|          0|
    |select_ln55_2_reg_1315                                           |  16|   0|   16|          0|
    |select_ln55_3_reg_1320                                           |  16|   0|   16|          0|
    |select_ln55_reg_1233                                             |  54|   0|   54|          0|
    |select_ln56_1_reg_1291                                           |  11|   0|   11|          0|
    |select_ln56_2_reg_1335                                           |  16|   0|   16|          0|
    |select_ln56_3_reg_1340                                           |  16|   0|   16|          0|
    |select_ln56_reg_1274                                             |  54|   0|   54|          0|
    |tmp_15_reg_1411                                                  |   1|   0|    1|          0|
    |tmp_18_reg_1380                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1202                                                   |  11|   0|   11|          0|
    |tmp_5_reg_1217                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1223                                                   |  11|   0|   11|          0|
    |tmp_reg_1196                                                     |   1|   0|    1|          0|
    |trunc_ln127_reg_1427                                             |   5|   0|    5|          0|
    |trunc_ln128_reg_1390                                             |   5|   0|    5|          0|
    |trunc_ln55_1_reg_1207                                            |  52|   0|   52|          0|
    |trunc_ln55_3_reg_1263                                            |  16|   0|   16|          0|
    |trunc_ln55_reg_1191                                              |  63|   0|   63|          0|
    |trunc_ln56_1_reg_1228                                            |  52|   0|   52|          0|
    |trunc_ln56_3_reg_1304                                            |  16|   0|   16|          0|
    |trunc_ln56_reg_1212                                              |  63|   0|   63|          0|
    |x_2_ph_reg_1355                                                  |  15|   0|   15|          0|
    |x_next_loc_fu_168                                                |  16|   0|   16|          0|
    |y_2_ph_reg_1360                                                  |  15|   0|   15|          0|
    |z_next_loc_fu_172                                                |  16|   0|   16|          0|
    |z_ph_reg_1365                                                    |  15|   0|   15|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 681|   0|  681|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

