Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.78 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.79 secs
 
--> Reading design: circuito.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circuito.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circuito"
Output Format                      : NGC
Target Device                      : xc7a200t-3-ffg1156

---- Source Options
Top Module Name                    : circuito
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\WB.vhd" into library work
Parsing entity <WB>.
Parsing architecture <Behavioral> of entity <wb>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\registos.vhd" into library work
Parsing entity <registos>.
Parsing architecture <Behavioral> of entity <registos>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\memoria_ROM.vhd" into library work
Parsing entity <memoria_ROM>.
Parsing architecture <Behavioral> of entity <memoria_rom>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\memoria_RAM.vhd" into library work
Parsing entity <memoria_RAM>.
Parsing architecture <Behavioral> of entity <memoria_ram>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\IF.vhd" into library work
Parsing entity <InF>.
Parsing architecture <Behavioral> of entity <inf>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\IDeOF.vhd" into library work
Parsing entity <IDeOF>.
Parsing architecture <Behavioral> of entity <ideof>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\EXeMEM.vhd" into library work
Parsing entity <EXeMEM>.
Parsing architecture <Behavioral> of entity <exemem>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\Controlo.vhd" into library work
Parsing entity <Controlo>.
Parsing architecture <Behavioral> of entity <controlo>.
Parsing VHDL file "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\circuito.vhd" into library work
Parsing entity <circuito>.
Parsing architecture <Behavioral> of entity <circuito>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <circuito> (architecture <Behavioral>) from library <work>.

Elaborating entity <InF> (architecture <Behavioral>) from library <work>.

Elaborating entity <IDeOF> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXeMEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <WB> (architecture <Behavioral>) from library <work>.

Elaborating entity <registos> (architecture <Behavioral>) from library <work>.

Elaborating entity <memoria_RAM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memoria_ROM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Controlo> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <circuito>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\circuito.vhd".
    Summary:
	no macro.
Unit <circuito> synthesized.

Synthesizing Unit <InF>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\IF.vhd".
WARNING:Xst:647 - Input <atraso_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rep_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rep_pc_out>.
    Found 28-bit register for signal <aux_reg_IF_OUT>.
    Found 12-bit register for signal <aux_reg_pc>.
    Found 12-bit adder for signal <n0033> created at line 52.
    Found 12-bit adder for signal <reg_pc_IN[11]_destino_cond[11]_add_1_OUT> created at line 52.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <InF> synthesized.

Synthesizing Unit <IDeOF>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\IDeOF.vhd".
    Found 74-bit register for signal <aux_reg_IDOF_OUT>.
    Found 1-bit 8-to-1 multiplexer for signal <_n0244> created at line 44.
    Found 16-bit 8-to-1 multiplexer for signal <RA_C> created at line 57.
    Found 16-bit 8-to-1 multiplexer for signal <RB> created at line 58.
    Found 16-bit 3-to-1 multiplexer for signal <out_mux_constantes> created at line 65.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <IDeOF> synthesized.

Synthesizing Unit <EXeMEM>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\EXeMEM.vhd".
WARNING:Xst:647 - Input <reg_IDOF_OUT<71:71>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 68-bit register for signal <aux_reg_EXMEM_OUT>.
    Found 4-bit register for signal <aux_MSR_FLAGS>.
    Found 17-bit adder for signal <n0228> created at line 111.
    Found 17-bit adder for signal <out_ARI> created at line 111.
    Found 16-bit 4-to-1 multiplexer for signal <q_ALU> created at line 43.
    Found 16-bit 8-to-1 multiplexer for signal <out_LOG> created at line 46.
    Found 16-bit 4-to-1 multiplexer for signal <out_ALU> created at line 31.
    Found 4-bit 4-to-1 multiplexer for signal <aux_FLAGS> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <EXeMEM> synthesized.

Synthesizing Unit <WB>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\WB.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 8-to-1 multiplexer for signal <en_regs> created at line 121.
    Found 16-bit 4-to-1 multiplexer for signal <out_mux_WB> created at line 21.
    Summary:
	inferred   5 Multiplexer(s).
Unit <WB> synthesized.

Synthesizing Unit <registos>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\registos.vhd".
    Found 16-bit register for signal <aux_reg_r1>.
    Found 16-bit register for signal <aux_reg_r2>.
    Found 16-bit register for signal <aux_reg_r3>.
    Found 16-bit register for signal <aux_reg_r4>.
    Found 16-bit register for signal <aux_reg_r5>.
    Found 16-bit register for signal <aux_reg_r6>.
    Found 16-bit register for signal <aux_reg_r7>.
    Found 16-bit register for signal <aux_reg_r0>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <registos> synthesized.

Synthesizing Unit <memoria_RAM>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\memoria_RAM.vhd".
        ADDR_SIZE = 12
    Found 4096x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <memoria_RAM> synthesized.

Synthesizing Unit <memoria_ROM>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\memoria_ROM.vhd".
        ADDR_SIZE = 12
WARNING:Xst:2999 - Signal 'ROM', unconnected in block 'memoria_ROM', is tied to its initial value.
    Found 4096x16-bit single-port Read Only RAM <Mram_ROM> for signal <ROM>.
    Summary:
	inferred   1 RAM(s).
Unit <memoria_ROM> synthesized.

Synthesizing Unit <Controlo>.
    Related source file is "C:\Users\Guilherme\Documents\GitHub\AAC\uRisc_xilinx_1\Controlo.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Controlo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x16-bit single-port RAM                           : 1
 4096x16-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 17-bit adder                                          : 2
# Registers                                            : 14
 1-bit register                                        : 1
 12-bit register                                       : 1
 16-bit register                                       : 8
 28-bit register                                       : 1
 4-bit register                                        : 1
 68-bit register                                       : 1
 74-bit register                                       : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 68-bit 2-to-1 multiplexer                             : 1
 74-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <circuito>.
INFO:Xst:3226 - The RAM <inst_memoria_ROM/Mram_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <inst_InF/aux_reg_pc>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst_InF/aux_saida_mux> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out_ROM>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <circuito> synthesized (advanced).

Synthesizing (advanced) Unit <memoria_RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     clkA           | connected to signal <CLK_A>         | rise     |
    |     weA            | connected to signal <WE_A>          | high     |
    |     addrA          | connected to signal <Addr_A>        |          |
    |     diA            | connected to signal <DI_A>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memoria_RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x16-bit single-port block Read Only RAM           : 1
 4096x16-bit single-port distributed RAM               : 1
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 2
 17-bit adder carry in                                 : 1
# Registers                                            : 314
 Flip-Flops                                            : 314
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 1
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 68-bit 2-to-1 multiplexer                             : 1
 74-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <circuito> ...

Optimizing unit <IDeOF> ...

Optimizing unit <EXeMEM> ...

Optimizing unit <WB> ...

Optimizing unit <registos> ...
WARNING:Xst:2677 - Node <inst_IDeOF/aux_reg_IDOF_OUT_71> of sequential type is unconnected in block <circuito>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block circuito, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 313
 Flip-Flops                                            : 313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : circuito.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 854
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 11
#      LUT3                        : 102
#      LUT4                        : 40
#      LUT5                        : 220
#      LUT6                        : 328
#      MUXCY                       : 40
#      MUXF7                       : 54
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 313
#      FDR                         : 185
#      FDRE                        : 128
# RAMS                             : 258
#      RAM256X1S                   : 256
#      RAMB36E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a200tffg1156-3 


Slice Logic Utilization: 
 Number of Slice Registers:             313  out of  269200     0%  
 Number of Slice LUTs:                 1726  out of  134600     1%  
    Number used as Logic:               702  out of  134600     0%  
    Number used as Memory:             1024  out of  46200     2%  
       Number used as RAM:             1024

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1860
   Number with an unused Flip Flop:    1547  out of   1860    83%  
   Number with an unused LUT:           134  out of   1860     7%  
   Number of fully used LUT-FF pairs:   179  out of   1860     9%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  15  out of    500     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    365     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 571   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.507ns (Maximum Frequency: 221.869MHz)
   Minimum input arrival time before clock: 4.467ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 4.507ns (frequency: 221.869MHz)
  Total number of paths / destination ports: 338056 / 2986
-------------------------------------------------------------------------
Delay:               4.507ns (Levels of Logic = 18)
  Source:            inst_InF/aux_reg_IF_OUT_23 (FF)
  Destination:       inst_EXeMEM/aux_MSR_FLAGS_3 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: inst_InF/aux_reg_IF_OUT_23 to inst_EXeMEM/aux_MSR_FLAGS_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.361   0.570  inst_InF/aux_reg_IF_OUT_23 (inst_InF/aux_reg_IF_OUT_23)
     LUT6:I2->O           32   0.097   0.486  inst_IDeOF/Mmux_aux_ADD_RA_C11 (inst_IDeOF/aux_ADD_RA_C<0>)
     LUT6:I4->O            1   0.097   0.000  inst_IDeOF/Mmux_RA_C_3 (inst_IDeOF/Mmux_RA_C_3)
     MUXF7:I1->O           9   0.279   0.332  inst_IDeOF/Mmux_RA_C_2_f7 (inst_IDeOF/RA_C<0>)
     LUT6:I5->O            1   0.097   0.000  inst_EXeMEM/Madd_out_ARI_Madd_lut<0> (inst_EXeMEM/Madd_out_ARI_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<0> (inst_EXeMEM/Madd_out_ARI_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<1> (inst_EXeMEM/Madd_out_ARI_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<2> (inst_EXeMEM/Madd_out_ARI_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<3> (inst_EXeMEM/Madd_out_ARI_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<4> (inst_EXeMEM/Madd_out_ARI_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<5> (inst_EXeMEM/Madd_out_ARI_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<6> (inst_EXeMEM/Madd_out_ARI_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<7> (inst_EXeMEM/Madd_out_ARI_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<8> (inst_EXeMEM/Madd_out_ARI_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<9> (inst_EXeMEM/Madd_out_ARI_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  inst_EXeMEM/Madd_out_ARI_Madd_cy<10> (inst_EXeMEM/Madd_out_ARI_Madd_cy<10>)
     XORCY:CI->O           3   0.370   0.521  inst_EXeMEM/Madd_out_ARI_Madd_xor<11> (inst_EXeMEM/out_ARI<11>)
     LUT6:I3->O            1   0.097   0.511  inst_EXeMEM/Mmux_aux_FLAGS412 (inst_EXeMEM/Mmux_aux_FLAGS411)
     LUT6:I3->O            1   0.097   0.000  inst_EXeMEM/Mmux_aux_FLAGS415 (inst_EXeMEM/aux_FLAGS<3>)
     FDR:D                     0.008          inst_EXeMEM/aux_MSR_FLAGS_3
    ----------------------------------------
    Total                      4.507ns (2.086ns logic, 2.421ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 86908 / 3298
-------------------------------------------------------------------------
Offset:              4.467ns (Levels of Logic = 8)
  Source:            unicicle (PAD)
  Destination:       inst_EXeMEM/aux_MSR_FLAGS_3 (FF)
  Destination Clock: clk_in rising

  Data Path: unicicle to inst_EXeMEM/aux_MSR_FLAGS_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           385   0.001   0.672  unicicle_IBUF (unicicle_IBUF)
     LUT3:I0->O           17   0.097   0.767  inst_InF/Mmux_reg_IF_OUT51 (reg_IF_OUT<13>)
     LUT6:I0->O            9   0.097   0.332  inst_IDeOF/Mmux_RB_2_f7_13 (destino_jump<8>)
     LUT4:I3->O            1   0.097   0.379  inst_EXeMEM/Mmux_out_LOG151_SW2 (N963)
     LUT5:I3->O            2   0.097   0.561  inst_EXeMEM/Mmux_out_LOG151 (inst_EXeMEM/out_LOG<8>)
     LUT6:I2->O            1   0.097   0.511  inst_EXeMEM/Mmux_aux_FLAGS45_SW1 (N699)
     LUT6:I3->O            1   0.097   0.556  inst_EXeMEM/Mmux_aux_FLAGS45 (inst_EXeMEM/Mmux_aux_FLAGS44)
     LUT6:I2->O            1   0.097   0.000  inst_EXeMEM/Mmux_aux_FLAGS415 (inst_EXeMEM/aux_FLAGS<3>)
     FDR:D                     0.008          inst_EXeMEM/aux_MSR_FLAGS_3
    ----------------------------------------
    Total                      4.467ns (0.688ns logic, 3.779ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            inst_InF/aux_reg_pc_11 (FF)
  Destination:       addr<11> (PAD)
  Source Clock:      clk_in rising

  Data Path: inst_InF/aux_reg_pc_11 to addr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  inst_InF/aux_reg_pc_11 (inst_InF/aux_reg_pc_11)
     OBUF:I->O                 0.000          addr_11_OBUF (addr<11>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.507|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 127.00 secs
Total CPU time to Xst completion: 127.50 secs
 
--> 

Total memory usage is 426312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

