0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/Verilog/11.29/11.29.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog/11.29/11.29.srcs/sim_1/new/tb.v,1701262110,verilog,,,,tb,,,,,,,,
D:/Code/Verilog/11.29/11.29.srcs/sources_1/new/count.v,1701261888,verilog,,D:/Code/Verilog/11.29/11.29.srcs/sim_1/new/tb.v,,count,,,,,,,,
