Analysis & Synthesis report for de0nano_embedding
Tue Apr 03 17:17:09 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: alu:inst3
 13. Parameter Settings for User Entity Instance: simple_reg_we:inst
 14. Parameter Settings for User Entity Instance: control_unit:inst1
 15. Parameter Settings for User Entity Instance: shift_reg:inst5
 16. Parameter Settings for User Entity Instance: shift_reg:inst4
 17. Parameter Settings for User Entity Instance: mux_2to1:inst13
 18. Parameter Settings for User Entity Instance: simple_reg:inst8
 19. Parameter Settings for User Entity Instance: simple_reg_we:inst2
 20. Parameter Settings for User Entity Instance: mux_4to1:inst7
 21. Parameter Settings for User Entity Instance: constant_value_generator:inst10
 22. Parameter Settings for User Entity Instance: mux_4to1:inst6
 23. Parameter Settings for User Entity Instance: mux_2to1:inst14
 24. Parameter Settings for User Entity Instance: shift_reg:inst9
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 03 17:17:09 2018      ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                      ; de0nano_embedding                          ;
; Top-level Entity Name              ; deneme                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 37                                         ;
;     Total combinational functions  ; 37                                         ;
;     Dedicated logic registers      ; 26                                         ;
; Total registers                    ; 26                                         ;
; Total pins                         ; 40                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; deneme             ; de0nano_embedding  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; deneme.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/deneme.bdf                 ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File              ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/control_unit.v             ;         ;
; shift_reg.v                      ; yes             ; User Verilog HDL File              ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/shift_reg.v                ;         ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/alu.v                      ;         ;
; simple_reg_we.v                  ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/simple_reg_we.v            ;         ;
; mux_2to1.v                       ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/mux_2to1.v                 ;         ;
; simple_reg.v                     ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/simple_reg.v               ;         ;
; mux_4to1.v                       ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/mux_4to1.v                 ;         ;
; constant_value_generator.v       ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/constant_value_generator.v ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 37          ;
;                                             ;             ;
; Total combinational functions               ; 37          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 9           ;
;     -- <=2 input functions                  ; 28          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 29          ;
;     -- arithmetic mode                      ; 8           ;
;                                             ;             ;
; Total registers                             ; 26          ;
;     -- Dedicated logic registers            ; 26          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 40          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 27          ;
; Total fan-out                               ; 207         ;
; Average fan-out                             ; 1.45        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                 ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
; |deneme                    ; 37 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |deneme                     ; work         ;
;    |alu:inst3|             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|alu:inst3           ; work         ;
;    |control_unit:inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|control_unit:inst1  ; work         ;
;    |shift_reg:inst4|       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|shift_reg:inst4     ; work         ;
;    |simple_reg:inst8|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|simple_reg:inst8    ; work         ;
;    |simple_reg_we:inst2|   ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|simple_reg_we:inst2 ; work         ;
;    |simple_reg_we:inst|    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deneme|simple_reg_we:inst  ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; shift_reg:inst5|out[0..7]              ; Lost fanout                            ;
; shift_reg:inst9|out[0..7]              ; Stuck at GND due to stuck port data_in ;
; control_unit:inst1|y[1]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+------------------------+---------------------------+-------------------------------------------------------------------------+
; shift_reg:inst5|out[7] ; Lost Fanouts              ; shift_reg:inst5|out[6], shift_reg:inst5|out[5], shift_reg:inst5|out[4], ;
;                        ;                           ; shift_reg:inst5|out[3], shift_reg:inst5|out[2], shift_reg:inst5|out[1], ;
;                        ;                           ; shift_reg:inst5|out[0]                                                  ;
; shift_reg:inst9|out[0] ; Stuck at GND              ; shift_reg:inst9|out[1], shift_reg:inst9|out[2], shift_reg:inst9|out[3], ;
;                        ; due to stuck port data_in ; shift_reg:inst9|out[4], shift_reg:inst9|out[5], shift_reg:inst9|out[6], ;
;                        ;                           ; shift_reg:inst9|out[7]                                                  ;
+------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |deneme|simple_reg_we:inst|out[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; W              ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_reg_we:inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; W              ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:inst1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; S0             ; 0     ; Signed Integer                         ;
; S1             ; 1     ; Signed Integer                         ;
; S2             ; 2     ; Signed Integer                         ;
; S3             ; 3     ; Signed Integer                         ;
; S4             ; 4     ; Signed Integer                         ;
; S5             ; 5     ; Signed Integer                         ;
; S6             ; 6     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:inst5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:inst4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:inst13 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_reg:inst8 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; W              ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_reg_we:inst2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; W              ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:inst7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant_value_generator:inst10 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; W              ; 8     ; Signed Integer                                      ;
; D              ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:inst6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:inst14 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:inst9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; W              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; cycloneiii_ff         ; 26                          ;
;     ENA               ; 16                          ;
;     SCLR              ; 1                           ;
;     plain             ; 9                           ;
; cycloneiii_lcell_comb ; 39                          ;
;     arith             ; 8                           ;
;         3 data inputs ; 8                           ;
;     normal            ; 31                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.70                        ;
; Average LUT depth     ; 1.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Tue Apr 03 17:16:54 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (12019): Can't analyze file -- file library.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file de0nano_embedding.v
    Info (12023): Found entity 1: de0nano_embedding
Info (12021): Found 1 design units, including 1 entities, in source file deneme.bdf
    Info (12023): Found entity 1: deneme
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg
Critical Warning (10846): Verilog HDL Instantiation warning at de0nano_embedding.v(103): instance has no name
Info (12127): Elaborating entity "deneme" for the top level hierarchy
Warning (275011): Block or symbol "simple_reg_we" of instance "inst2" overlaps another block or symbol
Warning (12125): Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst3"
Warning (10230): Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(30): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at alu.v(47): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(65): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at alu.v(113): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file simple_reg_we.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: simple_reg_we
Info (12128): Elaborating entity "simple_reg_we" for hierarchy "simple_reg_we:inst"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst1"
Warning (10230): Verilog HDL assignment warning at control_unit.v(17): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(18): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(19): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(20): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(21): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(22): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(23): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(24): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at control_unit.v(25): truncated value with size 32 to match size of target (2)
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(26): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(27): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(28): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at control_unit.v(33): truncated value with size 32 to match size of target (2)
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(44): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(45): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at control_unit.v(46): case item expression never matches the case expression
Info (12128): Elaborating entity "shift_reg" for hierarchy "shift_reg:inst5"
Warning (12125): Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_2to1
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:inst13"
Warning (12125): Using design file simple_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: simple_reg
Info (12128): Elaborating entity "simple_reg" for hierarchy "simple_reg:inst8"
Warning (12125): Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_4to1
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:inst7"
Warning (12125): Using design file constant_value_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: constant_value_generator
Info (12128): Elaborating entity "constant_value_generator" for hierarchy "constant_value_generator:inst10"
Warning (10230): Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:inst14"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "quotient[7]" is stuck at GND
    Warning (13410): Pin "quotient[6]" is stuck at GND
    Warning (13410): Pin "quotient[5]" is stuck at GND
    Warning (13410): Pin "quotient[4]" is stuck at GND
    Warning (13410): Pin "quotient[3]" is stuck at GND
    Warning (13410): Pin "quotient[2]" is stuck at GND
    Warning (13410): Pin "quotient[1]" is stuck at GND
    Warning (13410): Pin "quotient[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "compute"
    Warning (15610): No output dependent on input pin "op[2]"
    Warning (15610): No output dependent on input pin "op[1]"
    Warning (15610): No output dependent on input pin "op[0]"
Info (21057): Implemented 77 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 37 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 735 megabytes
    Info: Processing ended: Tue Apr 03 17:17:09 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/KaanFurkan/Desktop/lab2_v1/laboratory_practice/de0nano_embedding.map.smsg.


