// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weircU_H__
#define __myip_v1_0_HLS_weircU_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weircU_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weircU_ram) {
        ram[0] = "0b00111101000001110110111100101100";
        ram[1] = "0b10111010100101000010010001001111";
        ram[2] = "0b00111110100010001101110010100001";
        ram[3] = "0b10111101100000101000110100101100";
        ram[4] = "0b00111101100001010111111011001111";
        ram[5] = "0b10111101001010110001011100100110";
        ram[6] = "0b10111101110111110110111110011111";
        ram[7] = "0b10111100000111010010101001001000";
        ram[8] = "0b10111110000111101100110110001101";
        ram[9] = "0b10111100101000011111101011111100";
        ram[10] = "0b00111011101100011110010001101000";
        ram[11] = "0b10111110000100101010110011100011";
        ram[12] = "0b00111101001011010101111000000111";
        ram[13] = "0b10111101101111001110001101011110";
        ram[14] = "0b00111101110000110011111100001000";
        ram[15] = "0b10111110000110111011010111111111";
        ram[16] = "0b00111110001100011110011001110110";
        ram[17] = "0b10111110000101100110010001001100";
        ram[18] = "0b10111101110110110110101110111100";
        ram[19] = "0b10111101100010101010101101010001";
        ram[20] = "0b10111110010100011001100001011101";
        ram[21] = "0b00111100110100000001001000110000";
        ram[22] = "0b00111101101100111111011101010000";
        ram[23] = "0b00111101110011001010100000101000";
        ram[24] = "0b10111110001111000010010001110011";
        ram[25] = "0b10111110000010110000000010111100";
        ram[26] = "0b00111110001111000010000110011110";
        ram[27] = "0b10111101101011101000011001010110";
        ram[28] = "0b00111110000110100101001000000010";
        ram[29] = "0b00111101110000111111001011111000";
        ram[30] = "0b10111011001111101010110001011100";
        ram[31] = "0b10111110001001000111000011101001";
        ram[32] = "0b10111110010011011011001101100001";
        ram[33] = "0b10111101100100000001110001100110";
        ram[34] = "0b10111110010100010011101000000100";
        ram[35] = "0b00111110000011111001000010100010";
        ram[36] = "0b00111110001011100000110111110110";
        ram[37] = "0b00111110001010111000011001101111";
        ram[38] = "0b10111101010100001111000010000000";
        ram[39] = "0b00111110010111011011000111010101";
        ram[40] = "0b10111101111000001111100110100100";
        ram[41] = "0b10111110000100110101010001110100";
        ram[42] = "0b00111110011011110011011101100100";
        ram[43] = "0b10111110001110011101100011001000";
        ram[44] = "0b00111101100100100001101000000110";
        ram[45] = "0b00111110010001100000001000001000";
        ram[46] = "0b00111011001001100011010110101100";
        ram[47] = "0b00111101001111111011111000000110";
        ram[48] = "0b00111110000000001100100110100011";
        ram[49] = "0b10111110001001011100011100011100";
        ram[50] = "0b10111101111010111111001111000000";
        ram[51] = "0b00111110000101110100001011001001";
        ram[52] = "0b10111101100001110110100011111011";
        ram[53] = "0b10111100000111111110000011000110";
        ram[54] = "0b10111101110100101001001000001110";
        ram[55] = "0b10111110011000100010001011101010";
        ram[56] = "0b10111100110100000011000100101111";
        ram[57] = "0b00111101011000101111101001001001";
        ram[58] = "0b00111110010111110101111100001000";
        ram[59] = "0b10111101110100010111000000100010";
        ram[60] = "0b00111101011111001100100000010000";
        ram[61] = "0b00111011111001001101000101100100";
        ram[62] = "0b00111101100000111010111110111001";
        ram[63] = "0b10111101101011001001110100101110";
        ram[64] = "0b10111110011010010101110111011100";
        ram[65] = "0b10111101010010011100101110110101";
        ram[66] = "0b00111101011111000010010001011000";
        ram[67] = "0b10111100000101010100010111100000";
        ram[68] = "0b10111110000001110011001111110100";
        ram[69] = "0b00111011011110010001011000100011";
        ram[70] = "0b00111101011111101101010011001001";
        ram[71] = "0b10111101100111011100101100011101";
        ram[72] = "0b00111101111111010101011000000100";
        ram[73] = "0b10111101001001110010101110100110";
        ram[74] = "0b10111110001100011010101011000101";
        ram[75] = "0b10111101010011000100001100011100";
        ram[76] = "0b00111110001110110010100100000110";
        ram[77] = "0b00111110010100101001001011101110";
        ram[78] = "0b10111110000100001111011110110001";
        ram[79] = "0b10111100110111100010010011100111";
        ram[80] = "0b00111101000101000010111100101111";
        ram[81] = "0b00111011111001010100111110000110";
        ram[82] = "0b00111110010010111110000001110111";
        ram[83] = "0b10111101101111100101011000110010";
        ram[84] = "0b10111100100011000001011001101111";
        ram[85] = "0b10111101000000101011001010110010";
        ram[86] = "0b00111110100000011110000101011100";
        ram[87] = "0b10111101111111010101000000001010";
        ram[88] = "0b10111110011111010100110000101101";
        ram[89] = "0b10111101011001111110000011000001";
        ram[90] = "0b10111100101101010010000011000111";
        ram[91] = "0b00111110001101001101001010000101";
        ram[92] = "0b10111101100100100001010000001100";
        ram[93] = "0b00111101111100101010111111001111";
        ram[94] = "0b00111101100110010110010001001101";
        ram[95] = "0b10111100011101011100010001110111";
        ram[96] = "0b10111110010000010000011000010011";
        ram[97] = "0b00111101000101011010101111000111";
        ram[98] = "0b10111101000001010011000111010000";
        ram[99] = "0b00111110010100000001101010100111";
        ram[100] = "0b10111101101001110011110110010001";
        ram[101] = "0b10111100001110001100111101001111";
        ram[102] = "0b10111100110001011010000000000001";
        ram[103] = "0b00111101111110001000100101100001";
        ram[104] = "0b00111101010101110011101100001011";
        ram[105] = "0b10111110010011011010100000101010";
        ram[106] = "0b10111110000000000001001010110110";
        ram[107] = "0b10111001111001111101110010010010";
        ram[108] = "0b10111101011100101000011111001100";
        ram[109] = "0b10111110001010101100100101101110";
        ram[110] = "0b10111101100101001001100000000111";
        ram[111] = "0b00111110001011001100000011111110";
        ram[112] = "0b10111100101100110011110110100111";
        ram[113] = "0b00111110010100101111010001111000";
        ram[114] = "0b00111101110001110000000011000001";
        ram[115] = "0b10111011011101111001110110000101";
        ram[116] = "0b10111011110011111101100010100001";
        ram[117] = "0b10111101101001100110110111110001";
        ram[118] = "0b00111110000011101001000100000110";
        ram[119] = "0b10111101110001100011010110100011";
        ram[120] = "0b10111101001001011010100000001001";
        ram[121] = "0b10111110010111100110101010100001";
        ram[122] = "0b00111110000001011010001010110001";
        ram[123] = "0b10111101011000110110011100011101";
        ram[124] = "0b00111101101100001100011011110011";
        ram[125] = "0b00111110000010101011111100101010";
        ram[126] = "0b00111101111000110011010011010001";
        ram[127] = "0b00111101101000001000001100110110";
        ram[128] = "0b10111110000101000111011001101000";
        ram[129] = "0b00111110001000001100110100100100";
        ram[130] = "0b10111100010100010000110101101000";
        ram[131] = "0b10111110010100111101011111011111";
        ram[132] = "0b10111110010011011001100010101011";
        ram[133] = "0b00111101101111101100011000110100";
        ram[134] = "0b00111100111111111101011010111101";
        ram[135] = "0b00111110001101101010011001000001";
        ram[136] = "0b00111101010101011110110110100100";
        ram[137] = "0b10111101101111011001111101110110";
        ram[138] = "0b10111101010000010111010110010010";
        ram[139] = "0b00111110010000110111111000011101";
        ram[140] = "0b00111100110110001010000110000010";
        ram[141] = "0b00111100100100101110001010011011";
        ram[142] = "0b00111101100111001001100000001001";
        ram[143] = "0b00111100100010111110010001110100";
        ram[144] = "0b00111101010010111110111001011001";
        ram[145] = "0b00111100100011001000110101110111";
        ram[146] = "0b00111100111100001000111000101101";
        ram[147] = "0b10111110001000100000011100001111";
        ram[148] = "0b10111101111001111001000000101101";
        ram[149] = "0b10111101100011100100000001101100";
        ram[150] = "0b10111101101011000000001000011110";
        ram[151] = "0b10111110000110000101100000111001";
        ram[152] = "0b00111101000101000001010011000000";
        ram[153] = "0b10111010100001110011011011001000";
        ram[154] = "0b00111100010010100100000101111010";
        ram[155] = "0b10111100111100001100100011000001";
        ram[156] = "0b00111101100111001111011101011000";
        ram[157] = "0b00111100100000000010001100101101";
        ram[158] = "0b10111110001000001000001010001001";
        ram[159] = "0b00111101110001010001110011000101";
        ram[160] = "0b10111100110001001000111000001000";
        ram[161] = "0b00111110010110100110000100111100";
        ram[162] = "0b10111101001011010111010011100001";
        ram[163] = "0b10111101110101010010101011111111";
        ram[164] = "0b10111110011000110001000010110101";
        ram[165] = "0b10111110011110011110001110011001";
        ram[166] = "0b00111101100010001011010011110010";
        ram[167] = "0b10111110010100001000010000000100";
        ram[168] = "0b00111101111111100110100000001000";
        ram[169] = "0b10111101100110000110101111100001";
        ram[170] = "0b00111101100010010111110010001010";
        ram[171] = "0b00111100100011110110011110000111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weircU) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weircU_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weircU) {
meminst = new myip_v1_0_HLS_weircU_ram("myip_v1_0_HLS_weircU_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weircU() {
    delete meminst;
}


};//endmodule
#endif
