--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml asic2.twx asic2.ncd -o asic2.twr asic2.pcf

Design file:              asic2.ncd
Physical constraint file: asic2.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in_var<0>   |    0.972(R)|      FAST  |    1.194(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<1>   |    0.999(R)|      FAST  |    1.328(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<2>   |    1.003(R)|      FAST  |    0.809(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<3>   |    0.916(R)|      FAST  |    1.709(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<4>   |    1.118(R)|      FAST  |    1.750(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<5>   |    0.829(R)|      FAST  |    1.555(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<6>   |    1.394(R)|      FAST  |    0.753(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<7>   |    1.597(R)|      SLOW  |    1.043(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<8>   |    1.403(R)|      FAST  |    1.241(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<9>   |    1.845(R)|      SLOW  |    1.334(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<10>  |    1.491(R)|      SLOW  |    1.333(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<11>  |    1.078(R)|      FAST  |    1.446(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<12>  |    1.088(R)|      FAST  |    1.348(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<13>  |    1.276(R)|      FAST  |    1.463(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<14>  |    0.996(R)|      FAST  |    1.887(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<15>  |    0.840(R)|      FAST  |    2.124(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<16>  |    0.831(R)|      FAST  |    1.999(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<17>  |    0.258(R)|      FAST  |    1.996(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<18>  |    1.001(R)|      FAST  |    1.388(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<19>  |    0.419(R)|      FAST  |    1.956(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<20>  |    0.678(R)|      FAST  |    1.624(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<21>  |    0.252(R)|      FAST  |    2.058(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<22>  |    0.611(R)|      FAST  |    1.822(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<23>  |    0.275(R)|      FAST  |    2.311(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<24>  |    0.490(R)|      FAST  |    2.117(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<25>  |    0.364(R)|      FAST  |    2.081(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<26>  |    0.362(R)|      FAST  |    2.085(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<27>  |    0.666(R)|      FAST  |    2.144(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<28>  |    0.323(R)|      FAST  |    2.485(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<29>  |    0.535(R)|      FAST  |    2.192(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<30>  |    0.476(R)|      FAST  |    2.382(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_var<31>  |    0.489(R)|      FAST  |    2.200(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<0>     |    3.642(R)|      SLOW  |    0.599(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<1>     |    2.811(R)|      SLOW  |    0.948(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<2>     |    3.328(R)|      SLOW  |    0.745(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<3>     |    3.215(R)|      SLOW  |    0.572(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<4>     |    2.883(R)|      SLOW  |    0.784(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<5>     |    2.633(R)|      SLOW  |    0.911(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<6>     |    3.122(R)|      SLOW  |    0.719(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<7>     |    2.816(R)|      SLOW  |    0.840(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<8>     |    3.121(R)|      SLOW  |    0.501(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<9>     |    2.729(R)|      SLOW  |    0.755(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<10>    |    2.568(R)|      SLOW  |    0.869(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<11>    |    2.927(R)|      SLOW  |    0.666(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<12>    |    2.700(R)|      SLOW  |    0.788(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<13>    |    2.794(R)|      SLOW  |    0.616(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<14>    |    2.904(R)|      SLOW  |    0.580(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<15>    |    2.877(R)|      SLOW  |    0.602(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<16>    |    2.802(R)|      SLOW  |    0.582(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<17>    |    2.656(R)|      SLOW  |    0.633(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<18>    |    3.639(R)|      SLOW  |   -0.216(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
in_w<19>    |    3.699(R)|      SLOW  |   -0.217(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
in_w<20>    |    3.277(R)|      SLOW  |    0.037(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<21>    |    3.636(R)|      SLOW  |   -0.274(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
in_w<22>    |    2.934(R)|      SLOW  |    0.250(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<23>    |    3.327(R)|      SLOW  |   -0.014(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<24>    |    2.824(R)|      SLOW  |    0.493(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<25>    |    2.626(R)|      SLOW  |    0.398(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<26>    |    2.610(R)|      SLOW  |    0.412(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<27>    |    2.533(R)|      SLOW  |    0.346(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<28>    |    1.986(R)|      SLOW  |    0.444(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<29>    |    1.315(R)|      SLOW  |    0.641(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<30>    |    0.933(R)|      FAST  |    0.971(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
in_w<31>    |    0.904(R)|      FAST  |    0.584(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
reset       |    1.564(R)|      FAST  |    1.493(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out_var<0>  |         8.776(R)|      SLOW  |         3.796(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<1>  |         9.413(R)|      SLOW  |         4.239(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<2>  |         9.217(R)|      SLOW  |         4.061(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<3>  |         8.690(R)|      SLOW  |         3.731(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<4>  |         9.300(R)|      SLOW  |         4.173(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<5>  |         8.778(R)|      SLOW  |         3.811(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<6>  |         8.739(R)|      SLOW  |         3.792(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<7>  |         8.552(R)|      SLOW  |         3.680(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<8>  |         8.625(R)|      SLOW  |         3.793(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<9>  |         8.552(R)|      SLOW  |         3.672(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<10> |         8.464(R)|      SLOW  |         3.628(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<11> |         8.730(R)|      SLOW  |         3.860(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<12> |         8.631(R)|      SLOW  |         3.732(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<13> |         8.598(R)|      SLOW  |         3.797(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<14> |         8.666(R)|      SLOW  |         3.741(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<15> |         8.514(R)|      SLOW  |         3.718(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<16> |         8.869(R)|      SLOW  |         3.959(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<17> |         8.453(R)|      SLOW  |         3.643(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<18> |         8.665(R)|      SLOW  |         3.763(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<19> |         8.527(R)|      SLOW  |         3.656(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<20> |         8.865(R)|      SLOW  |         3.903(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<21> |         8.809(R)|      SLOW  |         3.870(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<22> |         8.668(R)|      SLOW  |         3.766(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<23> |         8.541(R)|      SLOW  |         3.740(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<24> |         9.105(R)|      SLOW  |         4.054(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<25> |         8.652(R)|      SLOW  |         3.734(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<26> |         8.470(R)|      SLOW  |         3.635(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<27> |         8.775(R)|      SLOW  |         3.841(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<28> |         8.506(R)|      SLOW  |         3.660(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<29> |         8.550(R)|      SLOW  |         3.668(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<30> |         8.669(R)|      SLOW  |         3.760(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
out_var<31> |         8.734(R)|      SLOW  |         3.820(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.838|    0.438|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 04 15:53:02 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5018 MB



