multi voltag level shifter assign driven floorplan bei sheqin dong satoshi goto abstract technolog scale low power design requir soc design exist techniqu multipl suppli voltag msv pop ular effect method reduc dynam static power level shifter consum area delay consid floorplan paper floorplan system call mvlsaf solv multi voltag level shifter assign problem convex cost network flow algorithm assign arbitrari number legal work voltag minimum cost flow algorithm handl level shifter assign experiment mvlsaf effect term voltag island multi voltag signment level shifter assign floorplan introduct technolog scale low power design sig nific requir system chip design techniqu introduc deal power optimiza tion exist techniqu multipl suppli voltag msv effect method dynam static power reduct maintain perform msv design problem volt age assign time critic modul assign higher voltag noncrit modul assign lower volt age power save degrad circuit perform number previous work address volt age assign floorplan work volt age assign consid stage includ pre floorplan floorplan post floorplan level shifter insert interconnect lower voltag modul drive higher voltag modul circuit suffer excess short circuit current energi observ number area level shifter ignor modul increas result level shifter perform area overhead consid floorplan msv awar floorplan includ major problem volt age assign level shifter assign design process complic bei depart comput scienc technolog tsinghua univers beij china mail disyulei sheqin dong depart comput scienc technolog tsinghua univers beij china mail dongsq satoshi goto graduat school waseda univers kitakyushu japan lee handl voltag assign dynam pro gram level shifter insert soft block approach base ilp voltag assign post floorplan stage physic format modul floorplan transform voltag assign problem convex cost net work flow problem approach consid level shifter area overhead level shifter physic infoma tion convex cost network flow algorithm assign voltag minimum cost flow algorithm han dle level shifter assign consid level shifter sition area work assign legal work voltag level shifter assum soft modul ratio control well paper propos floorplan system mvl saf extend floorplan phase convex cost network flow algorithm assign multi voltag minimum cost flow algorithm accur model assign level shifter remaind paper organ tion defin voltag island driven floorplan problem present algorithm flow report experiment conclud paper problem formul definit curv power delay trade modul repres curv pair correspond delay power consumpt modul oper voltag fig assum power convex function delay point connect neighbor point linear segment curv level shifter curv delay power consumpt drive voltag lower voltag modul bigger level shifter drive modul bigger level shifter consum delay power assum level curv convex fig extend problem multi voltag level shifter assign driven floorplan mvlsaf problem mvlsaf input gen erat floorplan result minim area power cost wirelength satisfi time constraint insert level shifter set modul modul curv netlist time constraint tcycl level area ratio curv number legal work voltag delay pow delay pow delay pow fig delay power curv modul three legal voltag correspond level shifter modifi curv modul fig node dive node transform edg remov constraint tcycl equat iii algorithm mvlsaf work present phase framework present deal voltag level shifter assign floorplan approach differ way volt age assign support arbitrari number legal voltag allow power reduct applic dur ing level shifter assign adopt accur model calcul level shifter number white space control level shifter ratio multi voltag assign consumpt level shifter consid modul modifi curv replac pair islevel delay power consumpt modifi curv fig lemma convex lemma convex convex theorem modifi curv piecewis linear convex function integ breakpoint appli convex cost flow algorithm solv voltag assign problem netlist translat start node node divid node node fig connect direct edg denot creat edg denot edg edg mathemat program voltag assign dij delay node node minim pij dij dij tcycl dij dkij dij delayij dij incorpor constraint transform ing tcycl defin dst dst dst tcycl transform dag fig dualiz constraint nonneg lagrangian multipli vector obtain lagrangian problem min pij dij xijdij defin function hij xij hij xij mindij pij dij xijdij theorem function hij xij piecewis linear concav function xij hij xij scribe manner hij xij pij ijxij xij bij pij ijxij xij bij pij ijxij xij bij pij pij dqij transform problem minimum cost flow prob lem construct expand network three kind edg consid introduc edg cost edg dkij upper capac bij bij bij bij bij bij huge conffici lower capac tabl notat assign room modul set room set lss lsn pjk three part white space modul wmj hmj hrj wrj modul modul modul fig area bigger area level shifter narrow insert merg merg insert level shifter merg insert total level shifter cost lower upper capac dij edg edg introduc cost lower upper capac cost scale algorithm solv minimum cost flow problem residu network solv shortest path problem determin shortest path dis tanc node node impli dij final solv voltag assign problem level shifter assign voltag assign modul assign volt age number level shifter determin level shifter assign carri minimum cost flow algo rithm assign level shifter room compar accur model estim number level shifter white space avoid ratio construct network graph min cost max flow algorithm determin room level shifter belong lsi lsi lsi frij capac lsi lsi numl cost lsi lsi fij frij lsi insert fij refer algorithm numl accur estim number level shifter white space algorithm numl initi area level shifter narrow areaof narrow areaof areaof areaof return bareaof areaof algorithm room white space split three part fig flow network assign level shifter white space minimum cost flow algorithm polynomi time level shifter assign level shifter assign room belong set heurist method assign level shifter level shifter ilo interconnect length overhead white space wsi narrow level shifter assign wsi belong accur model algorithm reduc number level shifter reduc ilo experiment implement algorithm mvlsaf pro gram languag execut linux machin cpu memori fig experi mental benchmark cbl repres floorplan generat side multi pin net decompos set sourc sink pin net cost function floorplan repres floorplan area wire length repres total power consumpt repres power network sourc record number level shifter assign previous work handl floor plan problem consid voltag level shifter assign ment perform algorithm mvlsaf vlsaf test circuit base gsrc benchmark power delay specif test circuit set mvlsaf vlsaf time tabl list averag column power cost actual power consumpt allow legal work voltag mvlsaf save power deterior wirelength dead space time column ilo column number ing accur model level shifter assign level shifter number increas ilo increas tabl comparison vlsaf previous work data power cost wire length number ilo white space time mvlsaf mvlsaf mvlsaf mvlsaf mvlsaf mvlsaf avg diff tabl iii experiment legal work voltag data power cost wire length num ilo dead space time data power cost wire length num ilo dead space time fig experiment legal work voltag modul voltag cluster reduc power network resourc level shifter small dark block insert white space order demonstr effect approach three set experi number legal work voltag modul set three detail list tabl iii conclus extend framework solv multi voltag level shifter assign problem convex cost network flow algorithm assign arbitrari number legal work voltag minimum cost flow algorithm handl level shifter assign experiment frame work effect reduc power cost consid level shifter posit area refer david lackey paul zuchowski cohn manag power perform system chip design voltag land iccad xianlong hong sheqin dong slice floorplan place ment corner block list topolog represent ieee transact cas ahuja hochbaum orlin solv convex cost integ dual network flow problem manag scienc temperatur awar volt age island architect system chip design iccd voltag island awar floorplan power time optim iccad voltag island driven floorplan iccad applic driven floorplan awar voltag island design dac network flow base power optim time constraint mvs driven floorplan iccad bei sheqin dong satoshi goto song chen voltag island driven floorplan consid level shifter posi tion glsvlsi voltag island generat formanc requir soc design asp dac ilp algorithm post floorplan voltag island generat consid power network plan iccad post floorplan power ground ring synthesi multipl suppli voltag sign ispd 