Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 12 20:00:41 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0041        --    0.0475    0.0434    0.0464    0.0012        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0041        --    0.0475    0.0434        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0475 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0475 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0475 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0475 r    0.0475 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0475 r    0.0475 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0434 r    0.0434 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0439 r    0.0439 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0441 r    0.0441 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0442 r    0.0442 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0475
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0059    0.0103    0.0346 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0059    0.0002    0.0348 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0208    0.0056    0.0053    0.0401 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0056    0.0007    0.0408 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0274    0.0070    0.0045    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0087    0.0022    0.0475 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0475


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0475
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0059    0.0103    0.0346 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0059    0.0002    0.0348 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0208    0.0056    0.0053    0.0401 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0056    0.0007    0.0408 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0274    0.0070    0.0045    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0087    0.0022    0.0475 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0475


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0475
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0059    0.0103    0.0346 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0059    0.0002    0.0348 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0208    0.0056    0.0053    0.0401 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0056    0.0007    0.0408 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0274    0.0070    0.0045    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0087    0.0022    0.0475 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0475


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0475
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0059    0.0103    0.0346 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0059    0.0002    0.0348 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0208    0.0056    0.0053    0.0401 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0056    0.0007    0.0408 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0274    0.0070    0.0045    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0086    0.0022    0.0475 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0475


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0475
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0059    0.0103    0.0346 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0059    0.0002    0.0348 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0208    0.0056    0.0053    0.0401 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0056    0.0007    0.0408 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0274    0.0070    0.0045    0.0453 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0086    0.0022    0.0475 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0475


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0086    0.0328 r
  ctstcts_inv_813997/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0329 r
  ctstcts_inv_813997/ZN (CKND3BWP16P90CPDULVT)      2      0.0074    0.0059    0.0051    0.0380 f
  ctstcts_inv_809993/I (CKND2BWP16P90CPDULVT)                        0.0059    0.0002    0.0382 f
  ctstcts_inv_809993/ZN (CKND2BWP16P90CPDULVT)      2      0.0029    0.0055    0.0050    0.0432 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0055    0.0001    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0434
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0058    0.0135    0.0138 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0140 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0240 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0058    0.0003    0.0242 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0023    0.0036    0.0086    0.0328 r
  ctstcts_inv_813997/I (CKND3BWP16P90CPDULVT)                        0.0036    0.0001    0.0329 r
  ctstcts_inv_813997/ZN (CKND3BWP16P90CPDULVT)      2      0.0074    0.0059    0.0051    0.0380 f
  ctstcts_inv_809993/I (CKND2BWP16P90CPDULVT)                        0.0059    0.0002    0.0382 f
  ctstcts_inv_809993/ZN (CKND2BWP16P90CPDULVT)      2      0.0029    0.0055    0.0050    0.0432 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0055    0.0001    0.0434 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0434


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0439
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0130    0.0133 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0133 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0028    0.0072    0.0205 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0205 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0268 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0268 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0319 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0323 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0288    0.0168    0.0110    0.0432 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0170    0.0007    0.0439 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0439


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0441
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0130    0.0133 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0133 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0028    0.0072    0.0205 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0205 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0268 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0268 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0319 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0323 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0288    0.0168    0.0110    0.0432 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0170    0.0009    0.0441 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0441


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0442
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0130    0.0133 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0040    0.0000    0.0133 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0028    0.0072    0.0205 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0028    0.0000    0.0205 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0030    0.0063    0.0268 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0030    0.0000    0.0268 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0319 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0323 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0288    0.0168    0.0110    0.0432 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0170    0.0010    0.0442 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0442


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0147        --    0.0838    0.0691    0.0782    0.0046        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0147        --    0.0838    0.0691        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0838 r    0.0838 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0691 r    0.0691 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0697 f    0.0697 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0697 f    0.0697 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0697 r    0.0697 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0698 r    0.0698 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0089    0.0199    0.0213 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0015    0.0228 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0098    0.0155    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0104    0.0014    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0095    0.0174    0.0571 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0095    0.0007    0.0578 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0211    0.0091    0.0084    0.0662 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0107    0.0046    0.0708 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0261    0.0075    0.0054    0.0762 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0197    0.0076    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0089    0.0199    0.0213 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0015    0.0228 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0098    0.0155    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0104    0.0014    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0095    0.0174    0.0571 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0095    0.0007    0.0578 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0211    0.0091    0.0084    0.0662 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0107    0.0046    0.0708 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0261    0.0075    0.0054    0.0762 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0197    0.0076    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0089    0.0199    0.0213 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0015    0.0228 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0098    0.0155    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0104    0.0014    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0095    0.0174    0.0571 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0095    0.0007    0.0578 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0211    0.0091    0.0084    0.0662 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0107    0.0046    0.0708 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0261    0.0075    0.0054    0.0762 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0197    0.0076    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0089    0.0199    0.0213 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0015    0.0228 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0098    0.0155    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0104    0.0014    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0095    0.0174    0.0571 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0095    0.0007    0.0578 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0211    0.0091    0.0084    0.0662 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0107    0.0046    0.0708 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0261    0.0075    0.0054    0.0762 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0197    0.0076    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0838
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0089    0.0199    0.0213 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0015    0.0228 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0098    0.0155    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0104    0.0014    0.0397 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0095    0.0174    0.0571 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0095    0.0007    0.0578 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0211    0.0091    0.0084    0.0662 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0107    0.0046    0.0708 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0261    0.0075    0.0054    0.0762 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0198    0.0076    0.0838 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0838


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0691
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0200 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0201 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0010    0.0046    0.0114    0.0315 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0046    0.0002    0.0316 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0418 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0418 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0084    0.0503 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0016    0.0519 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0251    0.0140    0.0659 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0272    0.0033    0.0691 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0691


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0697
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0172    0.0183 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0058    0.0001    0.0184 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0046    0.0110    0.0294 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0046    0.0002    0.0296 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0015    0.0049    0.0100    0.0396 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0125    0.0095    0.0492 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0125    0.0015    0.0507 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0261    0.0157    0.0664 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPDLVT)        0.0281    0.0033    0.0697 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0697


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0697
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0058    0.0172    0.0183 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0058    0.0001    0.0184 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0046    0.0110    0.0294 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0046    0.0002    0.0296 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0015    0.0049    0.0100    0.0396 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0001    0.0397 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0125    0.0095    0.0492 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0125    0.0015    0.0507 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0261    0.0157    0.0664 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)               0.0281    0.0033    0.0697 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0697


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0697
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0200 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0201 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0010    0.0046    0.0114    0.0315 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0046    0.0002    0.0316 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0418 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0418 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0084    0.0503 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0016    0.0519 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0251    0.0140    0.0659 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0275    0.0039    0.0697 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0697


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0698
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0847    0.0000
  tck (in)                                          2      0.0069    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0010    0.0010 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0059    0.0189    0.0200 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0059    0.0001    0.0201 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0010    0.0046    0.0114    0.0315 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0046    0.0002    0.0316 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0418 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0418 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0084    0.0503 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0105    0.0016    0.0519 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0251    0.0140    0.0659 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0274    0.0039    0.0698 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0698


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0080        --    0.0642    0.0562    0.0614    0.0025        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0080        --    0.0642    0.0562        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
                                                                        0.0642 r    0.0642 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0642 r    0.0642 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0642 r    0.0642 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0642 r    0.0642 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0642 r    0.0642 r        --          --
                                   S   i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
                                                                        0.0562 r    0.0562 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0566 r    0.0566 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0566 f    0.0566 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0566 f    0.0566 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0567 r    0.0567 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP
Latency             : 0.0642
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0074    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0074    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0078    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0077    0.0136    0.0452 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0077    0.0004    0.0456 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0212    0.0075    0.0068    0.0524 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0080    0.0024    0.0548 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0267    0.0076    0.0047    0.0595 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0136    0.0047    0.0642 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0642


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0642
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0074    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0074    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0078    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0077    0.0136    0.0452 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0077    0.0004    0.0456 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0212    0.0075    0.0068    0.0524 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0080    0.0024    0.0548 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0267    0.0076    0.0047    0.0595 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0136    0.0047    0.0642 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0642


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0642
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0074    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0074    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0078    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0077    0.0136    0.0452 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0077    0.0004    0.0456 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0212    0.0075    0.0068    0.0524 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0080    0.0024    0.0548 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0267    0.0076    0.0047    0.0595 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0136    0.0047    0.0642 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0642


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0642
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0074    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0074    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0078    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0077    0.0136    0.0452 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0077    0.0004    0.0456 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0212    0.0075    0.0068    0.0524 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0080    0.0024    0.0548 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0267    0.0076    0.0047    0.0595 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0137    0.0047    0.0642 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0642


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0642
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0063    0.0074    0.0167    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0074    0.0008    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0078    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0316 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0068    0.0077    0.0136    0.0452 r
  ctstcts_inv_796980/I (DCCKND10BWP16P90CPDULVT)                     0.0077    0.0004    0.0456 r
  ctstcts_inv_796980/ZN (DCCKND10BWP16P90CPDULVT)
                                                    3      0.0212    0.0075    0.0068    0.0524 f
  ctstcts_inv_791975/I (DCCKND12BWP16P90CPDULVT)                     0.0080    0.0024    0.0548 f
  ctstcts_inv_791975/ZN (DCCKND12BWP16P90CPDULVT)
                                                   30      0.0267    0.0076    0.0047    0.0595 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0136    0.0047    0.0642 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0642


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP
Latency             : 0.0562
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0167 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0051    0.0001    0.0168 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0037    0.0093    0.0261 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0037    0.0001    0.0261 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0081    0.0343 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0343 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0086    0.0069    0.0413 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0086    0.0009    0.0421 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0279    0.0208    0.0123    0.0544 r
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_2_/CP (DFCNQND1BWP16P90CPD)
                                                                     0.0217    0.0018    0.0562 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0562


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0167 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0051    0.0001    0.0168 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0037    0.0093    0.0261 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0037    0.0001    0.0261 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0081    0.0343 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0343 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0086    0.0069    0.0413 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0086    0.0009    0.0421 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0279    0.0208    0.0123    0.0544 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0218    0.0022    0.0566 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0144    0.0150 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0051    0.0001    0.0150 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0038    0.0091    0.0241 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0001    0.0242 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0015    0.0040    0.0081    0.0323 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0040    0.0001    0.0324 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0102    0.0077    0.0401 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0410 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0279    0.0216    0.0138    0.0548 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPDLVT)        0.0224    0.0018    0.0566 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0566
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 f
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0006    0.0006 f
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0144    0.0150 f
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0051    0.0001    0.0150 f
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0038    0.0091    0.0241 f
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0038    0.0001    0.0242 f
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0015    0.0040    0.0081    0.0323 f
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0040    0.0001    0.0324 f
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0102    0.0077    0.0401 r
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0410 r
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0279    0.0216    0.0138    0.0548 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDLVT)               0.0224    0.0018    0.0566 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0566


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0567
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0661    0.0000
  tck (in)                                          2      0.0070    0.0300    0.0000    0.0000 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0006    0.0006 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0051    0.0161    0.0167 r
  ctstcto_buf_1193/I (CKBD3BWP16P90CPDULVT)                          0.0051    0.0001    0.0168 r
  ctstcto_buf_1193/Z (CKBD3BWP16P90CPDULVT)         1      0.0011    0.0037    0.0093    0.0261 r
  ctstcto_buf_1147/I (CKBD2BWP16P90CPDULVT)                          0.0037    0.0001    0.0261 r
  ctstcto_buf_1147/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0081    0.0343 r
  ctstcts_inv_8511035/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0343 r
  ctstcts_inv_8511035/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0086    0.0069    0.0413 f
  ctstcts_inv_8471031/I (DCCKND4BWP16P90CPDULVT)                     0.0086    0.0009    0.0421 f
  ctstcts_inv_8471031/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0279    0.0208    0.0123    0.0544 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0216    0.0023    0.0567 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0567


1
