#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 26 22:07:48 2019
# Process ID: 18522
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3
# Command line: vivado -log DCTCop_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DCTCop_wrapper.tcl -notrace
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper.vdi
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/vivado.jou
#-----------------------------------------------------------
source DCTCop_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTs_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTKERNV2_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top DCTCop_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/DCTCop_DCTs_0_1.dcp' for cell 'DCTCop_i/DCTs_0'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1.dcp' for cell 'DCTCop_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1.dcp' for cell 'DCTCop_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1.dcp' for cell 'DCTCop_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1.dcp' for cell 'DCTCop_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1.dcp' for cell 'DCTCop_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_xbar_0/DCTCop_xbar_0.dcp' for cell 'DCTCop_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_auto_pc_0/DCTCop_auto_pc_0.dcp' for cell 'DCTCop_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_auto_pc_1/DCTCop_auto_pc_1.dcp' for cell 'DCTCop_i/microblaze_0_axi_periph/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_bram_if_cntlr_1/DCTCop_dlmb_bram_if_cntlr_1.dcp' for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_1/DCTCop_dlmb_v10_1.dcp' for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_bram_if_cntlr_1/DCTCop_ilmb_bram_if_cntlr_1.dcp' for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_1.dcp' for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_lmb_bram_1/DCTCop_lmb_bram_1.dcp' for cell 'DCTCop_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 10669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1.xdc] for cell 'DCTCop_i/microblaze_0/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/DCTCop_microblaze_0_1.xdc] for cell 'DCTCop_i/microblaze_0/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_1/DCTCop_dlmb_v10_1.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_dlmb_v10_1/DCTCop_dlmb_v10_1.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_1.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_ilmb_v10_1/DCTCop_ilmb_v10_1.xdc] for cell 'DCTCop_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1.xdc] for cell 'DCTCop_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2450.348 ; gain = 595.805 ; free physical = 136 ; free virtual = 11193
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_mdm_1_1/DCTCop_mdm_1_1.xdc] for cell 'DCTCop_i/mdm_1/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_board.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1_board.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_clk_wiz_1_1/DCTCop_clk_wiz_1_1.xdc] for cell 'DCTCop_i/clk_wiz_1/inst'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1_board.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1_board.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_rst_clk_wiz_1_100M_1/DCTCop_rst_clk_wiz_1_100M_1.xdc] for cell 'DCTCop_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1_board.xdc] for cell 'DCTCop_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1_board.xdc] for cell 'DCTCop_i/axi_uartlite_0/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1.xdc] for cell 'DCTCop_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_axi_uartlite_0_1/DCTCop_axi_uartlite_0_1.xdc] for cell 'DCTCop_i/axi_uartlite_0/U0'
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'DCTCop_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 223 ; free virtual = 11297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

31 Infos, 50 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2602.422 ; gain = 1241.633 ; free physical = 223 ; free virtual = 11297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 215 ; free virtual = 11290

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15ef03480

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 129 ; free virtual = 11160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15bee725f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 262 ; free virtual = 11154
INFO: [Opt 31-389] Phase Retarget created 158 cells and removed 225 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f7e39f1e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 263 ; free virtual = 11155
INFO: [Opt 31-389] Phase Constant propagation created 149 cells and removed 427 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aa1b23c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 266 ; free virtual = 11158
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1131 cells

Phase 4 BUFG optimization
INFO: [Opt 31-388] Skipped BUFG insertion on the high fanout net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res. Tightest setup path requirement on this net is 2.174 ns which is less than the minimum setup requirement of 2.500 ns. Resolution: To force BUFG insertion, set the property CLOCK_BUFFER_TYPE to BUFG on the net segment segment where the buffer will be inserted.
Phase 4 BUFG optimization | Checksum: aa1b23c5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 252 ; free virtual = 11144
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: aa1b23c5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 216 ; free virtual = 11116
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aa1b23c5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 216 ; free virtual = 11116
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             158  |             225  |                                              2  |
|  Constant propagation         |             149  |             427  |                                              0  |
|  Sweep                        |               0  |            1131  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 215 ; free virtual = 11115
Ending Logic Optimization Task | Checksum: b689dcb1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2602.422 ; gain = 0.000 ; free physical = 220 ; free virtual = 11117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.899 | TNS=-57864.403 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 1 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: d9cf8bfd

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1178 ; free virtual = 11614
Ending Power Optimization Task | Checksum: d9cf8bfd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 3176.996 ; gain = 574.574 ; free physical = 1254 ; free virtual = 11698

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 705368c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1244 ; free virtual = 11682
Ending Final Cleanup Task | Checksum: 705368c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1241 ; free virtual = 11679

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1241 ; free virtual = 11679
Ending Netlist Obfuscation Task | Checksum: 705368c3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1241 ; free virtual = 11679
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 50 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3176.996 ; gain = 574.574 ; free physical = 1241 ; free virtual = 11679
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1241 ; free virtual = 11679
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1237 ; free virtual = 11678
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1184 ; free virtual = 11673
INFO: [runtcl-4] Executing : report_drc -file DCTCop_wrapper_drc_opted.rpt -pb DCTCop_wrapper_drc_opted.pb -rpx DCTCop_wrapper_drc_opted.rpx
Command: report_drc -file DCTCop_wrapper_drc_opted.rpt -pb DCTCop_wrapper_drc_opted.pb -rpx DCTCop_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 11661
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 11658
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 35fa6d7d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 11658
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 11658

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12032873b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 1053 ; free virtual = 11549

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1573efd30

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 887 ; free virtual = 11388

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1573efd30

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 887 ; free virtual = 11388
Phase 1 Placer Initialization | Checksum: 1573efd30

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 887 ; free virtual = 11388

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1991ed316

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 840 ; free virtual = 11342

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/res. Replicated 77 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/en. Replicated 9 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset. Replicated 4 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage10MEn. Replicated 8 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage5En. Replicated 6 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage9En. Replicated 6 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage7En. Replicated 5 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En. Replicated 6 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1En. Replicated 6 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En. Replicated 12 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 139 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 139 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 822 ; free virtual = 11328
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage2DEn. Replicated 10 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage6DEn. Replicated 9 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage4DEn. Replicated 9 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage8DEn. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 36 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 823 ; free virtual = 11328
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][5] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][5] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[24]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][7] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_7__5 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][7] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[22]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][3] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][3] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[26]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][12] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_2__126 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][12] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[17]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][9] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_5__5 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][9] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[20]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][2] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_1__156 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][2] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[27]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][1] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_2__125 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][1] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[28]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][4] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][4] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[25]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][6] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_8__5 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][6] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[23]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][10] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_4__7 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][10] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[19]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][8] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_6__6 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][8] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[21]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_3__11 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[29]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/instr_addr_reg[0][11] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Using_FPGA.Native_i_3__12 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][11] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[18]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I could not be optimized because driver DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Use_BTC_2.bt_delayslot_target_reg[0][13] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[20].Gen_Instr_DFF/Instr_Addr[16]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/D[0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT/D[0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/D[0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT/D[0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT/Using_FPGA.Native could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[9] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_10__7 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[3] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_4__28 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1] could not be optimized because driver DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[6] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_7__9 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3] could not be optimized because driver DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0] could not be optimized because driver DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2] could not be optimized because driver DCTCop_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[0] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_1__177 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[1] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_2__139 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[8] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_9__8 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[4] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_5__8 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[2] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_3__26 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[5] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_6__9 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/ADDRB[7] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_i_8__8 could not be replicated
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[0]_0[21]. Net driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[0]_0[22]. Net driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[9] was replaced.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/POR_A. Replicated 3 times.
INFO: [Physopt 32-81] Processed net DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/POR_B. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 822 ; free virtual = 11327
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 823 ; free virtual = 11329
INFO: [Physopt 32-697] Replication is not feasible on the instance DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] as it has constraints that cannot be copied
INFO: [Physopt 32-117] Net DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2] could not be optimized because driver DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] could not be replicated
CRITICAL WARNING: [Physopt 32-723] Replication is not feasible due to the presence of ASYNC_REG property.
Resolution: In order to allow replication to occur, either remove the ASYNC_REG property on the flip flop or add another register that does not have the ASYNC_REG property set.
INFO: [Physopt 32-117] Net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/slv_reg64_reg[0]_rep could not be optimized because driver DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1En_i_1 could not be replicated
INFO: [Physopt 32-117] Net DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En_i_1_n_0 could not be optimized because driver DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT64Stg1En_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 823 ; free virtual = 11329

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          139  |              0  |                    10  |           0  |           1  |  00:00:19  |
|  Fanout                        |           36  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Critical Cell                 |           16  |              0  |                    14  |           0  |           1  |  00:00:02  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          191  |              0  |                    28  |           0  |           8  |  00:00:23  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c0c3460b

Time (s): cpu = 00:06:27 ; elapsed = 00:02:54 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 821 ; free virtual = 11327
Phase 2.2 Global Placement Core | Checksum: 1e7e4f84b

Time (s): cpu = 00:06:35 ; elapsed = 00:02:57 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 817 ; free virtual = 11324
Phase 2 Global Placement | Checksum: 1e7e4f84b

Time (s): cpu = 00:06:35 ; elapsed = 00:02:57 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 841 ; free virtual = 11348

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212e41efe

Time (s): cpu = 00:06:54 ; elapsed = 00:03:05 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 825 ; free virtual = 11331

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1781d88bf

Time (s): cpu = 00:07:56 ; elapsed = 00:03:44 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 793 ; free virtual = 11300

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16c0b18fd

Time (s): cpu = 00:07:58 ; elapsed = 00:03:45 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 793 ; free virtual = 11300

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ed27eb26

Time (s): cpu = 00:07:59 ; elapsed = 00:03:46 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 793 ; free virtual = 11300

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 165b64d8d

Time (s): cpu = 00:08:33 ; elapsed = 00:04:01 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 798 ; free virtual = 11304

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 157884198

Time (s): cpu = 00:09:05 ; elapsed = 00:04:33 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 262 ; free virtual = 10909

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1203f509a

Time (s): cpu = 00:09:11 ; elapsed = 00:04:38 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 275 ; free virtual = 10922

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 174e2bb95

Time (s): cpu = 00:09:11 ; elapsed = 00:04:39 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 275 ; free virtual = 10922

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 134736ccc

Time (s): cpu = 00:09:50 ; elapsed = 00:04:56 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 280 ; free virtual = 10927
Phase 3 Detail Placement | Checksum: 134736ccc

Time (s): cpu = 00:09:51 ; elapsed = 00:04:57 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 280 ; free virtual = 10928

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23ae87af3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23ae87af3

Time (s): cpu = 00:10:37 ; elapsed = 00:05:14 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 304 ; free virtual = 10954
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.891. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5b10336

Time (s): cpu = 00:12:14 ; elapsed = 00:06:15 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 326 ; free virtual = 10983
Phase 4.1 Post Commit Optimization | Checksum: 1b5b10336

Time (s): cpu = 00:12:15 ; elapsed = 00:06:16 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 326 ; free virtual = 10982

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5b10336

Time (s): cpu = 00:12:16 ; elapsed = 00:06:17 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 325 ; free virtual = 10982

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5b10336

Time (s): cpu = 00:12:17 ; elapsed = 00:06:18 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 325 ; free virtual = 10982

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 325 ; free virtual = 10982
Phase 4.4 Final Placement Cleanup | Checksum: 12dc4a95b

Time (s): cpu = 00:12:17 ; elapsed = 00:06:18 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 325 ; free virtual = 10982
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12dc4a95b

Time (s): cpu = 00:12:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 325 ; free virtual = 10982
Ending Placer Task | Checksum: a1e12523

Time (s): cpu = 00:12:18 ; elapsed = 00:06:19 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 323 ; free virtual = 10979
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 50 Warnings, 49 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:25 ; elapsed = 00:06:23 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 383 ; free virtual = 11039
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 383 ; free virtual = 11039
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 134 ; free virtual = 11011
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 260 ; free virtual = 11042
INFO: [runtcl-4] Executing : report_io -file DCTCop_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 252 ; free virtual = 11033
INFO: [runtcl-4] Executing : report_utilization -file DCTCop_wrapper_utilization_placed.rpt -pb DCTCop_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DCTCop_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3176.996 ; gain = 0.000 ; free physical = 255 ; free virtual = 11038
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5b341b33 ConstDB: 0 ShapeSum: 46ad09f0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 53f6cb80

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 143 ; free virtual = 10883
Post Restoration Checksum: NetGraph: 491865e3 NumContArr: ade659d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 53f6cb80

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 134 ; free virtual = 10853

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 53f6cb80

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 132 ; free virtual = 10831

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 53f6cb80

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 132 ; free virtual = 10831
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c5c4870

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 217 ; free virtual = 10791
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.652 | TNS=-165647.516| WHS=-0.191 | THS=-122.972|

Phase 2 Router Initialization | Checksum: 13e7f827a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:01 . Memory (MB): peak = 3186.004 ; gain = 9.008 ; free physical = 193 ; free virtual = 10769

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74635
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74635
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6fdd0e63

Time (s): cpu = 00:05:46 ; elapsed = 00:02:12 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 720 ; free virtual = 11111
INFO: [Route 35-580] Design has 1998 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |        DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |     DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[1]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[0]/D|
| clk_out1_DCTCop_clk_wiz_1_1 |clk_out1_DCTCop_clk_wiz_1_1 |DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/stream_addr_reg[5]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13531
 Number of Nodes with overlaps = 1490
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.061 | TNS=-232482.906| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16978a629

Time (s): cpu = 00:11:24 ; elapsed = 00:04:47 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 740 ; free virtual = 11137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.755 | TNS=-232307.078| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 160fb220d

Time (s): cpu = 00:13:38 ; elapsed = 00:06:20 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 729 ; free virtual = 11127

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.584 | TNS=-232450.453| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 94ba2436

Time (s): cpu = 00:15:50 ; elapsed = 00:07:56 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 690 ; free virtual = 11111

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 256
Phase 4.4 Global Iteration 3 | Checksum: 18b46402d

Time (s): cpu = 00:16:52 ; elapsed = 00:08:41 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 685 ; free virtual = 11108
Phase 4 Rip-up And Reroute | Checksum: 18b46402d

Time (s): cpu = 00:16:52 ; elapsed = 00:08:41 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 686 ; free virtual = 11108

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bf3a048e

Time (s): cpu = 00:17:00 ; elapsed = 00:08:44 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 686 ; free virtual = 11108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.545 | TNS=-228732.422| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ff3ed360

Time (s): cpu = 00:17:02 ; elapsed = 00:08:45 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 680 ; free virtual = 11102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ff3ed360

Time (s): cpu = 00:17:03 ; elapsed = 00:08:45 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 678 ; free virtual = 11101
Phase 5 Delay and Skew Optimization | Checksum: 1ff3ed360

Time (s): cpu = 00:17:03 ; elapsed = 00:08:46 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 679 ; free virtual = 11101

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152492a7d

Time (s): cpu = 00:17:14 ; elapsed = 00:08:50 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 678 ; free virtual = 11101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.526 | TNS=-228732.672| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22624176c

Time (s): cpu = 00:17:14 ; elapsed = 00:08:50 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 678 ; free virtual = 11101
Phase 6 Post Hold Fix | Checksum: 22624176c

Time (s): cpu = 00:17:14 ; elapsed = 00:08:50 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 678 ; free virtual = 11101

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 38.1179 %
  Global Horizontal Routing Utilization  = 35.5942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 90.3153%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y38 -> INT_R_X23Y39
   INT_L_X28Y30 -> INT_R_X29Y31
   INT_L_X26Y22 -> INT_R_X27Y23
   INT_L_X32Y20 -> INT_R_X33Y21
   INT_L_X34Y20 -> INT_R_X35Y21
South Dir 16x16 Area, Max Cong = 87.3834%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X44Y59 -> INT_R_X31Y71
   INT_L_X16Y40 -> INT_R_X31Y55
East Dir 8x8 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y24 -> INT_R_X31Y31
   INT_L_X24Y16 -> INT_R_X31Y23
West Dir 8x8 Area, Max Cong = 91.682%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y40 -> INT_R_X31Y47
   INT_L_X24Y32 -> INT_R_X31Y39
   INT_L_X24Y24 -> INT_R_X31Y31
   INT_L_X32Y24 -> INT_R_X39Y31
   INT_L_X24Y16 -> INT_R_X31Y23

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.384615 Sparse Ratio: 2.875
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 1.9375

Phase 7 Route finalize | Checksum: 1e8a234cd

Time (s): cpu = 00:17:15 ; elapsed = 00:08:51 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 676 ; free virtual = 11098

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e8a234cd

Time (s): cpu = 00:17:15 ; elapsed = 00:08:51 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 675 ; free virtual = 11097

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 204a82372

Time (s): cpu = 00:17:23 ; elapsed = 00:08:59 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 680 ; free virtual = 11102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.526 | TNS=-228732.672| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 204a82372

Time (s): cpu = 00:17:24 ; elapsed = 00:09:00 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 683 ; free virtual = 11105
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:24 ; elapsed = 00:09:00 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 740 ; free virtual = 11162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 51 Warnings, 49 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:34 ; elapsed = 00:09:04 . Memory (MB): peak = 3264.996 ; gain = 88.000 ; free physical = 740 ; free virtual = 11162
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3264.996 ; gain = 0.000 ; free physical = 740 ; free virtual = 11163
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3264.996 ; gain = 0.000 ; free physical = 406 ; free virtual = 11129
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3264.996 ; gain = 0.000 ; free physical = 516 ; free virtual = 11156
INFO: [runtcl-4] Executing : report_drc -file DCTCop_wrapper_drc_routed.rpt -pb DCTCop_wrapper_drc_routed.pb -rpx DCTCop_wrapper_drc_routed.rpx
Command: report_drc -file DCTCop_wrapper_drc_routed.rpt -pb DCTCop_wrapper_drc_routed.pb -rpx DCTCop_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3264.996 ; gain = 0.000 ; free physical = 481 ; free virtual = 11122
INFO: [runtcl-4] Executing : report_methodology -file DCTCop_wrapper_methodology_drc_routed.rpt -pb DCTCop_wrapper_methodology_drc_routed.pb -rpx DCTCop_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DCTCop_wrapper_methodology_drc_routed.rpt -pb DCTCop_wrapper_methodology_drc_routed.pb -rpx DCTCop_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/impl_3/DCTCop_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 3436.746 ; gain = 171.750 ; free physical = 439 ; free virtual = 11085
INFO: [runtcl-4] Executing : report_power -file DCTCop_wrapper_power_routed.rpt -pb DCTCop_wrapper_power_summary_routed.pb -rpx DCTCop_wrapper_power_routed.rpx
Command: report_power -file DCTCop_wrapper_power_routed.rpt -pb DCTCop_wrapper_power_summary_routed.pb -rpx DCTCop_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
206 Infos, 52 Warnings, 49 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 3436.746 ; gain = 0.000 ; free physical = 324 ; free virtual = 11002
INFO: [runtcl-4] Executing : report_route_status -file DCTCop_wrapper_route_status.rpt -pb DCTCop_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DCTCop_wrapper_timing_summary_routed.rpt -pb DCTCop_wrapper_timing_summary_routed.pb -rpx DCTCop_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DCTCop_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DCTCop_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DCTCop_wrapper_bus_skew_routed.rpt -pb DCTCop_wrapper_bus_skew_routed.pb -rpx DCTCop_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 22:28:12 2019...
