// Seed: 2563284297
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output reg id_7,
    input id_8,
    output id_9
);
  always @(*) begin
    id_7 <= 1;
  end
endmodule
