Warning (10268): Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments File: D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/Controller.v Line: 7
Warning (10268): Verilog HDL information at PC.v(6): always construct contains both blocking and non-blocking assignments File: D:/GitHub Clones/2019/OC2/MIPS-PIPELINE_FPGA/MIPS_PIPELINE_FPGA/Modulos/PC.v Line: 6
