###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        84273   # Number of WRITE/WRITEP commands
num_reads_done                 =       944033   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       748204   # Number of read row buffer hits
num_read_cmds                  =       944039   # Number of READ/READP commands
num_writes_done                =        84296   # Number of read requests issued
num_write_row_hits             =        50948   # Number of write row buffer hits
num_act_cmds                   =       230220   # Number of ACT commands
num_pre_cmds                   =       230193   # Number of PRE commands
num_ondemand_pres              =       206575   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9467629   # Cyles of rank active rank.0
rank_active_cycles.1           =      9178401   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       532371   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       821599   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       962746   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17957   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9922   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3665   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2846   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3778   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2768   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1202   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1856   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20569   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           20   # Write cmd latency (cycles)
write_latency[40-59]           =           26   # Write cmd latency (cycles)
write_latency[60-79]           =           88   # Write cmd latency (cycles)
write_latency[80-99]           =          183   # Write cmd latency (cycles)
write_latency[100-119]         =          239   # Write cmd latency (cycles)
write_latency[120-139]         =          453   # Write cmd latency (cycles)
write_latency[140-159]         =          603   # Write cmd latency (cycles)
write_latency[160-179]         =          898   # Write cmd latency (cycles)
write_latency[180-199]         =         1318   # Write cmd latency (cycles)
write_latency[200-]            =        80441   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       325349   # Read request latency (cycles)
read_latency[40-59]            =       110688   # Read request latency (cycles)
read_latency[60-79]            =       117486   # Read request latency (cycles)
read_latency[80-99]            =        60155   # Read request latency (cycles)
read_latency[100-119]          =        47176   # Read request latency (cycles)
read_latency[120-139]          =        40837   # Read request latency (cycles)
read_latency[140-159]          =        30028   # Read request latency (cycles)
read_latency[160-179]          =        24731   # Read request latency (cycles)
read_latency[180-199]          =        20232   # Read request latency (cycles)
read_latency[200-]             =       167351   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.20691e+08   # Write energy
read_energy                    =  3.80637e+09   # Read energy
act_energy                     =  6.29882e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55538e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94368e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9078e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72732e+09   # Active standby energy rank.1
average_read_latency           =      138.094   # Average read request latency (cycles)
average_interarrival           =      9.72399   # Average request interarrival latency (cycles)
total_energy                   =  1.78466e+10   # Total energy (pJ)
average_power                  =      1784.66   # Average power (mW)
average_bandwidth              =      8.77507   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        94675   # Number of WRITE/WRITEP commands
num_reads_done                 =      1043885   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       817921   # Number of read row buffer hits
num_read_cmds                  =      1043888   # Number of READ/READP commands
num_writes_done                =        94685   # Number of read requests issued
num_write_row_hits             =        55858   # Number of write row buffer hits
num_act_cmds                   =       266136   # Number of ACT commands
num_pre_cmds                   =       266106   # Number of PRE commands
num_ondemand_pres              =       241256   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9330583   # Cyles of rank active rank.0
rank_active_cycles.1           =      9289523   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       669417   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       710477   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1075311   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16311   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9888   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3369   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2726   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3765   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2727   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1038   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1214   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1852   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20416   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           15   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           63   # Write cmd latency (cycles)
write_latency[80-99]           =          161   # Write cmd latency (cycles)
write_latency[100-119]         =          214   # Write cmd latency (cycles)
write_latency[120-139]         =          416   # Write cmd latency (cycles)
write_latency[140-159]         =          588   # Write cmd latency (cycles)
write_latency[160-179]         =          947   # Write cmd latency (cycles)
write_latency[180-199]         =         1394   # Write cmd latency (cycles)
write_latency[200-]            =        90856   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       319526   # Read request latency (cycles)
read_latency[40-59]            =       118433   # Read request latency (cycles)
read_latency[60-79]            =       128448   # Read request latency (cycles)
read_latency[80-99]            =        70417   # Read request latency (cycles)
read_latency[100-119]          =        56054   # Read request latency (cycles)
read_latency[120-139]          =        48719   # Read request latency (cycles)
read_latency[140-159]          =        36516   # Read request latency (cycles)
read_latency[160-179]          =        30204   # Read request latency (cycles)
read_latency[180-199]          =        25187   # Read request latency (cycles)
read_latency[200-]             =       210378   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.72618e+08   # Write energy
read_energy                    =  4.20896e+09   # Read energy
act_energy                     =  7.28148e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2132e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41029e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82228e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79666e+09   # Active standby energy rank.1
average_read_latency           =      152.158   # Average read request latency (cycles)
average_interarrival           =      8.78255   # Average request interarrival latency (cycles)
total_energy                   =  1.83957e+10   # Total energy (pJ)
average_power                  =      1839.57   # Average power (mW)
average_bandwidth              =       9.7158   # Average bandwidth
