-- VHDL Code for AND gate

-- Header file declaration

library IEEE;
use IEEE.std_logic_1164.all;

-- Entity declaration

entity compLetra is

    port(I1 : in std_logic;      -- AND gate input
         I2 : in std_logic;      -- AND gate input
			I3 : in std_logic;      -- AND gate input
			I4 : in std_logic;      -- AND gate input
			I5 : in std_logic;      -- AND gate input
			
			C1 : in std_logic;      -- AND gate input
			C2 : in std_logic;      -- AND gate input
			C3 : in std_logic;      -- AND gate input
			C4 : in std_logic;      -- AND gate input
			C5 : in std_logic;      -- AND gate input
			
         A : out std_logic);    -- AND gate output

end compLetra;

-- Dataflow Modelling Style
-- Architecture definition

architecture compLetra_logic of compLetra is

 begin
   process (D1,D2,D3,D4,D5,L1,L2,L3,L4,L5)
		begin
			--L1 <= '1';
			--L2 <= '0';
			--L3 <= '0';
			--L4 <= '0';
			--L5 <= '0';
			
			if (D1 = L1) AND (D2 = L2) AND (D3 = L3) AND (D4 = L4) AND (D5 = L5) THEN
				A <= '1';
			ELSE
				A <= '0';
			end if;
		end process;

end compLetra_logic; 