`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is RTypeDecoderModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module RTypeDecoderModule_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  [31: 0] Instruction,
	output [6: 0] OpCode,
	output [4: 0] RD,
	output [2: 0] Funct3,
	output [4: 0] RS1,
	output [4: 0] RS2,
	output [6: 0] Funct7
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  RDecoders_L14F42T43_Expr = 1'b0;
wire  [32:1] Inputs_Instruction;
wire  [32:1] Bits;
wire signed  [32:1] ZeroU32;
wire  [7:1] RDecoders_L15F38T48_Index;
wire  [5:1] RDecoders_L20F34T45_Index;
wire  [3:1] RDecoders_L21F38T50_Index;
wire  [5:1] RDecoders_L22F35T47_Index;
wire  [5:1] RDecoders_L23F35T47_Index;
wire  [7:1] RDecoders_L24F38T50_Index;
assign Inputs_Instruction = Instruction/*cast*/;
assign Bits = Inputs_Instruction/*cast*/;
assign ZeroU32 = { {31{1'b0}}, RDecoders_L14F42T43_Expr }/*expand*/;
assign RDecoders_L15F38T48_Index = Bits[7:1]/*cast*/;
assign OpCode = RDecoders_L15F38T48_Index/*cast*/;
assign RDecoders_L20F34T45_Index = Bits[12:8]/*cast*/;
assign RD = RDecoders_L20F34T45_Index/*cast*/;
assign RDecoders_L21F38T50_Index = Bits[15:13]/*cast*/;
assign Funct3 = RDecoders_L21F38T50_Index/*cast*/;
assign RDecoders_L22F35T47_Index = Bits[20:16]/*cast*/;
assign RS1 = RDecoders_L22F35T47_Index/*cast*/;
assign RDecoders_L23F35T47_Index = Bits[25:21]/*cast*/;
assign RS2 = RDecoders_L23F35T47_Index/*cast*/;
assign RDecoders_L24F38T50_Index = Bits[32:26]/*cast*/;
assign Funct7 = RDecoders_L24F38T50_Index/*cast*/;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
