module partsel_00060(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [29:5] x4;
  wire signed [24:0] x5;
  wire signed [31:2] x6;
  wire [25:6] x7;
  wire [3:29] x8;
  wire [7:27] x9;
  wire signed [2:29] x10;
  wire [25:5] x11;
  wire signed [24:4] x12;
  wire signed [25:0] x13;
  wire signed [29:7] x14;
  wire [2:26] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [24:2] p0 = 444898303;
  localparam [1:29] p1 = 447444877;
  localparam [25:7] p2 = 446993208;
  localparam [26:6] p3 = 916433930;
  assign x4 = x1[19 + s1];
  assign x5 = p1[12 + s2];
  assign x6 = p1[14 + s3];
  assign x7 = {p2, x2};
  assign x8 = {2{(ctrl[0] && ctrl[2] && ctrl[2] ? (((!ctrl[1] || !ctrl[2] || !ctrl[1] ? ((p1[15 -: 1] & (p1[29 + s3 +: 6] & p1[30 + s0 +: 5])) ^ (((p2[13 + s0 +: 2] - x2) & x3[17]) | p3[16])) : p3[17 +: 3]) - {2{(p0 + x1[20])}}) & {p3[18 +: 4], ((p1[24 + s1 +: 5] + p0[9 + s0]) & p3[22])}) : (((p3[0 + s2 +: 8] ^ x2[11 + s1]) | (!ctrl[3] && ctrl[1] || ctrl[1] ? x1 : p1[22 + s0 +: 8])) + p3[16 -: 1]))}};
  assign x9 = x2[20 + s0 +: 8];
  assign x10 = (p1[16 + s3] - p0[11 +: 4]);
  assign x11 = x1;
  assign x12 = ((ctrl[3] || !ctrl[2] && ctrl[3] ? {p3[29 + s0 +: 2], p1[11 + s3]} : {2{{2{(p0[8] | x6[13 +: 3])}}}}) + (ctrl[2] || !ctrl[0] && !ctrl[1] ? p3[14 + s1] : p0[13]));
  assign x13 = (((({2{p2}} & p1[9]) - x5) | (x12[5 + s0 -: 8] | (x7 + x12))) ^ p1[9]);
  assign x14 = (!ctrl[3] || ctrl[3] || !ctrl[1] ? x6[18 + s2] : p1);
  assign x15 = (({2{p1[14 +: 1]}} | ({(p1[20] - x9[23]), p0} + {2{x7[9 + s2 +: 2]}})) & (ctrl[3] || ctrl[3] && !ctrl[3] ? p0[13 + s0] : {2{p2}}));
  assign y0 = x0[8];
  assign y1 = x4[8 + s3 +: 3];
  assign y2 = (p1[14 + s1 +: 6] | p3[10 + s2 -: 4]);
  assign y3 = x13[30 + s1 +: 1];
endmodule
