#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5e243b89ca20 .scope module, "tb_top" "tb_top" 2 6;
 .timescale -9 -12;
P_0x5e243b8989f0 .param/l "SIZE" 0 2 21, +C4<00000000000000000000000100000000>;
L_0x73790d19e1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c7420_0 .net/2s *"_s12", 31 0, L_0x73790d19e1c8;  1 drivers
L_0x73790d19e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c7520_0 .net/2s *"_s8", 31 0, L_0x73790d19e180;  1 drivers
v0x5e243b8c7600_0 .var "clk", 0 0;
v0x5e243b8c76f0_0 .var/i "con_counter", 31 0;
v0x5e243b8c77b0 .array/i "con_out", 0 255, 31 0;
v0x5e243b8c78c0_0 .net "count", 7 0, v0x5e243b8c6810_0;  1 drivers
v0x5e243b8c79d0_0 .var "enable", 0 0;
v0x5e243b8c7a70_0 .var/i "i", 31 0;
v0x5e243b8c7b30_0 .var/i "max_position", 31 0;
v0x5e243b8c7c10_0 .net/real "out", 0 0, L_0x5e243b8d8640;  1 drivers
v0x5e243b8c7cb0_0 .net/real "out2", 0 0, L_0x5e243b8d8f60;  1 drivers
v0x5e243b8c7d50_0 .var "reset", 0 0;
L_0x73790d19e060 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c7df0_0 .net "s1", 255 0, L_0x73790d19e060;  1 drivers
L_0x73790d19e0a8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c7e90_0 .net "s2", 255 0, L_0x73790d19e0a8;  1 drivers
v0x5e243b8c7f60_0 .net "s3", 255 0, L_0x5e243b8d81d0;  1 drivers
L_0x73790d19e018 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c8030_0 .net "tmp", 255 0, L_0x73790d19e018;  1 drivers
L_0x5e243b8d8800 .cast/real.s L_0x73790d19e180;
L_0x5e243b8d8940 .cast/real.s L_0x73790d19e1c8;
S_0x5e243b8a0070 .scope module, "ac" "autocorrelation" 2 72, 3 6 0, S_0x5e243b89ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "count"
    .port_info 3 /INPUT 256 "signal_1"
    .port_info 4 /INPUT 256 "signal_2"
    .port_info 5 /OUTPUT 256 "out"
P_0x5e243b8a1b40 .param/l "C_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x5e243b8a1b80 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000100000000>;
v0x5e243b892ba0_0 .var/i "a", 31 0;
v0x5e243b8c4ef0_0 .net "clk", 0 0, v0x5e243b8c7600_0;  1 drivers
v0x5e243b8c4fb0_0 .net "count", 7 0, v0x5e243b8c6810_0;  alias, 1 drivers
v0x5e243b8c5070_0 .net "out", 255 0, L_0x5e243b8d81d0;  alias, 1 drivers
v0x5e243b8c5150_0 .net "reset", 0 0, v0x5e243b8c7d50_0;  1 drivers
v0x5e243b8c5260_0 .net "signal_1", 255 0, L_0x73790d19e060;  alias, 1 drivers
v0x5e243b8c5340_0 .net "signal_2", 255 0, L_0x73790d19e0a8;  alias, 1 drivers
v0x5e243b8c5420_0 .var/i "tmp", 31 0;
E_0x5e243b883cb0 .event posedge, v0x5e243b8c4ef0_0;
L_0x5e243b8d81d0 .extend/s 256, v0x5e243b8c5420_0;
S_0x5e243b8c55c0 .scope module, "cc" "channel_capacity" 2 88, 4 12 0, S_0x5e243b89ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "W"
    .port_info 1 /INPUT 1 "N"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
v0x5e243b8c5b60_0 .net/real "C", 0 0, L_0x5e243b8d8f60;  alias, 1 drivers
L_0x73790d19e2a0 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c5c40_0 .net/real "N", 0 0, L_0x73790d19e2a0;  1 drivers
L_0x73790d19e2e8 .functor BUFT 1, Cr<m7c00000000000000gfc6>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c5d00_0 .net/real "S", 0 0, L_0x73790d19e2e8;  1 drivers
L_0x73790d19e258 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c5da0_0 .net/real "W", 0 0, L_0x73790d19e258;  1 drivers
L_0x73790d19e210 .functor BUFT 1, Cr<m4000000000000000gfc2>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c5e60_0 .net/real *"_s0", 0 0, L_0x73790d19e210;  1 drivers
v0x5e243b8c5f70_0 .net/real *"_s10", 0 0, L_0x5e243b8d8e70;  1 drivers
v0x5e243b8c6030_0 .net/real *"_s2", 0 0, L_0x5e243b8d8a80;  1 drivers
v0x5e243b8c6110_0 .net/real *"_s4", 0 0, L_0x5e243b8d8b20;  1 drivers
v0x5e243b8c61f0_0 .net *"_s6", 31 0, L_0x5e243b8d8c60;  1 drivers
v0x5e243b8c62d0_0 .net *"_s9", 31 0, L_0x5e243b8d8d50;  1 drivers
L_0x5e243b8d8a80 .arith/div.r 1, L_0x73790d19e2e8, L_0x73790d19e2a0;
L_0x5e243b8d8b20 .arith/sum.r 1, L_0x73790d19e210, L_0x5e243b8d8a80;
L_0x5e243b8d8c60 .cast/int 32, L_0x5e243b8d8b20;
L_0x5e243b8d8d50 .ufunc TD_tb_top.cc.clogb2, 32, L_0x5e243b8d8c60 (v0x5e243b8c5a80_0) v0x5e243b8c5980_0 S_0x5e243b8c57b0;
L_0x5e243b8d8e70 .cast/real L_0x5e243b8d8d50;
L_0x5e243b8d8f60 .arith/mult.r 1, L_0x73790d19e258, L_0x5e243b8d8e70;
S_0x5e243b8c57b0 .scope function, "clogb2" "clogb2" 4 22, 4 22 0, S_0x5e243b8c55c0;
 .timescale 0 0;
v0x5e243b8c5980_0 .var/i "clogb2", 31 0;
v0x5e243b8c5a80_0 .var/i "value", 31 0;
TD_tb_top.cc.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b8c5980_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e243b8c5a80_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5e243b8c5a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5e243b8c5a80_0, 0, 32;
    %load/vec4 v0x5e243b8c5980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e243b8c5980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5e243b8c6430 .scope module, "cnt" "counter" 2 11, 5 1 0, S_0x5e243b89ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 8 "count"
P_0x5e243b8c65b0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
v0x5e243b8c6740_0 .net "clk", 0 0, v0x5e243b8c7600_0;  alias, 1 drivers
v0x5e243b8c6810_0 .var "count", 7 0;
v0x5e243b8c68e0_0 .net "enable", 0 0, v0x5e243b8c79d0_0;  1 drivers
v0x5e243b8c69b0_0 .net "reset", 0 0, v0x5e243b8c7d50_0;  alias, 1 drivers
S_0x5e243b8c6af0 .scope module, "ga" "gain_advantage" 2 81, 6 7 0, S_0x5e243b89ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "beta"
    .port_info 1 /INPUT 1 "signal"
    .port_info 2 /INPUT 1 "noise"
    .port_info 3 /OUTPUT 1 "out"
L_0x73790d19e0f0 .functor BUFT 1, Cr<m6000000000000000gfc3>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c6cc0_0 .net/real *"_s0", 0 0, L_0x73790d19e0f0;  1 drivers
v0x5e243b8c6da0_0 .net/real *"_s3", 0 0, L_0x5e243b8d82c0;  1 drivers
v0x5e243b8c6e80_0 .net/real *"_s5", 0 0, L_0x5e243b8d8410;  1 drivers
v0x5e243b8c6f70_0 .net/real *"_s7", 0 0, L_0x5e243b8d8550;  1 drivers
L_0x73790d19e138 .functor BUFT 1, Cr<m4395810624dd3000gfbf>, C4<0>, C4<0>, C4<0>;
v0x5e243b8c7050_0 .net/real "beta", 0 0, L_0x73790d19e138;  1 drivers
v0x5e243b8c7160_0 .net/real "noise", 0 0, L_0x5e243b8d8940;  1 drivers
v0x5e243b8c7220_0 .net/real "out", 0 0, L_0x5e243b8d8640;  alias, 1 drivers
v0x5e243b8c72e0_0 .net/real "signal", 0 0, L_0x5e243b8d8800;  1 drivers
L_0x5e243b8d82c0 .arith/mult.r 1, L_0x73790d19e138, L_0x73790d19e0f0;
L_0x5e243b8d8410 .arith/mult.r 1, L_0x5e243b8d82c0, L_0x73790d19e138;
L_0x5e243b8d8550 .arith/mult.r 1, L_0x5e243b8d8410, L_0x5e243b8d8800;
L_0x5e243b8d8640 .arith/div.r 1, L_0x5e243b8d8550, L_0x5e243b8d8940;
    .scope S_0x5e243b8c6430;
T_1 ;
    %wait E_0x5e243b883cb0;
    %load/vec4 v0x5e243b8c69b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e243b8c6810_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e243b8c68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5e243b8c6810_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_1.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e243b8c6810_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x5e243b8c6810_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5e243b8c6810_0, 0, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e243b8a0070;
T_2 ;
    %wait E_0x5e243b883cb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b892ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b8c5420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b892ba0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5e243b892ba0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5e243b8c4fb0_0;
    %pad/u 32;
    %load/vec4 v0x5e243b892ba0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5e243b8c4fb0_0;
    %pad/u 32;
    %load/vec4 v0x5e243b892ba0_0;
    %sub;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5e243b8c5420_0;
    %load/vec4 v0x5e243b8c5260_0;
    %load/vec4 v0x5e243b892ba0_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x5e243b8c5420_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5e243b892ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e243b892ba0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 3 27 "$display", "the result for this convoluation is %d \012", v0x5e243b8c5420_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e243b89ca20;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5e243b8c7f60_0;
    %pad/u 32;
    %load/vec4 v0x5e243b8c78c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5e243b8c77b0, 4, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e243b89ca20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e243b8c7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e243b8c7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e243b8c79d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b8c76f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5e243b8c76f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e243b8c76f0_0;
    %store/vec4a v0x5e243b8c77b0, 4, 0;
    %load/vec4 v0x5e243b8c76f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e243b8c76f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5e243b89ca20;
T_5 ;
    %vpi_call 2 48 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5e243b89ca20;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5e243b8c7600_0;
    %nor/r;
    %store/vec4 v0x5e243b8c7600_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e243b89ca20;
T_7 ;
    %delay 2555000, 0;
    %vpi_call 2 59 "$display", "The gain advantage of our sample is %f \012", v0x5e243b8c7c10_0 {0 0 0};
    %vpi_call 2 60 "$display", "The channel capacity of our sample is %f \012", v0x5e243b8c7cb0_0 {0 0 0};
    %pushi/real 1954650009, 4063; load=0.227551
    %pushi/real 409151, 4041; load=0.227551
    %add/wr;
    %vpi_call 2 61 "$display", "The channel capacity to Bandwidth ratio is is %f \012", W<0,r> {0 1 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b8c7b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e243b8c7a70_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5e243b8c7a70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 4, v0x5e243b8c7b30_0;
    %load/vec4a v0x5e243b8c77b0, 4;
    %ix/getv/s 4, v0x5e243b8c7a70_0;
    %load/vec4a v0x5e243b8c77b0, 4;
    %cmp/s;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x5e243b8c7a70_0;
    %store/vec4 v0x5e243b8c7b30_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5e243b8c7a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e243b8c7a70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 66 "$display", "for auto correlation, the position N where it seems", " to be correlated perfectly is at position %d with a ", v0x5e243b8c7b30_0, "score %d\012", &A<v0x5e243b8c77b0, v0x5e243b8c7b30_0 > {0 0 0};
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./autocorrelation.v";
    "./channel_capacity.v";
    "./counter.v";
    "./gain_advantage.v";
