<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/all.min.css">
    <link rel="stylesheet" href="style2.css">
    <link rel="shortcut icon" type="image/png" href="images/logo.png">
    <title>Yaseen Salah</title>
    <script>src="main.js"</script>
</head>

<body>
    <a href="index.html" class="hw-logo-image">
        <img src="images/hwlogo.png" width="38" height="38"/> 
    </a>
    <header>
        <a href="index.html" class="hw-logo">
            Yaseen Salah
        </a>
        <nav class="hw-navigation">
            <a href="index.html#about">About Me</a>
            <a href="index.html#services">Services</a>
            <a href="index.html#projects">Projects</a>
            <a href="index.html#contact">Contact</a>
        </nav>
    </header>

    <section class="main">
    </section>


    <section class="popup" id="hardware">
        <a href="index.html" class="lclose">+</a>
        <a href="index.html" class="rclose">+</a>
        <div  class="popup-content">
            <div class="s-info">

                <h3>I'm Digital ICs Engineer</h3>
                <p class="hw-info">I have hands-on experience in RTL Design, Simulation, and Debugging using Verilog/VHDL. Microarchitectures Design and Integration. 
                    Logical Synthesis Constraints Development using TCL.
                    Knowledge of Serial Communication Protocols SPI, UART, IÂ²C, and MIPI I3C.
                    Knowledge of DSP techniques.
                    Knowledge of Static Timing Analysis and CDC/RDC.
                    Knowledge of FPGA Prototyping, Formal Verification, and ASIC Physical Design Flow.</p>
            </div>
            <br>
            <a href="#hw-projects" class="hw-btn" id="button">View My Projects!</a>

    
        </div>
    </section>

    
    <section class="hw-projects" id="hw-projects">
        <br>
        <h2 class="title">My Technical Projects</h2>
        <div class="content">
            <a href="https://github.com/yaseensalah/32-bit-Single-Cycle-RISC-V" class="project-card">
                <div class="project-image">
                    <img src="images/RISCV_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Digital Design and Verification of 32-bit Single Cycle RISC-V</span>
                    </strong>
                    <p class="project-category">Computer Architecture Using Verilog HDL Project (ITI)</p>
                </div>
            </a>
            <a href="https://www.linkedin.com/posts/yaseen-salah_mipi-i3c-i2c-activity-7086048196707151872-_lY5?utm_source=share&utm_medium=member_desktop" class="project-card">
                <div class="project-image">
                    <img src="images/gp.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">ASIC Design and Verification of MIPI I3C with FPGA Prototyping</span>
                    </strong>
                    <p class="project-category">Graduation Project 2023</p>
                </div>
            </a>
            <a href="https://github.com/yaseensalah/Digital-Design-of-FIR-Filter" class="project-card">
                <div class="project-image">
                    <img src="images/FIR Cover1.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Configurable 50th Order Low-Pass FIR Filter</span>
                    </strong>
                    <p class="project-category">MATLAB Modeling, Verilog Design and Verification, and Simulink Validation</p>
                </div>
            </a>
            <a href="https://github.com/yaseensalah/ASIC-Design-of-Low-Power-Configurable-Multi-Clock-Digital-System-With-UART-Transceiver" class="project-card">
                <div class="project-image">
                    <img src="images/system.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Low Power Configurable Multi-Clock Digital System With UART Transceiver</span>
                    </strong>
                    <p class="project-category">Verilog Design and Verification (RTL to GDSII)</p>
                </div>
            </a>
            <a href="https://drive.google.com/drive/folders/1Nsnw7d1uh3hT7la4j2y2pVIW-5Oa73fH" class="project-card">
                <div class="project-image">
                    <img src="images/vm.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Vending Machine Control Unit</span>
                    </strong>
                    <p class="project-category">VHDL Design and Verification (RTL to GDSII)</p>
                </div>
            </a>
            <a href="https://drive.google.com/drive/folders/1yFRCeqTB4-2aVAoKXXmdOHE4XPY_pu58" class="project-card">
                <div class="project-image">
                    <img src="images/wmcu.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Washing Machine Control Unit</span>
                    </strong>
                    <p class="project-category">Verilog Design and Verification</p>
                </div>
            </a>
            <a href="https://drive.google.com/file/d/1fYXRY-gyQK3oqcI-P6Mz_8GuDyzWyIFl/view?usp=sharing" class="project-card">
                <div class="project-image">
                    <img src="images/SPI_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">SPI Slave With Dual-Port Ram</span>
                    </strong>
                    <p class="project-category">Verilog Design and Verification</p>
                </div>
            </a>
            <a href="https://github.com/sheshtawy898/GPS_ASU_PROJECT_67" class="project-card">
                <div class="project-image">
                    <img src="images/GPS_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">GPS Tracking System</span>
                    </strong>
                    <p class="project-category">Embedded Systems Project (Tiva C)</p>
                </div>
            </a>  
            <a href="https://drive.google.com/file/d/1YoeMfk-bvvxkfiqPyGgS23p9M4TdLiXS/view?usp=sharing" class="project-card">
                <div class="project-image">
                    <img src="images/ALU_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Full-Custom 4-bits ALU</span>
                    </strong>
                    <p class="project-category">Digital Circuits Project (Cadence & VHDL)</p>
                </div>
            </a>
            <a href="https://drive.google.com/file/d/13W-JR3F7lBsN8QBe9uh7Y0-kMzglYySI/view?usp=sharing" class="project-card">
                <div class="project-image">
                    <img src="images/Adder_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">3-bits Full Adder</span>
                    </strong>
                    <p class="project-category">Logic Design Project</p>
                </div>
            </a>
            <a href="https://drive.google.com/file/d/1nGI6wxNGISni8bPhPMpuhvQoDYqzzCEv/view?usp=drive_link" class="project-card">
                <div class="project-image">
                    <img src="images/dtmf.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">DTMF Signal Processing</span>
                    </strong>
                    <p class="project-category">Digital Signal Processing Project</p>
                </div>
            </a>
            <a href="https://drive.google.com/file/d/1qsTHqndCVIeGFWEDlKral-5x_Rxc-cAv/view?usp=sharing" class="project-card">
                <div class="project-image">
                    <img src="images/PCB_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">Phase Shift Oscillator PCB</span>
                    </strong>
                    <p class="project-category">Analog Circuits (2) Project</p>
                </div>
            </a>
            <a href="https://drive.google.com/file/d/1RuTgOKQDiPN1ilJb7upWl8ogcUPCafrR/view?usp=sharing" class="project-card">
                <div class="project-image">
                    <img src="images/WCN_TH.jpg"/>
                </div>
                <div class="project-info">
                    <strong class="project-details">
                        <span class="project-title">SP MATLAB Planning Tool</span>
                    </strong>
                    <p class="project-category">Wireless Communication Networks</p>
                </div>
            </a>
            
        </div>
        
    </section>
    <section class="cards-contact" id="contact">
        <h2 class="title">Let's Work Together!</h2>
        <div class="content">
            <a href="https://wa.me/qr/D2GANIHSRATPO1" class="card">
                <div class="icon">
                    <i class="fab fa-whatsapp"></i>
                </div>
                <div class="info">
                    <h3>WhatsApp</h3>
                    <p>+20 109 739 5589</p>
                </div>
            </a>
            <a href="mailto:yaseensalah58@gmail.com" class="card">
                <div class="icon">
                    <i class="far fa-envelope"></i>
                </div>
                <div class="info">
                    <h3>Email</h3>
                    <p>yaseensalah58@gmail.com</p>
                </div>
            </a>
        </div>
    </section>
    
    <footer class="footer">
        <p class="footer-title">all copyrights reserved Â© 2022 developed by <span><a href="https://github.com/yaseensalah/YaseenSalah.me" class="github">Yaseen Salah</a></span></p>
        <div class="social-icons">
            <a href="https://www.linkedin.com/in/yaseen-salah/"><i class="fab fa-linkedin"></i></a>
            <a href="https://www.behance.net/yaseensalah1"><i class="fab fa-behance"></i></a>
            <a href="https://www.facebook.com/yaseen.salah1/"><i class="fab fa-facebook"></i></a>
            <a href="https://www.instagram.com/Yaseen.salah_/?fbclid=IwAR1nKQhAj2lDop2nMbgqWP0vrCvMg53BjhheCZaLR0lbVi6xqRNb_FOvte4"><i class="fab fa-instagram"></i></a>
        </div>
    </footer>

</body>
</html>
