// Seed: 2028492432
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  task id_2(input id_3, reg id_4);
    id_2 = (1) | 1;
    input id_5;
    if (id_3) id_3 = 1;
    id_3 <= id_4;
  endtask
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output tri1  id_1,
    output tri   id_2,
    input  tri   id_3
);
  id_5 :
  assert property (@(negedge 1 or posedge ~(1'h0) or posedge {
    id_5, 1
  } or posedge 1 ? (id_5) : 1) id_5)
    id_5 <= id_5;
  wire id_6;
endmodule
module module_3 (
    input  wire  id_0,
    input  wire  id_1,
    output uwire id_2,
    output wand  id_3
);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
