{"vcs1":{"timestamp_begin":1680783775.286508707, "rt":0.70, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1680783776.034538757, "rt":1.01, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680783777.089321063, "rt":0.21, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680783775.033645863}
{"VCS_COMP_START_TIME": 1680783775.033645863}
{"VCS_COMP_END_TIME": 1680783778.404985451}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338248}}
{"stitch_vcselab": {"peak_mem": 222644}}
