
Efinix FPGA Placement and Routing.
Version: 2022.2.322 
Compiled: Dec 18 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T20F256" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0993806 seconds.
	VDB Netlist Checker took 0.09375 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 24.332 MB, end = 24.332 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 52.724 MB
VDB Netlist Checker resident set memory usage: begin = 34.64 MB, end = 34.812 MB, delta = 0.172 MB
	VDB Netlist Checker peak resident set memory usage = 61.98 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv".
Creating interface clock pin tx_fastclk.
Creating interface clock buffer tx_fastclk~CLKBUF.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Capstone/WES207/rtl/WES207_basic/WES207_basic.vdb".
Netlist pre-processing took 0.244338 seconds.
	Netlist pre-processing took 0.21875 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 10.92 MB, end = 34.96 MB, delta = 24.04 MB
	Netlist pre-processing peak virtual memory usage = 52.724 MB
Netlist pre-processing resident set memory usage: begin = 21.66 MB, end = 45.368 MB, delta = 23.708 MB
	Netlist pre-processing peak resident set memory usage = 61.98 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto" took 0.01 seconds
Creating IO constraints file 'C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.io_place'
Packing took 0.0572776 seconds.
	Packing took 0.0625 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 31.288 MB, end = 35.492 MB, delta = 4.204 MB
	Packing peak virtual memory usage = 52.724 MB
Packing resident set memory usage: begin = 40.528 MB, end = 46.196 MB, delta = 5.668 MB
	Packing peak resident set memory usage = 61.98 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto
Read proto netlist for file "C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.net_proto" took 0.009 seconds
Setup net and block data structure took 0.227 seconds
Packed netlist loading took 0.255674 seconds.
	Packed netlist loading took 0.21875 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 35.492 MB, end = 106.628 MB, delta = 71.136 MB
	Packed netlist loading peak virtual memory usage = 145.804 MB
Packed netlist loading resident set memory usage: begin = 46.204 MB, end = 114.476 MB, delta = 68.272 MB
	Packed netlist loading peak resident set memory usage = 153.504 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

[SDC line 1] create_clock: no pin(s)/port(s)/net(s) specified, only virtual clock 'INPUT_CLK' will be created. If you don't want this, please specify pin(s)/port(s)/net(s) to the command.

SDC file 'C:/Capstone/WES207/rtl/WES207_basic/WES207constrain.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv'.
Successfully processed interface constraints file "C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.interface.csv".
Writing IO placement constraints to 'C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.interface.io'.

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic.interface.io'.

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/work_pnr\WES207_basic.io_place'.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic_after_qp.qdelay
WARNING(1): No constrained clocks found. Qplacer will be run with timing driven mode disabled.
QPLACER STATIC DB USAGE DISABLED
NumRegions 1
Starting Global Placer with 16 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1      490687     -2147483647         0.5%
          2      407463     -2147483647         0.6%
          3      404621     -2147483647         1.0%
          4      329970     -2147483647         1.7%
          5      214252     -2147483647         4.4%
          6      118921     -2147483647        17.3%
          7       83413     -2147483647        39.2%
          8       79887     -2147483647        50.2%
          9       81923     -2147483647        52.0%
         10       90973     -2147483647        53.3%
         11      101661     -2147483647        53.9%
         12      112029     -2147483647        55.5%
         13      122090     -2147483647        57.0%
         14      128516     -2147483647        59.2%
         15      134705     -2147483647        61.6%
         16      131115     -2147483647        63.2%
         17      126952     -2147483647        66.6%
         18      126306     -2147483647        67.4%
         19      124413     -2147483647        68.9%
         20      123365     -2147483647        70.4%
         21       70781     -2147483647        73.5%
         22       69987     -2147483647        75.1%
         23       69772     -2147483647        76.8%
         24       70090     -2147483647        78.0%
         25       69145     -2147483647        79.3%
         26       68839     -2147483647        81.1%
         27       69084     -2147483647        81.7%
         28       69271     -2147483647        82.5%
         29       69499     -2147483647        82.8%
         30       69555     -2147483647        83.9%
         31       69676     -2147483647        85.1%
         32       70218     -2147483647        86.2%
         33       70261     -2147483647        86.9%
         34       70505     -2147483647        87.2%
         35       70270     -2147483647        87.7%
         36       70401     -2147483647        88.7%
         37       70355     -2147483647        90.0%
         38       70570     -2147483647        90.6%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       68839              NA        30.0
          1       56192              NA        30.0
          2       67135              NA        30.0
          3       69208              NA        30.0
          4       59933              NA        30.0
          5       57275              NA        30.0
          6       51662              NA        30.0
          7       50753              NA        30.0
          8       47316              NA        30.0
          9       46929              NA        30.0
         10       44098              NA        30.0
         11       43010              NA        30.0
         12       39861              NA        30.0
         13       38669              NA        30.0
         14       36437              NA        30.0
         15       35340              NA        29.8
         16       33919              NA        29.3
         17       33358              NA        28.7
         18       32251              NA        27.7
         19       31543              NA        26.8
         20       30410              NA        25.6
         21       29562              NA        24.4
         22       28942              NA        23.1
         23       28184              NA        21.9
         24       27611              NA        20.6
         25       27242              NA        19.4
         26       26615              NA        18.2
         27       26174              NA        17.0
         28       25717              NA        15.9
         29       25216              NA        14.8
         30       24780              NA        13.8
         31       24200              NA        12.8
         32       23568              NA        11.7
No timing data to generate C:/Capstone/WES207/rtl/WES207_basic/outflow\WES207_basic_after_qp.qdelay
Placement successful: 6624 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.113023 at 71,9
Congestion-weighted HPWL per net: 3.22073

Reading placement constraints from 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.qplace'.
Finished Realigning Types (1256 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'C:/Capstone/WES207/rtl/WES207_basic/outflow/WES207_basic.place'
Placement took 10.3127 seconds.
	Placement took 17.4219 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 106.628 MB, end = 137.804 MB, delta = 31.176 MB
	Placement peak virtual memory usage = 334.896 MB
Placement resident set memory usage: begin = 114.484 MB, end = 140.368 MB, delta = 25.884 MB
	Placement peak resident set memory usage = 335.352 MB
***** Ending stage placement *****

