// Seed: 2831672094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign module_1.id_2 = 0;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(posedge 1 or 1'b0) begin : LABEL_0
    assume #1  (id_1)
    else
      $display(1 <= 1, 1, 1, 1, 1, 1, id_1 - id_1 - id_2, 1, id_1 == ~id_2, id_1, 1, 1'b0, 1 == 1);
    id_2 = {id_1 * id_1, id_1};
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
