15:46:23 INFO  : Registering command handlers for Vitis TCF services
15:46:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\axi_dma\vitis\temp_xsdb_launch_script.tcl
15:46:25 INFO  : XSCT server has started successfully.
15:46:25 INFO  : Successfully done setting XSCT server connection channel  
15:46:25 INFO  : plnx-install-location is set to ''
15:46:25 INFO  : Successfully done setting workspace for the tool. 
15:46:25 INFO  : Successfully done query RDI_DATADIR 
15:46:25 INFO  : Platform repository initialization has completed.
15:47:14 INFO  : Result from executing command 'getProjects': axi_dma
15:47:14 INFO  : Result from executing command 'getPlatforms': 
20:23:36 INFO  : Result from executing command 'getProjects': axi_dma
20:23:36 INFO  : Result from executing command 'getPlatforms': axi_dma|E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/axi_dma.xpfm
20:23:36 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:27:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:29:10 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:29:52 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:33:24 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:41:11 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:02:30 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:02:50 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:25:20 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:13 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:26:13 INFO  : 'jtag frequency' command is executed.
21:26:13 INFO  : Context for 'APU' is selected.
21:26:13 INFO  : System reset is completed.
21:26:16 INFO  : 'after 3000' command is executed.
21:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:26:18 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:26:18 INFO  : Context for 'APU' is selected.
21:26:18 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:18 INFO  : Context for 'APU' is selected.
21:26:18 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:26:19 INFO  : 'ps7_init' command is executed.
21:26:19 INFO  : 'ps7_post_config' command is executed.
21:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:19 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:19 INFO  : 'con' command is executed.
21:26:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:19 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:27:31 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:27:33 INFO  : Disconnected from the channel tcfchan#4.
21:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:34 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:27:34 INFO  : 'jtag frequency' command is executed.
21:27:34 INFO  : Context for 'APU' is selected.
21:27:34 INFO  : System reset is completed.
21:27:37 INFO  : 'after 3000' command is executed.
21:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:27:39 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:27:39 INFO  : Context for 'APU' is selected.
21:27:39 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:39 INFO  : Context for 'APU' is selected.
21:27:39 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:27:40 INFO  : 'ps7_init' command is executed.
21:27:40 INFO  : 'ps7_post_config' command is executed.
21:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:40 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:40 INFO  : 'con' command is executed.
21:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:40 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:33:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:33:58 INFO  : Disconnected from the channel tcfchan#5.
21:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:58 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:33:58 INFO  : 'jtag frequency' command is executed.
21:33:58 INFO  : Context for 'APU' is selected.
21:33:58 INFO  : System reset is completed.
21:34:01 INFO  : 'after 3000' command is executed.
21:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:34:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:34:04 INFO  : Context for 'APU' is selected.
21:34:04 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:04 INFO  : Context for 'APU' is selected.
21:34:04 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:34:04 INFO  : 'ps7_init' command is executed.
21:34:04 INFO  : 'ps7_post_config' command is executed.
21:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:04 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:05 INFO  : 'con' command is executed.
21:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:34:59 INFO  : Disconnected from the channel tcfchan#6.
21:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:59 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:34:59 INFO  : 'jtag frequency' command is executed.
21:34:59 INFO  : Context for 'APU' is selected.
21:34:59 INFO  : System reset is completed.
21:35:02 INFO  : 'after 3000' command is executed.
21:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:35:04 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:35:05 INFO  : Context for 'APU' is selected.
21:35:05 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:05 INFO  : Context for 'APU' is selected.
21:35:05 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:35:05 INFO  : 'ps7_init' command is executed.
21:35:05 INFO  : 'ps7_post_config' command is executed.
21:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:05 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:05 INFO  : 'con' command is executed.
21:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:05 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:37:09 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:37:11 INFO  : Disconnected from the channel tcfchan#7.
21:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:37:11 INFO  : 'jtag frequency' command is executed.
21:37:11 INFO  : Context for 'APU' is selected.
21:37:11 INFO  : System reset is completed.
21:37:14 INFO  : 'after 3000' command is executed.
21:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:37:17 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:37:17 INFO  : Context for 'APU' is selected.
21:37:17 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:17 INFO  : Context for 'APU' is selected.
21:37:17 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:37:17 INFO  : 'ps7_init' command is executed.
21:37:17 INFO  : 'ps7_post_config' command is executed.
21:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:18 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:18 INFO  : 'con' command is executed.
21:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:18 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:37:40 INFO  : Disconnected from the channel tcfchan#8.
21:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:41 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:37:41 INFO  : 'jtag frequency' command is executed.
21:37:41 INFO  : Context for 'APU' is selected.
21:37:41 INFO  : System reset is completed.
21:37:44 INFO  : 'after 3000' command is executed.
21:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:37:46 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:37:46 INFO  : Context for 'APU' is selected.
21:37:46 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:46 INFO  : Context for 'APU' is selected.
21:37:46 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:37:47 INFO  : 'ps7_init' command is executed.
21:37:47 INFO  : 'ps7_post_config' command is executed.
21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:47 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:47 INFO  : 'con' command is executed.
21:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:47 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:39:21 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:39:24 INFO  : Disconnected from the channel tcfchan#9.
21:39:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:25 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:39:25 INFO  : 'jtag frequency' command is executed.
21:39:25 INFO  : Context for 'APU' is selected.
21:39:25 INFO  : System reset is completed.
21:39:28 INFO  : 'after 3000' command is executed.
21:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:39:30 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:39:30 INFO  : Context for 'APU' is selected.
21:39:30 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:30 INFO  : Context for 'APU' is selected.
21:39:30 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:39:31 INFO  : 'ps7_init' command is executed.
21:39:31 INFO  : 'ps7_post_config' command is executed.
21:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:31 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:31 INFO  : 'con' command is executed.
21:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:31 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:40:03 INFO  : Disconnected from the channel tcfchan#10.
21:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:03 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:40:03 INFO  : 'jtag frequency' command is executed.
21:40:03 INFO  : Context for 'APU' is selected.
21:40:03 INFO  : System reset is completed.
21:40:06 INFO  : 'after 3000' command is executed.
21:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
21:40:09 INFO  : FPGA configured successfully with bitstream "E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa'.
21:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : Sourcing of 'E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:40:09 INFO  : 'ps7_init' command is executed.
21:40:09 INFO  : 'ps7_post_config' command is executed.
21:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:09 INFO  : The application 'E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/axi_dma/vitis/axi_dma/export/axi_dma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/axi_dma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/axi_dma/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:09 INFO  : 'con' command is executed.
21:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:09 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\axi_dma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:40:38 INFO  : Disconnected from the channel tcfchan#11.
09:54:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\axi_dma\vitis\temp_xsdb_launch_script.tcl
09:54:48 INFO  : XSCT server has started successfully.
09:54:48 INFO  : plnx-install-location is set to ''
09:54:48 INFO  : Successfully done setting XSCT server connection channel  
09:54:48 INFO  : Successfully done setting workspace for the tool. 
09:54:52 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


09:54:52 INFO  : Platform repository initialization has completed.
09:54:53 INFO  : Registering command handlers for Vitis TCF services
09:54:55 INFO  : Successfully done query RDI_DATADIR 
17:04:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\axi_dma\vitis\temp_xsdb_launch_script.tcl
17:04:13 INFO  : XSCT server has started successfully.
17:04:13 INFO  : Successfully done setting XSCT server connection channel  
17:04:13 INFO  : plnx-install-location is set to ''
17:04:13 INFO  : Successfully done setting workspace for the tool. 
17:04:17 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


17:04:17 INFO  : Platform repository initialization has completed.
17:04:18 INFO  : Registering command handlers for Vitis TCF services
17:04:20 INFO  : Successfully done query RDI_DATADIR 
18:49:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\axi_dma\vitis\temp_xsdb_launch_script.tcl
18:50:00 INFO  : XSCT server has started successfully.
18:50:00 INFO  : plnx-install-location is set to ''
18:50:00 INFO  : Successfully done setting XSCT server connection channel  
18:50:00 INFO  : Successfully done setting workspace for the tool. 
18:50:02 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


18:50:02 INFO  : Platform repository initialization has completed.
18:50:03 INFO  : Successfully done query RDI_DATADIR 
18:50:03 INFO  : Registering command handlers for Vitis TCF services
