// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _YCrCb_GUASSIAN_HH_
#define _YCrCb_GUASSIAN_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "YCrCb_GUASSIAN_Block_2.h"
#include "CvtColor.h"
#include "Split.h"
#include "YCrCb_GUASSIAN_Loop_1.h"
#include "Duplicate349.h"
#include "MinMaxLoc.h"
#include "normalized.h"
#include "Duplicate.h"
#include "otsu_threshold.h"
#include "YCrCb_GUASSIAN_Block.h"
#include "YCrCb_GUASSIAN_Loop_s.h"
#include "erode_dilate.h"
#include "fifo_w11_d6_A.h"
#include "fifo_w10_d6_A.h"
#include "fifo_w11_d3_A.h"
#include "fifo_w10_d3_A.h"
#include "fifo_w8_d1_A_x.h"
#include "fifo_w32_d1_A.h"
#include "fifo_w64_d1_A.h"
#include "start_for_Split_U0.h"
#include "start_for_YCrCb_GBew.h"
#include "start_for_DuplicaCeG.h"
#include "start_for_MinMaxLDeQ.h"
#include "start_for_normaliEe0.h"
#include "start_for_DuplicaFfa.h"
#include "start_for_otsu_thGfk.h"
#include "start_for_YCrCb_GHfu.h"
#include "start_for_YCrCb_GIfE.h"
#include "start_for_erode_dJfO.h"

namespace ap_rtl {

struct YCrCb_GUASSIAN : public sc_module {
    // Port declarations 28
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in< sc_lv<8> > src_data_stream_0_V_dout;
    sc_in< sc_logic > src_data_stream_0_V_empty_n;
    sc_out< sc_logic > src_data_stream_0_V_read;
    sc_in< sc_lv<8> > src_data_stream_1_V_dout;
    sc_in< sc_logic > src_data_stream_1_V_empty_n;
    sc_out< sc_logic > src_data_stream_1_V_read;
    sc_in< sc_lv<8> > src_data_stream_2_V_dout;
    sc_in< sc_logic > src_data_stream_2_V_empty_n;
    sc_out< sc_logic > src_data_stream_2_V_read;
    sc_out< sc_lv<8> > res_data_stream_V_din;
    sc_in< sc_logic > res_data_stream_V_full_n;
    sc_out< sc_logic > res_data_stream_V_write;
    sc_out< sc_lv<32> > nor_data_stream_V_din;
    sc_in< sc_logic > nor_data_stream_V_full_n;
    sc_out< sc_logic > nor_data_stream_V_write;
    sc_out< sc_lv<64> > threshold;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > rows_ap_vld;
    sc_in< sc_logic > cols_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > threshold_ap_vld;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    YCrCb_GUASSIAN(sc_module_name name);
    SC_HAS_PROCESS(YCrCb_GUASSIAN);

    ~YCrCb_GUASSIAN();

    sc_trace_file* mVcdFile;

    YCrCb_GUASSIAN_Block_2* YCrCb_GUASSIAN_Block_2_U0;
    CvtColor* CvtColor_U0;
    Split* Split_U0;
    YCrCb_GUASSIAN_Loop_1* YCrCb_GUASSIAN_Loop_1_U0;
    Duplicate349* Duplicate349_U0;
    MinMaxLoc* MinMaxLoc_U0;
    normalized* normalized_U0;
    Duplicate* Duplicate_U0;
    otsu_threshold* otsu_threshold_U0;
    YCrCb_GUASSIAN_Block* YCrCb_GUASSIAN_Block_U0;
    YCrCb_GUASSIAN_Loop_s* YCrCb_GUASSIAN_Loop_U0;
    erode_dilate* erode_dilate_U0;
    fifo_w11_d6_A* nor_copy1_rows_V_c_i_U;
    fifo_w10_d6_A* nor_copy1_cols_V_c_i_U;
    fifo_w11_d3_A* Sim_rows_V_c_i_U;
    fifo_w10_d3_A* Sim_cols_V_c_i_U;
    fifo_w8_d1_A_x* YCrCb_IMG_data_strea_U;
    fifo_w8_d1_A_x* YCrCb_IMG_data_strea_1_U;
    fifo_w8_d1_A_x* YCrCb_IMG_data_strea_2_U;
    fifo_w8_d1_A_x* Cr_Img_data_stream_0_U;
    fifo_w8_d1_A_x* Cb_Img_data_stream_0_U;
    fifo_w32_d1_A* Sim_data_stream_0_V_U;
    fifo_w32_d1_A* Sim_copy1_data_strea_U;
    fifo_w32_d1_A* Sim_copy2_data_strea_U;
    fifo_w64_d1_A* min_c_i_U;
    fifo_w64_d1_A* max_c_i_U;
    fifo_w32_d1_A* nor_copy1_data_strea_U;
    fifo_w8_d1_A_x* gray_data_stream_0_s_U;
    fifo_w32_d1_A* nor_copy2_data_strea_U;
    fifo_w64_d1_A* tmp3_c_i_U;
    fifo_w64_d1_A* tmp3_c5_i_U;
    fifo_w8_d1_A_x* origin_data_stream_0_U;
    start_for_Split_U0* start_for_Split_U0_U;
    start_for_YCrCb_GBew* start_for_YCrCb_GBew_U;
    start_for_DuplicaCeG* start_for_DuplicaCeG_U;
    start_for_MinMaxLDeQ* start_for_MinMaxLDeQ_U;
    start_for_normaliEe0* start_for_normaliEe0_U;
    start_for_DuplicaFfa* start_for_DuplicaFfa_U;
    start_for_otsu_thGfk* start_for_otsu_thGfk_U;
    start_for_YCrCb_GHfu* start_for_YCrCb_GHfu_U;
    start_for_YCrCb_GIfE* start_for_YCrCb_GIfE_U;
    start_for_erode_dJfO* start_for_erode_dJfO_U;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_ap_start;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_ap_done;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_ap_continue;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_ap_idle;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_ap_ready;
    sc_signal< sc_lv<11> > YCrCb_GUASSIAN_Block_2_U0_nor_copy1_rows_V_out_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_nor_copy1_rows_V_out_write;
    sc_signal< sc_lv<10> > YCrCb_GUASSIAN_Block_2_U0_nor_copy1_cols_V_out_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_nor_copy1_cols_V_out_write;
    sc_signal< sc_lv<11> > YCrCb_GUASSIAN_Block_2_U0_Sim_rows_V_out_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_Sim_rows_V_out_write;
    sc_signal< sc_lv<10> > YCrCb_GUASSIAN_Block_2_U0_Sim_cols_V_out_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_Sim_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_start_out;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_logic > CvtColor_U0_src_mat_data_stream_s_read;
    sc_signal< sc_logic > CvtColor_U0_src_mat_data_stream_1_read;
    sc_signal< sc_logic > CvtColor_U0_src_mat_data_stream_2_read;
    sc_signal< sc_lv<8> > CvtColor_U0_YCrCb_IMG_data_strea_i_din;
    sc_signal< sc_logic > CvtColor_U0_YCrCb_IMG_data_strea_i_write;
    sc_signal< sc_lv<8> > CvtColor_U0_YCrCb_IMG_data_strea_1_i_din;
    sc_signal< sc_logic > CvtColor_U0_YCrCb_IMG_data_strea_1_i_write;
    sc_signal< sc_lv<8> > CvtColor_U0_YCrCb_IMG_data_strea_2_i_din;
    sc_signal< sc_logic > CvtColor_U0_YCrCb_IMG_data_strea_2_i_write;
    sc_signal< sc_logic > Split_U0_ap_start;
    sc_signal< sc_logic > Split_U0_ap_done;
    sc_signal< sc_logic > Split_U0_ap_continue;
    sc_signal< sc_logic > Split_U0_ap_idle;
    sc_signal< sc_logic > Split_U0_ap_ready;
    sc_signal< sc_logic > Split_U0_start_out;
    sc_signal< sc_logic > Split_U0_start_write;
    sc_signal< sc_logic > Split_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Split_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Split_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Split_U0_dst0_data_stream_V;
    sc_signal< sc_logic > Split_U0_dst0_data_stream_V_ap_vld;
    sc_signal< sc_lv<8> > Split_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Split_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Split_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Split_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_ap_start;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_ap_done;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_ap_continue;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_ap_idle;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_ap_ready;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_start_out;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_start_write;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_Cr_Img_data_stream_0_V_read;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_Cb_Img_data_stream_0_V_read;
    sc_signal< sc_lv<32> > YCrCb_GUASSIAN_Loop_1_U0_Sim_data_stream_0_V_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_1_U0_Sim_data_stream_0_V_write;
    sc_signal< sc_logic > Duplicate349_U0_ap_start;
    sc_signal< sc_logic > Duplicate349_U0_start_full_n;
    sc_signal< sc_logic > Duplicate349_U0_ap_done;
    sc_signal< sc_logic > Duplicate349_U0_ap_continue;
    sc_signal< sc_logic > Duplicate349_U0_ap_idle;
    sc_signal< sc_logic > Duplicate349_U0_ap_ready;
    sc_signal< sc_logic > Duplicate349_U0_start_out;
    sc_signal< sc_logic > Duplicate349_U0_start_write;
    sc_signal< sc_logic > Duplicate349_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate349_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate349_U0_src_data_stream_V_read;
    sc_signal< sc_lv<32> > Duplicate349_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate349_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<32> > Duplicate349_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate349_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > MinMaxLoc_U0_ap_start;
    sc_signal< sc_logic > MinMaxLoc_U0_ap_done;
    sc_signal< sc_logic > MinMaxLoc_U0_ap_continue;
    sc_signal< sc_logic > MinMaxLoc_U0_ap_idle;
    sc_signal< sc_logic > MinMaxLoc_U0_ap_ready;
    sc_signal< sc_logic > MinMaxLoc_U0_src_data_stream_V_read;
    sc_signal< sc_lv<64> > MinMaxLoc_U0_min_val_out_din;
    sc_signal< sc_logic > MinMaxLoc_U0_min_val_out_write;
    sc_signal< sc_lv<64> > MinMaxLoc_U0_max_val_out_din;
    sc_signal< sc_logic > MinMaxLoc_U0_max_val_out_write;
    sc_signal< sc_logic > normalized_U0_ap_start;
    sc_signal< sc_logic > normalized_U0_start_full_n;
    sc_signal< sc_logic > normalized_U0_start_out;
    sc_signal< sc_logic > normalized_U0_start_write;
    sc_signal< sc_logic > normalized_U0_sim_data_stream_V_read;
    sc_signal< sc_lv<32> > normalized_U0_nor_data_stream_V_din;
    sc_signal< sc_logic > normalized_U0_nor_data_stream_V_write;
    sc_signal< sc_lv<8> > normalized_U0_gray_data_stream_V_din;
    sc_signal< sc_logic > normalized_U0_gray_data_stream_V_write;
    sc_signal< sc_logic > normalized_U0_max_read;
    sc_signal< sc_logic > normalized_U0_min_read;
    sc_signal< sc_logic > normalized_U0_ap_done;
    sc_signal< sc_logic > normalized_U0_ap_ready;
    sc_signal< sc_logic > normalized_U0_ap_idle;
    sc_signal< sc_logic > normalized_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_start_out;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_V_read;
    sc_signal< sc_lv<32> > Duplicate_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<32> > Duplicate_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > otsu_threshold_U0_ap_start;
    sc_signal< sc_logic > otsu_threshold_U0_ap_done;
    sc_signal< sc_logic > otsu_threshold_U0_ap_continue;
    sc_signal< sc_logic > otsu_threshold_U0_ap_idle;
    sc_signal< sc_logic > otsu_threshold_U0_ap_ready;
    sc_signal< sc_logic > otsu_threshold_U0_start_out;
    sc_signal< sc_logic > otsu_threshold_U0_start_write;
    sc_signal< sc_logic > otsu_threshold_U0_gray_data_stream_V_read;
    sc_signal< sc_lv<64> > otsu_threshold_U0_ret_out_din;
    sc_signal< sc_logic > otsu_threshold_U0_ret_out_write;
    sc_signal< sc_lv<64> > otsu_threshold_U0_ret_out1_din;
    sc_signal< sc_logic > otsu_threshold_U0_ret_out1_write;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_ap_start;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_ap_done;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_ap_continue;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_ap_idle;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_ap_ready;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_tmp3_read;
    sc_signal< sc_lv<64> > YCrCb_GUASSIAN_Block_U0_threshold;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_threshold_ap_vld;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_ap_start;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_ap_done;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_ap_continue;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_ap_idle;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_ap_ready;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_start_out;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_start_write;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_nor_copy2_data_stream_0_V_read;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_tmp3_read;
    sc_signal< sc_lv<8> > YCrCb_GUASSIAN_Loop_U0_origin_data_stream_0_V_din;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Loop_U0_origin_data_stream_0_V_write;
    sc_signal< sc_logic > erode_dilate_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > erode_dilate_U0_res_data_stream_V_din;
    sc_signal< sc_logic > erode_dilate_U0_res_data_stream_V_write;
    sc_signal< sc_logic > erode_dilate_U0_ap_done;
    sc_signal< sc_logic > erode_dilate_U0_ap_start;
    sc_signal< sc_logic > erode_dilate_U0_ap_ready;
    sc_signal< sc_logic > erode_dilate_U0_ap_idle;
    sc_signal< sc_logic > erode_dilate_U0_ap_continue;
    sc_signal< sc_logic > nor_copy1_rows_V_c_i_full_n;
    sc_signal< sc_lv<11> > nor_copy1_rows_V_c_i_dout;
    sc_signal< sc_logic > nor_copy1_rows_V_c_i_empty_n;
    sc_signal< sc_logic > nor_copy1_cols_V_c_i_full_n;
    sc_signal< sc_lv<10> > nor_copy1_cols_V_c_i_dout;
    sc_signal< sc_logic > nor_copy1_cols_V_c_i_empty_n;
    sc_signal< sc_logic > Sim_rows_V_c_i_full_n;
    sc_signal< sc_lv<11> > Sim_rows_V_c_i_dout;
    sc_signal< sc_logic > Sim_rows_V_c_i_empty_n;
    sc_signal< sc_logic > Sim_cols_V_c_i_full_n;
    sc_signal< sc_lv<10> > Sim_cols_V_c_i_dout;
    sc_signal< sc_logic > Sim_cols_V_c_i_empty_n;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_full_n;
    sc_signal< sc_lv<8> > YCrCb_IMG_data_strea_dout;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_empty_n;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_1_full_n;
    sc_signal< sc_lv<8> > YCrCb_IMG_data_strea_1_dout;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_1_empty_n;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_2_full_n;
    sc_signal< sc_lv<8> > YCrCb_IMG_data_strea_2_dout;
    sc_signal< sc_logic > YCrCb_IMG_data_strea_2_empty_n;
    sc_signal< sc_logic > Cr_Img_data_stream_0_full_n;
    sc_signal< sc_lv<8> > Cr_Img_data_stream_0_dout;
    sc_signal< sc_logic > Cr_Img_data_stream_0_empty_n;
    sc_signal< sc_logic > Cb_Img_data_stream_0_full_n;
    sc_signal< sc_lv<8> > Cb_Img_data_stream_0_dout;
    sc_signal< sc_logic > Cb_Img_data_stream_0_empty_n;
    sc_signal< sc_logic > Sim_data_stream_0_V_full_n;
    sc_signal< sc_lv<32> > Sim_data_stream_0_V_dout;
    sc_signal< sc_logic > Sim_data_stream_0_V_empty_n;
    sc_signal< sc_logic > Sim_copy1_data_strea_full_n;
    sc_signal< sc_lv<32> > Sim_copy1_data_strea_dout;
    sc_signal< sc_logic > Sim_copy1_data_strea_empty_n;
    sc_signal< sc_logic > Sim_copy2_data_strea_full_n;
    sc_signal< sc_lv<32> > Sim_copy2_data_strea_dout;
    sc_signal< sc_logic > Sim_copy2_data_strea_empty_n;
    sc_signal< sc_logic > min_c_i_full_n;
    sc_signal< sc_lv<64> > min_c_i_dout;
    sc_signal< sc_logic > min_c_i_empty_n;
    sc_signal< sc_logic > max_c_i_full_n;
    sc_signal< sc_lv<64> > max_c_i_dout;
    sc_signal< sc_logic > max_c_i_empty_n;
    sc_signal< sc_logic > nor_copy1_data_strea_full_n;
    sc_signal< sc_lv<32> > nor_copy1_data_strea_dout;
    sc_signal< sc_logic > nor_copy1_data_strea_empty_n;
    sc_signal< sc_logic > gray_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > gray_data_stream_0_s_dout;
    sc_signal< sc_logic > gray_data_stream_0_s_empty_n;
    sc_signal< sc_logic > nor_copy2_data_strea_full_n;
    sc_signal< sc_lv<32> > nor_copy2_data_strea_dout;
    sc_signal< sc_logic > nor_copy2_data_strea_empty_n;
    sc_signal< sc_logic > tmp3_c_i_full_n;
    sc_signal< sc_lv<64> > tmp3_c_i_dout;
    sc_signal< sc_logic > tmp3_c_i_empty_n;
    sc_signal< sc_logic > tmp3_c5_i_full_n;
    sc_signal< sc_lv<64> > tmp3_c5_i_dout;
    sc_signal< sc_logic > tmp3_c5_i_empty_n;
    sc_signal< sc_logic > origin_data_stream_0_full_n;
    sc_signal< sc_lv<8> > origin_data_stream_0_dout;
    sc_signal< sc_logic > origin_data_stream_0_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_start_full_n;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_2_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Split_U0_din;
    sc_signal< sc_logic > start_for_Split_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Split_U0_dout;
    sc_signal< sc_logic > start_for_Split_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Loop_1_U0_din;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Loop_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Loop_1_U0_dout;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Loop_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate349_U0_din;
    sc_signal< sc_logic > start_for_Duplicate349_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate349_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate349_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_MinMaxLoc_U0_din;
    sc_signal< sc_logic > start_for_MinMaxLoc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_MinMaxLoc_U0_dout;
    sc_signal< sc_logic > start_for_MinMaxLoc_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_normalized_U0_din;
    sc_signal< sc_logic > start_for_normalized_U0_full_n;
    sc_signal< sc_lv<1> > start_for_normalized_U0_dout;
    sc_signal< sc_logic > start_for_normalized_U0_empty_n;
    sc_signal< sc_logic > MinMaxLoc_U0_start_full_n;
    sc_signal< sc_logic > MinMaxLoc_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_otsu_threshold_U0_din;
    sc_signal< sc_logic > start_for_otsu_threshold_U0_full_n;
    sc_signal< sc_lv<1> > start_for_otsu_threshold_U0_dout;
    sc_signal< sc_logic > start_for_otsu_threshold_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Loop_U0_din;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Loop_U0_full_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Loop_U0_dout;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Loop_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Block_U0_din;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Block_U0_full_n;
    sc_signal< sc_lv<1> > start_for_YCrCb_GUASSIAN_Block_U0_dout;
    sc_signal< sc_logic > start_for_YCrCb_GUASSIAN_Block_U0_empty_n;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_start_full_n;
    sc_signal< sc_logic > YCrCb_GUASSIAN_Block_U0_start_write;
    sc_signal< sc_lv<1> > start_for_erode_dilate_U0_din;
    sc_signal< sc_logic > start_for_erode_dilate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_erode_dilate_U0_dout;
    sc_signal< sc_logic > start_for_erode_dilate_U0_empty_n;
    sc_signal< sc_logic > erode_dilate_U0_start_full_n;
    sc_signal< sc_logic > erode_dilate_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_Duplicate349_U0_ap_continue();
    void thread_Duplicate349_U0_ap_start();
    void thread_Duplicate349_U0_start_full_n();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_MinMaxLoc_U0_ap_continue();
    void thread_MinMaxLoc_U0_ap_start();
    void thread_MinMaxLoc_U0_start_full_n();
    void thread_MinMaxLoc_U0_start_write();
    void thread_Split_U0_ap_continue();
    void thread_Split_U0_ap_start();
    void thread_YCrCb_GUASSIAN_Block_2_U0_ap_continue();
    void thread_YCrCb_GUASSIAN_Block_2_U0_ap_start();
    void thread_YCrCb_GUASSIAN_Block_2_U0_start_full_n();
    void thread_YCrCb_GUASSIAN_Block_2_U0_start_write();
    void thread_YCrCb_GUASSIAN_Block_U0_ap_continue();
    void thread_YCrCb_GUASSIAN_Block_U0_ap_start();
    void thread_YCrCb_GUASSIAN_Block_U0_start_full_n();
    void thread_YCrCb_GUASSIAN_Block_U0_start_write();
    void thread_YCrCb_GUASSIAN_Loop_1_U0_ap_continue();
    void thread_YCrCb_GUASSIAN_Loop_1_U0_ap_start();
    void thread_YCrCb_GUASSIAN_Loop_U0_ap_continue();
    void thread_YCrCb_GUASSIAN_Loop_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_erode_dilate_U0_ap_continue();
    void thread_erode_dilate_U0_ap_start();
    void thread_erode_dilate_U0_start_full_n();
    void thread_erode_dilate_U0_start_write();
    void thread_nor_data_stream_V_din();
    void thread_nor_data_stream_V_write();
    void thread_normalized_U0_ap_continue();
    void thread_normalized_U0_ap_start();
    void thread_normalized_U0_start_full_n();
    void thread_otsu_threshold_U0_ap_continue();
    void thread_otsu_threshold_U0_ap_start();
    void thread_res_data_stream_V_din();
    void thread_res_data_stream_V_write();
    void thread_src_data_stream_0_V_read();
    void thread_src_data_stream_1_V_read();
    void thread_src_data_stream_2_V_read();
    void thread_start_for_Duplicate349_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_MinMaxLoc_U0_din();
    void thread_start_for_Split_U0_din();
    void thread_start_for_YCrCb_GUASSIAN_Block_U0_din();
    void thread_start_for_YCrCb_GUASSIAN_Loop_1_U0_din();
    void thread_start_for_YCrCb_GUASSIAN_Loop_U0_din();
    void thread_start_for_erode_dilate_U0_din();
    void thread_start_for_normalized_U0_din();
    void thread_start_for_otsu_threshold_U0_din();
    void thread_threshold();
    void thread_threshold_ap_vld();
};

}

using namespace ap_rtl;

#endif
