--
--	Conversion of Design01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Dec 02 03:16:26 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \Right_Eyeball:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_81 : bit;
SIGNAL one : bit;
SIGNAL \Right_Eyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_80 : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eyeball:Net_55\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyeball:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eyeball:Net_101\ : bit;
SIGNAL \Right_Eyeball:Net_96\ : bit;
SIGNAL Net_32 : bit;
SIGNAL Net_46 : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODIN1_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODIN1_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_89 : bit;
SIGNAL Net_83 : bit;
SIGNAL Net_82 : bit;
SIGNAL \Right_Eyeball:Net_113\ : bit;
SIGNAL \Right_Eyeball:Net_107\ : bit;
SIGNAL \Right_Eyeball:Net_114\ : bit;
SIGNAL tmpOE__Right_Eyeball_Pan_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyeball_Pan_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyeball_Pan_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyeball_Pan_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyeball_Pan_net_0 : bit;
SIGNAL tmpOE__Right_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyeball_Tilt_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyeball_Tilt_net_0 : bit;
SIGNAL \Left_Eyeball:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_180 : bit;
SIGNAL \Left_Eyeball:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_811 : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eyeball:Net_55\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyeball:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyeball:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eyeball:Net_101\ : bit;
SIGNAL \Left_Eyeball:Net_96\ : bit;
SIGNAL Net_2454 : bit;
SIGNAL Net_2489 : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2672 : bit;
SIGNAL Net_2666 : bit;
SIGNAL Net_2665 : bit;
SIGNAL \Left_Eyeball:Net_113\ : bit;
SIGNAL \Left_Eyeball:Net_107\ : bit;
SIGNAL \Left_Eyeball:Net_114\ : bit;
SIGNAL tmpOE__Left_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyeball_Tilt_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyeball_Tilt_net_0 : bit;
SIGNAL tmpOE__Left_Eyeball_Pan_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyeball_Pan_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyeball_Pan_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyeball_Pan_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyeball_Pan_net_0 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_849 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_202 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Right_Eyebrow:Net_55\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Right_Eyebrow:Net_101\ : bit;
SIGNAL \Right_Eyebrow:Net_96\ : bit;
SIGNAL Net_203 : bit;
SIGNAL Net_2328 : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN3_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODIN3_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_230 : bit;
SIGNAL Net_224 : bit;
SIGNAL Net_2675 : bit;
SIGNAL \Right_Eyebrow:Net_113\ : bit;
SIGNAL \Right_Eyebrow:Net_107\ : bit;
SIGNAL \Right_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Right_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Pan_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpOE__Right_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpFB_0__Right_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpIO_0__Right_Eyebrow_Tilt_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Eyebrow_Tilt_net_0 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_run\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2097 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:control_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_rising\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:capt_falling\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwCapture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:hwEnable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_rise\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_fall\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_out\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_273 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_enable\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:km_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:db_tc\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_sel\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:status_0\ : bit;
SIGNAL \Left_Eyebrow:Net_55\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_full\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_capture\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:nc6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:nc7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_less\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Eyebrow:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Eyebrow:PWMUDB:compare1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:compare2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Left_Eyebrow:Net_101\ : bit;
SIGNAL \Left_Eyebrow:Net_96\ : bit;
SIGNAL Net_274 : bit;
SIGNAL Net_2197 : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_temp\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN4_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODIN4_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_290 : bit;
SIGNAL Net_284 : bit;
SIGNAL Net_2676 : bit;
SIGNAL \Left_Eyebrow:Net_113\ : bit;
SIGNAL \Left_Eyebrow:Net_107\ : bit;
SIGNAL \Left_Eyebrow:Net_114\ : bit;
SIGNAL tmpOE__Left_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Pan_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Pan_net_0 : bit;
SIGNAL tmpOE__Left_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpFB_0__Left_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpIO_0__Left_Eyebrow_Tilt_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Eyebrow_Tilt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Eyebrow_Tilt_net_0 : bit;
SIGNAL \NeckHandle:PWMUDB:km_run\ : bit;
SIGNAL \NeckHandle:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_334 : bit;
SIGNAL \NeckHandle:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:control_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_enable\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCapture\ : bit;
SIGNAL \NeckHandle:PWMUDB:capt_rising\ : bit;
SIGNAL \NeckHandle:PWMUDB:capt_falling\ : bit;
SIGNAL \NeckHandle:PWMUDB:hwCapture\ : bit;
SIGNAL \NeckHandle:PWMUDB:hwEnable\ : bit;
SIGNAL \NeckHandle:PWMUDB:trig_last\ : bit;
SIGNAL \NeckHandle:PWMUDB:trig_rise\ : bit;
SIGNAL \NeckHandle:PWMUDB:trig_fall\ : bit;
SIGNAL \NeckHandle:PWMUDB:trig_out\ : bit;
SIGNAL \NeckHandle:PWMUDB:runmode_enable\ : bit;
SIGNAL \NeckHandle:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_321 : bit;
SIGNAL \NeckHandle:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_enable\ : bit;
SIGNAL \NeckHandle:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \NeckHandle:PWMUDB:tc_i\ : bit;
SIGNAL \NeckHandle:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:sc_kill\ : bit;
SIGNAL \NeckHandle:PWMUDB:min_kill\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_kill\ : bit;
SIGNAL \NeckHandle:PWMUDB:km_tc\ : bit;
SIGNAL \NeckHandle:PWMUDB:db_tc\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_sel\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:status_0\ : bit;
SIGNAL \NeckHandle:Net_55\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCompare1\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_status\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCompare2\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_status\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_kill_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \NeckHandle:PWMUDB:fifo_full\ : bit;
SIGNAL \NeckHandle:PWMUDB:cs_addr_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:cs_addr_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:cs_addr_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_capture\ : bit;
SIGNAL \NeckHandle:PWMUDB:nc2\ : bit;
SIGNAL \NeckHandle:PWMUDB:nc3\ : bit;
SIGNAL \NeckHandle:PWMUDB:nc1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:nc4\ : bit;
SIGNAL \NeckHandle:PWMUDB:nc5\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:nc6\ : bit;
SIGNAL \NeckHandle:PWMUDB:nc7\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_eq\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_less\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:cmp2_eq\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_less\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:fifo_nempty\ : bit;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \NeckHandle:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \NeckHandle:PWMUDB:compare1\ : bit;
SIGNAL \NeckHandle:PWMUDB:compare2\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm_i\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm1_i\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm2_i\ : bit;
SIGNAL \NeckHandle:PWMUDB:tc_i_reg\ : bit;
SIGNAL \NeckHandle:Net_101\ : bit;
SIGNAL \NeckHandle:Net_96\ : bit;
SIGNAL Net_323 : bit;
SIGNAL Net_728 : bit;
SIGNAL \NeckHandle:PWMUDB:pwm_temp\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODIN5_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODIN5_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_351 : bit;
SIGNAL Net_345 : bit;
SIGNAL Net_2677 : bit;
SIGNAL \NeckHandle:Net_113\ : bit;
SIGNAL \NeckHandle:Net_107\ : bit;
SIGNAL \NeckHandle:Net_114\ : bit;
SIGNAL tmpOE__NeckHandle_Right_net_0 : bit;
SIGNAL tmpFB_0__NeckHandle_Right_net_0 : bit;
SIGNAL tmpIO_0__NeckHandle_Right_net_0 : bit;
TERMINAL tmpSIOVREF__NeckHandle_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NeckHandle_Right_net_0 : bit;
SIGNAL tmpOE__NeckHandle_Left_net_0 : bit;
SIGNAL tmpFB_0__NeckHandle_Left_net_0 : bit;
SIGNAL tmpIO_0__NeckHandle_Left_net_0 : bit;
TERMINAL tmpSIOVREF__NeckHandle_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NeckHandle_Left_net_0 : bit;
SIGNAL \Upper_Lips:PWMUDB:km_run\ : bit;
SIGNAL \Upper_Lips:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_367 : bit;
SIGNAL \Upper_Lips:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:control_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCapture\ : bit;
SIGNAL \Upper_Lips:PWMUDB:capt_rising\ : bit;
SIGNAL \Upper_Lips:PWMUDB:capt_falling\ : bit;
SIGNAL \Upper_Lips:PWMUDB:hwCapture\ : bit;
SIGNAL \Upper_Lips:PWMUDB:hwEnable\ : bit;
SIGNAL \Upper_Lips:PWMUDB:trig_last\ : bit;
SIGNAL \Upper_Lips:PWMUDB:trig_rise\ : bit;
SIGNAL \Upper_Lips:PWMUDB:trig_fall\ : bit;
SIGNAL \Upper_Lips:PWMUDB:trig_out\ : bit;
SIGNAL \Upper_Lips:PWMUDB:runmode_enable\ : bit;
SIGNAL \Upper_Lips:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_354 : bit;
SIGNAL \Upper_Lips:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_enable\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Upper_Lips:PWMUDB:tc_i\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sc_kill\ : bit;
SIGNAL \Upper_Lips:PWMUDB:min_kill\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_kill\ : bit;
SIGNAL \Upper_Lips:PWMUDB:km_tc\ : bit;
SIGNAL \Upper_Lips:PWMUDB:db_tc\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_sel\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:status_0\ : bit;
SIGNAL \Upper_Lips:Net_55\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCompare1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_status\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCompare2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_status\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Upper_Lips:PWMUDB:fifo_full\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_capture\ : bit;
SIGNAL \Upper_Lips:PWMUDB:nc2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:nc3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:nc1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:nc4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:nc5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:nc6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:nc7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_less\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_less\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Upper_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Upper_Lips:PWMUDB:compare1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:compare2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm_i\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm1_i\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm2_i\ : bit;
SIGNAL \Upper_Lips:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Upper_Lips:Net_101\ : bit;
SIGNAL \Upper_Lips:Net_96\ : bit;
SIGNAL Net_356 : bit;
SIGNAL Net_738 : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm_temp\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODIN6_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODIN6_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_384 : bit;
SIGNAL Net_378 : bit;
SIGNAL Net_2678 : bit;
SIGNAL \Upper_Lips:Net_113\ : bit;
SIGNAL \Upper_Lips:Net_107\ : bit;
SIGNAL \Upper_Lips:Net_114\ : bit;
SIGNAL tmpOE__Upper_Lips_Left_net_0 : bit;
SIGNAL tmpFB_0__Upper_Lips_Left_net_0 : bit;
SIGNAL tmpIO_0__Upper_Lips_Left_net_0 : bit;
TERMINAL tmpSIOVREF__Upper_Lips_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Upper_Lips_Left_net_0 : bit;
SIGNAL tmpOE__Upper_Lips_Right_net_0 : bit;
SIGNAL tmpFB_0__Upper_Lips_Right_net_0 : bit;
SIGNAL tmpIO_0__Upper_Lips_Right_net_0 : bit;
TERMINAL tmpSIOVREF__Upper_Lips_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Upper_Lips_Right_net_0 : bit;
SIGNAL Net_387 : bit;
SIGNAL Net_400 : bit;
SIGNAL tmpOE__Lower_Lips_Left_net_0 : bit;
SIGNAL Net_388 : bit;
SIGNAL tmpFB_0__Lower_Lips_Left_net_0 : bit;
SIGNAL tmpIO_0__Lower_Lips_Left_net_0 : bit;
TERMINAL tmpSIOVREF__Lower_Lips_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lower_Lips_Left_net_0 : bit;
SIGNAL tmpOE__Lower_Lips_Right_net_0 : bit;
SIGNAL Net_1636 : bit;
SIGNAL tmpFB_0__Lower_Lips_Right_net_0 : bit;
SIGNAL tmpIO_0__Lower_Lips_Right_net_0 : bit;
TERMINAL tmpSIOVREF__Lower_Lips_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lower_Lips_Right_net_0 : bit;
SIGNAL \Lower_Lips:PWMUDB:km_run\ : bit;
SIGNAL \Lower_Lips:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:control_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCapture\ : bit;
SIGNAL \Lower_Lips:PWMUDB:capt_rising\ : bit;
SIGNAL \Lower_Lips:PWMUDB:capt_falling\ : bit;
SIGNAL \Lower_Lips:PWMUDB:hwCapture\ : bit;
SIGNAL \Lower_Lips:PWMUDB:hwEnable\ : bit;
SIGNAL \Lower_Lips:PWMUDB:trig_last\ : bit;
SIGNAL \Lower_Lips:PWMUDB:trig_rise\ : bit;
SIGNAL \Lower_Lips:PWMUDB:trig_fall\ : bit;
SIGNAL \Lower_Lips:PWMUDB:trig_out\ : bit;
SIGNAL \Lower_Lips:PWMUDB:runmode_enable\ : bit;
SIGNAL \Lower_Lips:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_enable\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Lower_Lips:PWMUDB:tc_i\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sc_kill\ : bit;
SIGNAL \Lower_Lips:PWMUDB:min_kill\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_kill\ : bit;
SIGNAL \Lower_Lips:PWMUDB:km_tc\ : bit;
SIGNAL \Lower_Lips:PWMUDB:db_tc\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_sel\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:status_0\ : bit;
SIGNAL \Lower_Lips:Net_55\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCompare1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_status\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCompare2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_status\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Lower_Lips:PWMUDB:fifo_full\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_capture\ : bit;
SIGNAL \Lower_Lips:PWMUDB:nc2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:nc3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:nc1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:nc4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:nc5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:nc6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:nc7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_less\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_less\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lower_Lips:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lower_Lips:PWMUDB:compare1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:compare2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm_i\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm1_i\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm2_i\ : bit;
SIGNAL \Lower_Lips:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Lower_Lips:Net_101\ : bit;
SIGNAL \Lower_Lips:Net_96\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm_temp\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODIN7_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODIN7_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_417 : bit;
SIGNAL Net_411 : bit;
SIGNAL Net_2679 : bit;
SIGNAL \Lower_Lips:Net_113\ : bit;
SIGNAL \Lower_Lips:Net_107\ : bit;
SIGNAL \Lower_Lips:Net_114\ : bit;
SIGNAL Net_420 : bit;
SIGNAL Net_433 : bit;
SIGNAL tmpOE__Eye_Rod_1_net_0 : bit;
SIGNAL Net_421 : bit;
SIGNAL tmpFB_0__Eye_Rod_1_net_0 : bit;
SIGNAL tmpIO_0__Eye_Rod_1_net_0 : bit;
TERMINAL tmpSIOVREF__Eye_Rod_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Eye_Rod_1_net_0 : bit;
SIGNAL tmpOE__Eye_Rod_2_net_0 : bit;
SIGNAL Net_2166 : bit;
SIGNAL tmpFB_0__Eye_Rod_2_net_0 : bit;
SIGNAL tmpIO_0__Eye_Rod_2_net_0 : bit;
TERMINAL tmpSIOVREF__Eye_Rod_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Eye_Rod_2_net_0 : bit;
SIGNAL \Eye_Rod:PWMUDB:km_run\ : bit;
SIGNAL \Eye_Rod:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:control_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCapture\ : bit;
SIGNAL \Eye_Rod:PWMUDB:capt_rising\ : bit;
SIGNAL \Eye_Rod:PWMUDB:capt_falling\ : bit;
SIGNAL \Eye_Rod:PWMUDB:hwCapture\ : bit;
SIGNAL \Eye_Rod:PWMUDB:hwEnable\ : bit;
SIGNAL \Eye_Rod:PWMUDB:trig_last\ : bit;
SIGNAL \Eye_Rod:PWMUDB:trig_rise\ : bit;
SIGNAL \Eye_Rod:PWMUDB:trig_fall\ : bit;
SIGNAL \Eye_Rod:PWMUDB:trig_out\ : bit;
SIGNAL \Eye_Rod:PWMUDB:runmode_enable\ : bit;
SIGNAL \Eye_Rod:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_enable\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Eye_Rod:PWMUDB:tc_i\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sc_kill\ : bit;
SIGNAL \Eye_Rod:PWMUDB:min_kill\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_kill\ : bit;
SIGNAL \Eye_Rod:PWMUDB:km_tc\ : bit;
SIGNAL \Eye_Rod:PWMUDB:db_tc\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_sel\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:status_0\ : bit;
SIGNAL \Eye_Rod:Net_55\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCompare1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_status\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCompare2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_status\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Eye_Rod:PWMUDB:fifo_full\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_capture\ : bit;
SIGNAL \Eye_Rod:PWMUDB:nc2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:nc3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:nc1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:nc4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:nc5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:nc6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:nc7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_less\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_less\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Eye_Rod:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Eye_Rod:PWMUDB:compare1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:compare2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm_i\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm1_i\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm2_i\ : bit;
SIGNAL \Eye_Rod:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Eye_Rod:Net_101\ : bit;
SIGNAL \Eye_Rod:Net_96\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm_temp\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODIN8_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODIN8_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_450 : bit;
SIGNAL Net_444 : bit;
SIGNAL Net_2680 : bit;
SIGNAL \Eye_Rod:Net_113\ : bit;
SIGNAL \Eye_Rod:Net_107\ : bit;
SIGNAL \Eye_Rod:Net_114\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eyeball:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Right_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Left_Eyebrow:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:trig_last\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \NeckHandle:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Upper_Lips:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Lower_Lips:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Eye_Rod:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\Right_Eyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eyeball:PWMUDB:tc_i\);

\Right_Eyeball:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eyeball:PWMUDB:dith_count_1\ and \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_0\)
	OR (not \Right_Eyeball:PWMUDB:dith_count_0\ and \Right_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_1\));

\Right_Eyeball:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eyeball:PWMUDB:dith_count_0\ and \Right_Eyeball:PWMUDB:tc_i\)
	OR (not \Right_Eyeball:PWMUDB:tc_i\ and \Right_Eyeball:PWMUDB:dith_count_0\));

\Right_Eyeball:PWMUDB:cmp1_status\ <= ((not \Right_Eyeball:PWMUDB:prevCompare1\ and \Right_Eyeball:PWMUDB:cmp1_less\));

\Right_Eyeball:PWMUDB:cmp2_status\ <= ((not \Right_Eyeball:PWMUDB:prevCompare2\ and \Right_Eyeball:PWMUDB:cmp2_less\));

\Right_Eyeball:PWMUDB:status_2\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:tc_i\));

\Right_Eyeball:PWMUDB:pwm1_i\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:cmp1_less\));

\Right_Eyeball:PWMUDB:pwm2_i\ <= ((\Right_Eyeball:PWMUDB:runmode_enable\ and \Right_Eyeball:PWMUDB:cmp2_less\));

\Left_Eyeball:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eyeball:PWMUDB:tc_i\);

\Left_Eyeball:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eyeball:PWMUDB:dith_count_1\ and \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_0\)
	OR (not \Left_Eyeball:PWMUDB:dith_count_0\ and \Left_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_1\));

\Left_Eyeball:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eyeball:PWMUDB:dith_count_0\ and \Left_Eyeball:PWMUDB:tc_i\)
	OR (not \Left_Eyeball:PWMUDB:tc_i\ and \Left_Eyeball:PWMUDB:dith_count_0\));

\Left_Eyeball:PWMUDB:cmp1_status\ <= ((not \Left_Eyeball:PWMUDB:prevCompare1\ and \Left_Eyeball:PWMUDB:cmp1_less\));

\Left_Eyeball:PWMUDB:cmp2_status\ <= ((not \Left_Eyeball:PWMUDB:prevCompare2\ and \Left_Eyeball:PWMUDB:cmp2_less\));

\Left_Eyeball:PWMUDB:status_2\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:tc_i\));

\Left_Eyeball:PWMUDB:pwm1_i\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:cmp1_less\));

\Left_Eyeball:PWMUDB:pwm2_i\ <= ((\Left_Eyeball:PWMUDB:runmode_enable\ and \Left_Eyeball:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Right_Eyebrow:PWMUDB:tc_i\);

\Right_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_1\));

\Right_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:tc_i\)
	OR (not \Right_Eyebrow:PWMUDB:tc_i\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

\Right_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare1\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Right_Eyebrow:PWMUDB:prevCompare2\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Right_Eyebrow:PWMUDB:status_2\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:tc_i\));

\Right_Eyebrow:PWMUDB:pwm1_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp1_less\));

\Right_Eyebrow:PWMUDB:pwm2_i\ <= ((\Right_Eyebrow:PWMUDB:runmode_enable\ and \Right_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\ <= (not \Left_Eyebrow:PWMUDB:tc_i\);

\Left_Eyebrow:PWMUDB:dith_count_1\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\)
	OR (not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_1\));

\Left_Eyebrow:PWMUDB:dith_count_0\\D\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:tc_i\)
	OR (not \Left_Eyebrow:PWMUDB:tc_i\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

\Left_Eyebrow:PWMUDB:cmp1_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare1\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:cmp2_status\ <= ((not \Left_Eyebrow:PWMUDB:prevCompare2\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\Left_Eyebrow:PWMUDB:status_2\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:tc_i\));

\Left_Eyebrow:PWMUDB:pwm1_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp1_less\));

\Left_Eyebrow:PWMUDB:pwm2_i\ <= ((\Left_Eyebrow:PWMUDB:runmode_enable\ and \Left_Eyebrow:PWMUDB:cmp2_less\));

\NeckHandle:PWMUDB:sc_kill_tmp\\D\ <= (not \NeckHandle:PWMUDB:tc_i\);

\NeckHandle:PWMUDB:dith_count_1\\D\ <= ((not \NeckHandle:PWMUDB:dith_count_1\ and \NeckHandle:PWMUDB:tc_i\ and \NeckHandle:PWMUDB:dith_count_0\)
	OR (not \NeckHandle:PWMUDB:dith_count_0\ and \NeckHandle:PWMUDB:dith_count_1\)
	OR (not \NeckHandle:PWMUDB:tc_i\ and \NeckHandle:PWMUDB:dith_count_1\));

\NeckHandle:PWMUDB:dith_count_0\\D\ <= ((not \NeckHandle:PWMUDB:dith_count_0\ and \NeckHandle:PWMUDB:tc_i\)
	OR (not \NeckHandle:PWMUDB:tc_i\ and \NeckHandle:PWMUDB:dith_count_0\));

\NeckHandle:PWMUDB:cmp1_status\ <= ((not \NeckHandle:PWMUDB:prevCompare1\ and \NeckHandle:PWMUDB:cmp1_less\));

\NeckHandle:PWMUDB:cmp2_status\ <= ((not \NeckHandle:PWMUDB:prevCompare2\ and \NeckHandle:PWMUDB:cmp2_less\));

\NeckHandle:PWMUDB:status_2\ <= ((\NeckHandle:PWMUDB:runmode_enable\ and \NeckHandle:PWMUDB:tc_i\));

\NeckHandle:PWMUDB:pwm1_i\ <= ((\NeckHandle:PWMUDB:runmode_enable\ and \NeckHandle:PWMUDB:cmp1_less\));

\NeckHandle:PWMUDB:pwm2_i\ <= ((\NeckHandle:PWMUDB:runmode_enable\ and \NeckHandle:PWMUDB:cmp2_less\));

\Upper_Lips:PWMUDB:sc_kill_tmp\\D\ <= (not \Upper_Lips:PWMUDB:tc_i\);

\Upper_Lips:PWMUDB:dith_count_1\\D\ <= ((not \Upper_Lips:PWMUDB:dith_count_1\ and \Upper_Lips:PWMUDB:tc_i\ and \Upper_Lips:PWMUDB:dith_count_0\)
	OR (not \Upper_Lips:PWMUDB:dith_count_0\ and \Upper_Lips:PWMUDB:dith_count_1\)
	OR (not \Upper_Lips:PWMUDB:tc_i\ and \Upper_Lips:PWMUDB:dith_count_1\));

\Upper_Lips:PWMUDB:dith_count_0\\D\ <= ((not \Upper_Lips:PWMUDB:dith_count_0\ and \Upper_Lips:PWMUDB:tc_i\)
	OR (not \Upper_Lips:PWMUDB:tc_i\ and \Upper_Lips:PWMUDB:dith_count_0\));

\Upper_Lips:PWMUDB:cmp1_status\ <= ((not \Upper_Lips:PWMUDB:prevCompare1\ and \Upper_Lips:PWMUDB:cmp1_less\));

\Upper_Lips:PWMUDB:cmp2_status\ <= ((not \Upper_Lips:PWMUDB:prevCompare2\ and \Upper_Lips:PWMUDB:cmp2_less\));

\Upper_Lips:PWMUDB:status_2\ <= ((\Upper_Lips:PWMUDB:runmode_enable\ and \Upper_Lips:PWMUDB:tc_i\));

\Upper_Lips:PWMUDB:pwm1_i\ <= ((\Upper_Lips:PWMUDB:runmode_enable\ and \Upper_Lips:PWMUDB:cmp1_less\));

\Upper_Lips:PWMUDB:pwm2_i\ <= ((\Upper_Lips:PWMUDB:runmode_enable\ and \Upper_Lips:PWMUDB:cmp2_less\));

\Lower_Lips:PWMUDB:sc_kill_tmp\\D\ <= (not \Lower_Lips:PWMUDB:tc_i\);

\Lower_Lips:PWMUDB:dith_count_1\\D\ <= ((not \Lower_Lips:PWMUDB:dith_count_1\ and \Lower_Lips:PWMUDB:tc_i\ and \Lower_Lips:PWMUDB:dith_count_0\)
	OR (not \Lower_Lips:PWMUDB:dith_count_0\ and \Lower_Lips:PWMUDB:dith_count_1\)
	OR (not \Lower_Lips:PWMUDB:tc_i\ and \Lower_Lips:PWMUDB:dith_count_1\));

\Lower_Lips:PWMUDB:dith_count_0\\D\ <= ((not \Lower_Lips:PWMUDB:dith_count_0\ and \Lower_Lips:PWMUDB:tc_i\)
	OR (not \Lower_Lips:PWMUDB:tc_i\ and \Lower_Lips:PWMUDB:dith_count_0\));

\Lower_Lips:PWMUDB:cmp1_status\ <= ((not \Lower_Lips:PWMUDB:prevCompare1\ and \Lower_Lips:PWMUDB:cmp1_less\));

\Lower_Lips:PWMUDB:cmp2_status\ <= ((not \Lower_Lips:PWMUDB:prevCompare2\ and \Lower_Lips:PWMUDB:cmp2_less\));

\Lower_Lips:PWMUDB:status_2\ <= ((\Lower_Lips:PWMUDB:runmode_enable\ and \Lower_Lips:PWMUDB:tc_i\));

\Lower_Lips:PWMUDB:pwm1_i\ <= ((\Lower_Lips:PWMUDB:runmode_enable\ and \Lower_Lips:PWMUDB:cmp1_less\));

\Lower_Lips:PWMUDB:pwm2_i\ <= ((\Lower_Lips:PWMUDB:runmode_enable\ and \Lower_Lips:PWMUDB:cmp2_less\));

\Eye_Rod:PWMUDB:sc_kill_tmp\\D\ <= (not \Eye_Rod:PWMUDB:tc_i\);

\Eye_Rod:PWMUDB:dith_count_1\\D\ <= ((not \Eye_Rod:PWMUDB:dith_count_1\ and \Eye_Rod:PWMUDB:tc_i\ and \Eye_Rod:PWMUDB:dith_count_0\)
	OR (not \Eye_Rod:PWMUDB:dith_count_0\ and \Eye_Rod:PWMUDB:dith_count_1\)
	OR (not \Eye_Rod:PWMUDB:tc_i\ and \Eye_Rod:PWMUDB:dith_count_1\));

\Eye_Rod:PWMUDB:dith_count_0\\D\ <= ((not \Eye_Rod:PWMUDB:dith_count_0\ and \Eye_Rod:PWMUDB:tc_i\)
	OR (not \Eye_Rod:PWMUDB:tc_i\ and \Eye_Rod:PWMUDB:dith_count_0\));

\Eye_Rod:PWMUDB:cmp1_status\ <= ((not \Eye_Rod:PWMUDB:prevCompare1\ and \Eye_Rod:PWMUDB:cmp1_less\));

\Eye_Rod:PWMUDB:cmp2_status\ <= ((not \Eye_Rod:PWMUDB:prevCompare2\ and \Eye_Rod:PWMUDB:cmp2_less\));

\Eye_Rod:PWMUDB:status_2\ <= ((\Eye_Rod:PWMUDB:runmode_enable\ and \Eye_Rod:PWMUDB:tc_i\));

\Eye_Rod:PWMUDB:pwm1_i\ <= ((\Eye_Rod:PWMUDB:runmode_enable\ and \Eye_Rod:PWMUDB:cmp1_less\));

\Eye_Rod:PWMUDB:pwm2_i\ <= ((\Eye_Rod:PWMUDB:runmode_enable\ and \Eye_Rod:PWMUDB:cmp2_less\));

\Right_Eyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_81,
		enable=>one,
		clock_out=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\);
\Right_Eyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eyeball:PWMUDB:control_7\, \Right_Eyeball:PWMUDB:control_6\, \Right_Eyeball:PWMUDB:control_5\, \Right_Eyeball:PWMUDB:control_4\,
			\Right_Eyeball:PWMUDB:control_3\, \Right_Eyeball:PWMUDB:control_2\, \Right_Eyeball:PWMUDB:control_1\, \Right_Eyeball:PWMUDB:control_0\));
\Right_Eyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eyeball:PWMUDB:status_5\, zero, \Right_Eyeball:PWMUDB:status_3\,
			\Right_Eyeball:PWMUDB:status_2\, \Right_Eyeball:PWMUDB:status_1\, \Right_Eyeball:PWMUDB:status_0\),
		interrupt=>\Right_Eyeball:Net_55\);
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyeball:PWMUDB:tc_i\, \Right_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyeball:PWMUDB:nc2\,
		cl0=>\Right_Eyeball:PWMUDB:nc3\,
		z0=>\Right_Eyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eyeball:PWMUDB:nc4\,
		cl1=>\Right_Eyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyeball:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyeball:PWMUDB:tc_i\, \Right_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyeball:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eyeball:PWMUDB:cmp1_less\,
		z0=>\Right_Eyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eyeball:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Right_Eyeball_Pan:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_32,
		fb=>(tmpFB_0__Right_Eyeball_Pan_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyeball_Pan_net_0),
		siovref=>(tmpSIOVREF__Right_Eyeball_Pan_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyeball_Pan_net_0);
Right_Eyeball_Tilt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7a86d7d-3894-452d-9958-9aa58c464cc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_46,
		fb=>(tmpFB_0__Right_Eyeball_Tilt_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyeball_Tilt_net_0),
		siovref=>(tmpSIOVREF__Right_Eyeball_Tilt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyeball_Tilt_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5b4eb6cb-f2dc-412e-8b72-0ca5c31f3971",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_81,
		dig_domain_out=>open);
\Left_Eyeball:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_180,
		enable=>one,
		clock_out=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\);
\Left_Eyeball:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eyeball:PWMUDB:control_7\, \Left_Eyeball:PWMUDB:control_6\, \Left_Eyeball:PWMUDB:control_5\, \Left_Eyeball:PWMUDB:control_4\,
			\Left_Eyeball:PWMUDB:control_3\, \Left_Eyeball:PWMUDB:control_2\, \Left_Eyeball:PWMUDB:control_1\, \Left_Eyeball:PWMUDB:control_0\));
\Left_Eyeball:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eyeball:PWMUDB:status_5\, zero, \Left_Eyeball:PWMUDB:status_3\,
			\Left_Eyeball:PWMUDB:status_2\, \Left_Eyeball:PWMUDB:status_1\, \Left_Eyeball:PWMUDB:status_0\),
		interrupt=>\Left_Eyeball:Net_55\);
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyeball:PWMUDB:tc_i\, \Left_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyeball:PWMUDB:nc2\,
		cl0=>\Left_Eyeball:PWMUDB:nc3\,
		z0=>\Left_Eyeball:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eyeball:PWMUDB:nc4\,
		cl1=>\Left_Eyeball:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyeball:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eyeball:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyeball:PWMUDB:tc_i\, \Left_Eyeball:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyeball:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eyeball:PWMUDB:cmp1_less\,
		z0=>\Left_Eyeball:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eyeball:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eyeball:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyeball:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eyeball:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eyeball:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eyeball:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eyeball:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eyeball:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyeball:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eyeball:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Left_Eyeball_Tilt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9500a1c4-fcb4-4eee-ab74-5a74c46e2634",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2489,
		fb=>(tmpFB_0__Left_Eyeball_Tilt_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyeball_Tilt_net_0),
		siovref=>(tmpSIOVREF__Left_Eyeball_Tilt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyeball_Tilt_net_0);
Left_Eyeball_Pan:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4483d7d-8d69-4a39-b07b-d4e0860ac25f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2454,
		fb=>(tmpFB_0__Left_Eyeball_Pan_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyeball_Pan_net_0),
		siovref=>(tmpSIOVREF__Left_Eyeball_Pan_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyeball_Pan_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"70cb20e4-dc4c-48a5-a012-90ee0f172a86",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_180,
		dig_domain_out=>open);
\Right_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_849,
		enable=>one,
		clock_out=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Right_Eyebrow:PWMUDB:control_7\, \Right_Eyebrow:PWMUDB:control_6\, \Right_Eyebrow:PWMUDB:control_5\, \Right_Eyebrow:PWMUDB:control_4\,
			\Right_Eyebrow:PWMUDB:control_3\, \Right_Eyebrow:PWMUDB:control_2\, \Right_Eyebrow:PWMUDB:control_1\, \Right_Eyebrow:PWMUDB:control_0\));
\Right_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Right_Eyebrow:PWMUDB:status_5\, zero, \Right_Eyebrow:PWMUDB:status_3\,
			\Right_Eyebrow:PWMUDB:status_2\, \Right_Eyebrow:PWMUDB:status_1\, \Right_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Right_Eyebrow:Net_55\);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:nc2\,
		cl0=>\Right_Eyebrow:PWMUDB:nc3\,
		z0=>\Right_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:nc4\,
		cl1=>\Right_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Right_Eyebrow:PWMUDB:tc_i\, \Right_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Right_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Right_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Right_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Right_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Right_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Right_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Right_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Right_Eyebrow_Pan:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a90d7dec-6b7c-4fda-8660-cc8ebde3a193",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_203,
		fb=>(tmpFB_0__Right_Eyebrow_Pan_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Pan_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Pan_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Pan_net_0);
Right_Eyebrow_Tilt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db1b9eb9-05c2-4ffb-ade7-5980ff1e63eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2328,
		fb=>(tmpFB_0__Right_Eyebrow_Tilt_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_Eyebrow_Tilt_net_0),
		siovref=>(tmpSIOVREF__Right_Eyebrow_Tilt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_Eyebrow_Tilt_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e7087cfa-8c59-4e03-af7a-576eee0fc4e8",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_849,
		dig_domain_out=>open);
\Left_Eyebrow:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2097,
		enable=>one,
		clock_out=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\);
\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Left_Eyebrow:PWMUDB:control_7\, \Left_Eyebrow:PWMUDB:control_6\, \Left_Eyebrow:PWMUDB:control_5\, \Left_Eyebrow:PWMUDB:control_4\,
			\Left_Eyebrow:PWMUDB:control_3\, \Left_Eyebrow:PWMUDB:control_2\, \Left_Eyebrow:PWMUDB:control_1\, \Left_Eyebrow:PWMUDB:control_0\));
\Left_Eyebrow:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Left_Eyebrow:PWMUDB:status_5\, zero, \Left_Eyebrow:PWMUDB:status_3\,
			\Left_Eyebrow:PWMUDB:status_2\, \Left_Eyebrow:PWMUDB:status_1\, \Left_Eyebrow:PWMUDB:status_0\),
		interrupt=>\Left_Eyebrow:Net_55\);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:nc2\,
		cl0=>\Left_Eyebrow:PWMUDB:nc3\,
		z0=>\Left_Eyebrow:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:nc4\,
		cl1=>\Left_Eyebrow:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:nc6\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Left_Eyebrow:PWMUDB:tc_i\, \Left_Eyebrow:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Left_Eyebrow:PWMUDB:cmp1_eq\,
		cl0=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		z0=>\Left_Eyebrow:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Left_Eyebrow:PWMUDB:cmp2_eq\,
		cl1=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Left_Eyebrow:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Left_Eyebrow:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_1\, \Left_Eyebrow:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Left_Eyebrow:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"87812037-eb50-4408-9e7d-81a71afb2b94",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2097,
		dig_domain_out=>open);
Left_Eyebrow_Pan:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbec2d79-73ae-44bc-9436-01fd94fad782",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_274,
		fb=>(tmpFB_0__Left_Eyebrow_Pan_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Pan_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Pan_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Pan_net_0);
Left_Eyebrow_Tilt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3344a756-f3e3-4fa2-99dc-464aca5e2543",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2197,
		fb=>(tmpFB_0__Left_Eyebrow_Tilt_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_Eyebrow_Tilt_net_0),
		siovref=>(tmpSIOVREF__Left_Eyebrow_Tilt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_Eyebrow_Tilt_net_0);
\NeckHandle:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_334,
		enable=>one,
		clock_out=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\);
\NeckHandle:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		control=>(\NeckHandle:PWMUDB:control_7\, \NeckHandle:PWMUDB:control_6\, \NeckHandle:PWMUDB:control_5\, \NeckHandle:PWMUDB:control_4\,
			\NeckHandle:PWMUDB:control_3\, \NeckHandle:PWMUDB:control_2\, \NeckHandle:PWMUDB:control_1\, \NeckHandle:PWMUDB:control_0\));
\NeckHandle:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \NeckHandle:PWMUDB:status_5\, zero, \NeckHandle:PWMUDB:status_3\,
			\NeckHandle:PWMUDB:status_2\, \NeckHandle:PWMUDB:status_1\, \NeckHandle:PWMUDB:status_0\),
		interrupt=>\NeckHandle:Net_55\);
\NeckHandle:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\NeckHandle:PWMUDB:tc_i\, \NeckHandle:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\NeckHandle:PWMUDB:nc2\,
		cl0=>\NeckHandle:PWMUDB:nc3\,
		z0=>\NeckHandle:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\NeckHandle:PWMUDB:nc4\,
		cl1=>\NeckHandle:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\NeckHandle:PWMUDB:nc6\,
		f1_blk_stat=>\NeckHandle:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\NeckHandle:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\NeckHandle:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\NeckHandle:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\NeckHandle:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\NeckHandle:PWMUDB:sP16:pwmdp:cap_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\NeckHandle:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NeckHandle:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\NeckHandle:PWMUDB:tc_i\, \NeckHandle:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\NeckHandle:PWMUDB:cmp1_eq\,
		cl0=>\NeckHandle:PWMUDB:cmp1_less\,
		z0=>\NeckHandle:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\NeckHandle:PWMUDB:cmp2_eq\,
		cl1=>\NeckHandle:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\NeckHandle:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\NeckHandle:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\NeckHandle:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\NeckHandle:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\NeckHandle:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\NeckHandle:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\NeckHandle:PWMUDB:sP16:pwmdp:cap_1\, \NeckHandle:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\NeckHandle:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
NeckHandle_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77514ddc-c784-4fb3-bb42-9bde61877ebf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_728,
		fb=>(tmpFB_0__NeckHandle_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__NeckHandle_Right_net_0),
		siovref=>(tmpSIOVREF__NeckHandle_Right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NeckHandle_Right_net_0);
NeckHandle_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"28b9bf8d-2247-4992-94de-5443a0410456",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_323,
		fb=>(tmpFB_0__NeckHandle_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__NeckHandle_Left_net_0),
		siovref=>(tmpSIOVREF__NeckHandle_Left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NeckHandle_Left_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f56bff8b-438b-42a8-ba49-8ef26400c663",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_334,
		dig_domain_out=>open);
\Upper_Lips:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_367,
		enable=>one,
		clock_out=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\);
\Upper_Lips:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Upper_Lips:PWMUDB:control_7\, \Upper_Lips:PWMUDB:control_6\, \Upper_Lips:PWMUDB:control_5\, \Upper_Lips:PWMUDB:control_4\,
			\Upper_Lips:PWMUDB:control_3\, \Upper_Lips:PWMUDB:control_2\, \Upper_Lips:PWMUDB:control_1\, \Upper_Lips:PWMUDB:control_0\));
\Upper_Lips:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Upper_Lips:PWMUDB:status_5\, zero, \Upper_Lips:PWMUDB:status_3\,
			\Upper_Lips:PWMUDB:status_2\, \Upper_Lips:PWMUDB:status_1\, \Upper_Lips:PWMUDB:status_0\),
		interrupt=>\Upper_Lips:Net_55\);
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Upper_Lips:PWMUDB:tc_i\, \Upper_Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Upper_Lips:PWMUDB:nc2\,
		cl0=>\Upper_Lips:PWMUDB:nc3\,
		z0=>\Upper_Lips:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Upper_Lips:PWMUDB:nc4\,
		cl1=>\Upper_Lips:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Upper_Lips:PWMUDB:nc6\,
		f1_blk_stat=>\Upper_Lips:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Upper_Lips:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Upper_Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Upper_Lips:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Upper_Lips:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cap_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Upper_Lips:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Upper_Lips:PWMUDB:tc_i\, \Upper_Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Upper_Lips:PWMUDB:cmp1_eq\,
		cl0=>\Upper_Lips:PWMUDB:cmp1_less\,
		z0=>\Upper_Lips:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Upper_Lips:PWMUDB:cmp2_eq\,
		cl1=>\Upper_Lips:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Upper_Lips:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Upper_Lips:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Upper_Lips:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Upper_Lips:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Upper_Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Upper_Lips:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Upper_Lips:PWMUDB:sP16:pwmdp:cap_1\, \Upper_Lips:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Upper_Lips:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
Upper_Lips_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1aeda2f6-fd8f-4ae8-86c7-b59e7551bec3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_356,
		fb=>(tmpFB_0__Upper_Lips_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__Upper_Lips_Left_net_0),
		siovref=>(tmpSIOVREF__Upper_Lips_Left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Upper_Lips_Left_net_0);
Upper_Lips_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3e681bc-d9c2-4496-99b6-f38513a3e9f3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_738,
		fb=>(tmpFB_0__Upper_Lips_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__Upper_Lips_Right_net_0),
		siovref=>(tmpSIOVREF__Upper_Lips_Right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Upper_Lips_Right_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d70f64cc-eb60-4d8a-96fd-892b25603f2d",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_367,
		dig_domain_out=>open);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5246fe49-97ce-44d9-b63b-28af2ef7525f",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_400,
		dig_domain_out=>open);
Lower_Lips_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c5b02734-4e30-49b1-8435-3f8944c0f7a7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_388,
		fb=>(tmpFB_0__Lower_Lips_Left_net_0),
		analog=>(open),
		io=>(tmpIO_0__Lower_Lips_Left_net_0),
		siovref=>(tmpSIOVREF__Lower_Lips_Left_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lower_Lips_Left_net_0);
Lower_Lips_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab9edb91-dbe8-4486-9fa8-1afcf3bb499d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1636,
		fb=>(tmpFB_0__Lower_Lips_Right_net_0),
		analog=>(open),
		io=>(tmpIO_0__Lower_Lips_Right_net_0),
		siovref=>(tmpSIOVREF__Lower_Lips_Right_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lower_Lips_Right_net_0);
\Lower_Lips:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_400,
		enable=>one,
		clock_out=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\);
\Lower_Lips:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Lower_Lips:PWMUDB:control_7\, \Lower_Lips:PWMUDB:control_6\, \Lower_Lips:PWMUDB:control_5\, \Lower_Lips:PWMUDB:control_4\,
			\Lower_Lips:PWMUDB:control_3\, \Lower_Lips:PWMUDB:control_2\, \Lower_Lips:PWMUDB:control_1\, \Lower_Lips:PWMUDB:control_0\));
\Lower_Lips:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Lower_Lips:PWMUDB:status_5\, zero, \Lower_Lips:PWMUDB:status_3\,
			\Lower_Lips:PWMUDB:status_2\, \Lower_Lips:PWMUDB:status_1\, \Lower_Lips:PWMUDB:status_0\),
		interrupt=>\Lower_Lips:Net_55\);
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lower_Lips:PWMUDB:tc_i\, \Lower_Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lower_Lips:PWMUDB:nc2\,
		cl0=>\Lower_Lips:PWMUDB:nc3\,
		z0=>\Lower_Lips:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Lower_Lips:PWMUDB:nc4\,
		cl1=>\Lower_Lips:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lower_Lips:PWMUDB:nc6\,
		f1_blk_stat=>\Lower_Lips:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Lower_Lips:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Lower_Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Lower_Lips:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Lower_Lips:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cap_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Lower_Lips:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Lower_Lips:PWMUDB:tc_i\, \Lower_Lips:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lower_Lips:PWMUDB:cmp1_eq\,
		cl0=>\Lower_Lips:PWMUDB:cmp1_less\,
		z0=>\Lower_Lips:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Lower_Lips:PWMUDB:cmp2_eq\,
		cl1=>\Lower_Lips:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Lower_Lips:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Lower_Lips:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Lower_Lips:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Lower_Lips:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Lower_Lips:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Lower_Lips:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Lower_Lips:PWMUDB:sP16:pwmdp:cap_1\, \Lower_Lips:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Lower_Lips:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9e4368cb-ff51-47c5-a140-9f6359282979",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_433,
		dig_domain_out=>open);
Eye_Rod_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"92757fa5-8c25-45bc-9780-4503499d628c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_421,
		fb=>(tmpFB_0__Eye_Rod_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Eye_Rod_1_net_0),
		siovref=>(tmpSIOVREF__Eye_Rod_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Eye_Rod_1_net_0);
Eye_Rod_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6c10f66f-1532-4f8d-947e-e3c421c74209",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2166,
		fb=>(tmpFB_0__Eye_Rod_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Eye_Rod_2_net_0),
		siovref=>(tmpSIOVREF__Eye_Rod_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Eye_Rod_2_net_0);
\Eye_Rod:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_433,
		enable=>one,
		clock_out=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\);
\Eye_Rod:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Eye_Rod:PWMUDB:control_7\, \Eye_Rod:PWMUDB:control_6\, \Eye_Rod:PWMUDB:control_5\, \Eye_Rod:PWMUDB:control_4\,
			\Eye_Rod:PWMUDB:control_3\, \Eye_Rod:PWMUDB:control_2\, \Eye_Rod:PWMUDB:control_1\, \Eye_Rod:PWMUDB:control_0\));
\Eye_Rod:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Eye_Rod:PWMUDB:status_5\, zero, \Eye_Rod:PWMUDB:status_3\,
			\Eye_Rod:PWMUDB:status_2\, \Eye_Rod:PWMUDB:status_1\, \Eye_Rod:PWMUDB:status_0\),
		interrupt=>\Eye_Rod:Net_55\);
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eye_Rod:PWMUDB:tc_i\, \Eye_Rod:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eye_Rod:PWMUDB:nc2\,
		cl0=>\Eye_Rod:PWMUDB:nc3\,
		z0=>\Eye_Rod:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Eye_Rod:PWMUDB:nc4\,
		cl1=>\Eye_Rod:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eye_Rod:PWMUDB:nc6\,
		f1_blk_stat=>\Eye_Rod:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Eye_Rod:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Eye_Rod:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Eye_Rod:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Eye_Rod:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cap_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Eye_Rod:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Eye_Rod:PWMUDB:tc_i\, \Eye_Rod:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Eye_Rod:PWMUDB:cmp1_eq\,
		cl0=>\Eye_Rod:PWMUDB:cmp1_less\,
		z0=>\Eye_Rod:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Eye_Rod:PWMUDB:cmp2_eq\,
		cl1=>\Eye_Rod:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Eye_Rod:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Eye_Rod:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Eye_Rod:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Eye_Rod:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Eye_Rod:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Eye_Rod:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Eye_Rod:PWMUDB:sP16:pwmdp:cap_1\, \Eye_Rod:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Eye_Rod:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Right_Eyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:min_kill_reg\);
\Right_Eyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCapture\);
\Right_Eyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:trig_last\);
\Right_Eyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:runmode_enable\);
\Right_Eyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:sc_kill_tmp\);
\Right_Eyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:ltch_kill_reg\);
\Right_Eyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:dith_count_1\);
\Right_Eyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:dith_count_0\);
\Right_Eyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp1_less\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCompare1\);
\Right_Eyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp2_less\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:prevCompare2\);
\Right_Eyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_0\);
\Right_Eyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_1\);
\Right_Eyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:status_5\);
\Right_Eyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:pwm_i_reg\);
\Right_Eyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:pwm1_i\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_32);
\Right_Eyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:pwm2_i\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_46);
\Right_Eyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyeball:PWMUDB:status_2\,
		clk=>\Right_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyeball:PWMUDB:tc_i_reg\);
\Left_Eyeball:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:min_kill_reg\);
\Left_Eyeball:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCapture\);
\Left_Eyeball:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:trig_last\);
\Left_Eyeball:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:runmode_enable\);
\Left_Eyeball:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:sc_kill_tmp\);
\Left_Eyeball:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:ltch_kill_reg\);
\Left_Eyeball:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:dith_count_1\);
\Left_Eyeball:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:dith_count_0\);
\Left_Eyeball:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp1_less\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCompare1\);
\Left_Eyeball:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp2_less\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:prevCompare2\);
\Left_Eyeball:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_0\);
\Left_Eyeball:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_1\);
\Left_Eyeball:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:status_5\);
\Left_Eyeball:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:pwm_i_reg\);
\Left_Eyeball:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:pwm1_i\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2454);
\Left_Eyeball:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:pwm2_i\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2489);
\Left_Eyeball:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyeball:PWMUDB:status_2\,
		clk=>\Left_Eyeball:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyeball:PWMUDB:tc_i_reg\);
\Right_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:min_kill_reg\);
\Right_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCapture\);
\Right_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:trig_last\);
\Right_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:runmode_enable\);
\Right_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:sc_kill_tmp\);
\Right_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:ltch_kill_reg\);
\Right_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_1\);
\Right_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:dith_count_0\);
\Right_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare1\);
\Right_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:prevCompare2\);
\Right_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_0\);
\Right_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_1\);
\Right_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:status_5\);
\Right_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:pwm_i_reg\);
\Right_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_203);
\Right_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2328);
\Right_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Right_Eyebrow:PWMUDB:status_2\,
		clk=>\Right_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Right_Eyebrow:PWMUDB:tc_i_reg\);
\Left_Eyebrow:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:min_kill_reg\);
\Left_Eyebrow:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCapture\);
\Left_Eyebrow:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:trig_last\);
\Left_Eyebrow:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:runmode_enable\);
\Left_Eyebrow:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:sc_kill_tmp\);
\Left_Eyebrow:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:ltch_kill_reg\);
\Left_Eyebrow:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_1\);
\Left_Eyebrow:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:dith_count_0\);
\Left_Eyebrow:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare1\);
\Left_Eyebrow:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_less\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:prevCompare2\);
\Left_Eyebrow:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_0\);
\Left_Eyebrow:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_1\);
\Left_Eyebrow:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:status_5\);
\Left_Eyebrow:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:pwm_i_reg\);
\Left_Eyebrow:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm1_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_274);
\Left_Eyebrow:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:pwm2_i\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2197);
\Left_Eyebrow:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Left_Eyebrow:PWMUDB:status_2\,
		clk=>\Left_Eyebrow:PWMUDB:ClockOutFromEnBlock\,
		q=>\Left_Eyebrow:PWMUDB:tc_i_reg\);
\NeckHandle:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:min_kill_reg\);
\NeckHandle:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:prevCapture\);
\NeckHandle:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:trig_last\);
\NeckHandle:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\NeckHandle:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:runmode_enable\);
\NeckHandle:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:sc_kill_tmp\\D\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:sc_kill_tmp\);
\NeckHandle:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:ltch_kill_reg\);
\NeckHandle:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\NeckHandle:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:dith_count_1\);
\NeckHandle:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\NeckHandle:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:dith_count_0\);
\NeckHandle:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:cmp1_less\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:prevCompare1\);
\NeckHandle:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:cmp2_less\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:prevCompare2\);
\NeckHandle:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\NeckHandle:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:status_0\);
\NeckHandle:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\NeckHandle:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:status_1\);
\NeckHandle:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:status_5\);
\NeckHandle:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:pwm_i_reg\);
\NeckHandle:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:pwm1_i\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_323);
\NeckHandle:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:pwm2_i\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_728);
\NeckHandle:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\NeckHandle:PWMUDB:status_2\,
		clk=>\NeckHandle:PWMUDB:ClockOutFromEnBlock\,
		q=>\NeckHandle:PWMUDB:tc_i_reg\);
\Upper_Lips:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:min_kill_reg\);
\Upper_Lips:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:prevCapture\);
\Upper_Lips:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:trig_last\);
\Upper_Lips:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Upper_Lips:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:runmode_enable\);
\Upper_Lips:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:sc_kill_tmp\);
\Upper_Lips:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:ltch_kill_reg\);
\Upper_Lips:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Upper_Lips:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:dith_count_1\);
\Upper_Lips:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Upper_Lips:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:dith_count_0\);
\Upper_Lips:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:cmp1_less\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:prevCompare1\);
\Upper_Lips:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:cmp2_less\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:prevCompare2\);
\Upper_Lips:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Upper_Lips:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:status_0\);
\Upper_Lips:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Upper_Lips:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:status_1\);
\Upper_Lips:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:status_5\);
\Upper_Lips:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:pwm_i_reg\);
\Upper_Lips:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:pwm1_i\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_356);
\Upper_Lips:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:pwm2_i\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_738);
\Upper_Lips:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Upper_Lips:PWMUDB:status_2\,
		clk=>\Upper_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Upper_Lips:PWMUDB:tc_i_reg\);
\Lower_Lips:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:min_kill_reg\);
\Lower_Lips:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:prevCapture\);
\Lower_Lips:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:trig_last\);
\Lower_Lips:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Lower_Lips:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:runmode_enable\);
\Lower_Lips:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:sc_kill_tmp\);
\Lower_Lips:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:ltch_kill_reg\);
\Lower_Lips:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Lower_Lips:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:dith_count_1\);
\Lower_Lips:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Lower_Lips:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:dith_count_0\);
\Lower_Lips:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:cmp1_less\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:prevCompare1\);
\Lower_Lips:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:cmp2_less\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:prevCompare2\);
\Lower_Lips:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Lower_Lips:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:status_0\);
\Lower_Lips:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Lower_Lips:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:status_1\);
\Lower_Lips:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:status_5\);
\Lower_Lips:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:pwm_i_reg\);
\Lower_Lips:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:pwm1_i\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_388);
\Lower_Lips:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:pwm2_i\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1636);
\Lower_Lips:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Lower_Lips:PWMUDB:status_2\,
		clk=>\Lower_Lips:PWMUDB:ClockOutFromEnBlock\,
		q=>\Lower_Lips:PWMUDB:tc_i_reg\);
\Eye_Rod:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:min_kill_reg\);
\Eye_Rod:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:prevCapture\);
\Eye_Rod:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:trig_last\);
\Eye_Rod:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Eye_Rod:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:runmode_enable\);
\Eye_Rod:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:sc_kill_tmp\);
\Eye_Rod:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:ltch_kill_reg\);
\Eye_Rod:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Eye_Rod:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:dith_count_1\);
\Eye_Rod:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Eye_Rod:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:dith_count_0\);
\Eye_Rod:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:cmp1_less\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:prevCompare1\);
\Eye_Rod:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:cmp2_less\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:prevCompare2\);
\Eye_Rod:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Eye_Rod:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:status_0\);
\Eye_Rod:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\Eye_Rod:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:status_1\);
\Eye_Rod:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:status_5\);
\Eye_Rod:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:pwm_i_reg\);
\Eye_Rod:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:pwm1_i\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_421);
\Eye_Rod:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:pwm2_i\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2166);
\Eye_Rod:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Eye_Rod:PWMUDB:status_2\,
		clk=>\Eye_Rod:PWMUDB:ClockOutFromEnBlock\,
		q=>\Eye_Rod:PWMUDB:tc_i_reg\);

END R_T_L;
