/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [12:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [43:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_6z & celloutsig_1_2z[3]);
  assign celloutsig_0_31z = ~(celloutsig_0_24z[1] & celloutsig_0_23z);
  assign celloutsig_0_0z = ~in_data[81];
  assign celloutsig_1_0z = ~in_data[104];
  assign celloutsig_0_8z = ~celloutsig_0_6z[9];
  assign celloutsig_0_12z = ~in_data[36];
  assign celloutsig_0_19z = ~celloutsig_0_16z;
  assign celloutsig_0_4z = in_data[27] | celloutsig_0_0z;
  assign celloutsig_0_47z = celloutsig_0_27z | celloutsig_0_36z[0];
  assign celloutsig_1_19z = celloutsig_1_3z[7] | celloutsig_1_4z;
  assign celloutsig_0_11z = celloutsig_0_1z[2] | in_data[72];
  assign celloutsig_0_22z = celloutsig_0_20z[4] | celloutsig_0_8z;
  assign celloutsig_0_13z = { in_data[87:85], celloutsig_0_2z } + _00_;
  reg [3:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 4'h0;
    else _15_ <= { in_data[113], celloutsig_1_10z };
  assign out_data[131:128] = _15_;
  reg [12:0] _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 13'h0000;
    else _16_ <= { in_data[76:67], celloutsig_0_1z };
  assign { _01_[12:6], _00_, _01_[1:0] } = _16_;
  assign celloutsig_0_5z = in_data[26:17] & in_data[92:83];
  assign celloutsig_0_6z = { celloutsig_0_5z[9:1], celloutsig_0_2z, celloutsig_0_2z } & in_data[62:52];
  assign celloutsig_0_14z = in_data[27:15] & celloutsig_0_3z[35:23];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[163:141] / { 1'h1, celloutsig_1_2z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_30z = { _00_[3:1], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[35:30], celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_4z = celloutsig_1_2z[5:1] === { in_data[102:101], celloutsig_1_1z };
  assign celloutsig_0_23z = celloutsig_0_3z[29:14] === { _01_[12:6], _00_, _01_[1:0], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[36:27], celloutsig_0_8z } % { 1'h1, in_data[50:41] };
  assign celloutsig_0_3z = in_data[73:30] % { 1'h1, in_data[33:9], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_15z[0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z } % { 1'h1, celloutsig_0_15z[3:0], celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_22z } * in_data[75:73];
  assign celloutsig_0_46z = { celloutsig_0_30z[2:1], celloutsig_0_4z, celloutsig_0_39z } * { celloutsig_0_21z[1:0], celloutsig_0_39z, celloutsig_0_28z };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_12z } * celloutsig_0_15z[3:1];
  assign celloutsig_0_1z = ~ { in_data[3:2], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[190:189], celloutsig_1_0z } | in_data[187:185];
  assign celloutsig_0_39z = & { celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[7:2], celloutsig_0_0z };
  assign celloutsig_1_6z = ^ { celloutsig_1_3z[17:14], celloutsig_1_0z };
  assign celloutsig_0_16z = ^ { _01_[10:6], _00_, celloutsig_0_11z };
  assign celloutsig_0_28z = ^ celloutsig_0_18z[7:2];
  assign celloutsig_1_10z = celloutsig_1_3z[16:14] << { celloutsig_1_3z[16], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_3z[24:20] << { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[4:2], celloutsig_0_11z, celloutsig_0_1z } << { celloutsig_0_5z[6:2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_14z[11:4] << celloutsig_0_3z[7:0];
  assign celloutsig_0_26z = { celloutsig_0_14z[10:9], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_16z } << celloutsig_0_5z[7:2];
  assign celloutsig_0_27z = ~((celloutsig_0_24z[4] & celloutsig_0_26z[1]) | (celloutsig_0_14z[5] & celloutsig_0_12z));
  assign _01_[5:2] = _00_;
  assign { out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
