Created a simple FIFO using system verilog and designed a basic testbench using various OOPs features of system verilog
![image](https://github.com/user-attachments/assets/ef36ed94-7d86-4d32-b72c-1ec750e8b72d)
