<stg><name>digitrec</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="4">
<condition id="25">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="3">
<condition id="29">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="2">
<condition id="31">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="8">
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="4">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="7">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="5">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="49">
<![CDATA[
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

]]></node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="6" op_0_bw="64">
<![CDATA[
.preheader17.preheader:4  %knn_set_V = alloca [50 x i6], align 1

]]></node>
<StgValue><ssdm name="knn_set_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:5  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader17:0  %i = phi i4 [ %i_1, %3 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:1  %exitcond2 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader17:3  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond2, label %.preheader, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="4">
<![CDATA[
:2  %tmp_cast = zext i4 %i to i7

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:3  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="6">
<![CDATA[
:4  %p_shl_cast = zext i6 %tmp_s to i7

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_4 = add i7 %tmp_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %k = phi i3 [ 0, %0 ], [ %k_1, %2 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %k, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k_1 = add i3 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="3">
<![CDATA[
:1  %tmp_cast_6 = zext i3 %k to i7

]]></node>
<StgValue><ssdm name="tmp_cast_6"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp_7 = add i7 %tmp_4, %tmp_cast_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_15_cast = zext i7 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %knn_set_V_addr = getelementptr [50 x i6]* %knn_set_V, i64 0, i64 %tmp_15_cast

]]></node>
<StgValue><ssdm name="knn_set_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  store i6 -14, i6* %knn_set_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i11 [ %i_2, %7 ], [ 0, %.preheader17 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="15" op_0_bw="11">
<![CDATA[
.preheader:1  %i4_cast3 = zext i11 %i4 to i15

]]></node>
<StgValue><ssdm name="i4_cast3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %exitcond3 = icmp eq i11 %i4, -248

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:4  %i_2 = add i11 %i4, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond3, label %8, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([50 x i6]* %knn_set_V)

]]></node>
<StgValue><ssdm name="agg_result_V1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %4 ], [ %j_1, %6 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i15 [ 0, %4 ], [ %next_mul, %6 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond = icmp eq i4 %j, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j_1 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %next_mul = add i15 %phi_mul, 1800

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_2 = add i15 %i4_cast3, %phi_mul

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_3 = zext i15 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="15" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="training_data_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="48" op_0_bw="15">
<![CDATA[
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

]]></node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [50 x i6]* %knn_set_V, i4 %j)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="48" op_3_bw="6" op_4_bw="4">
<![CDATA[
:6  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_instance_V, [50 x i6]* %knn_set_V, i4 %j)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="4" op_1_bw="6">
<![CDATA[
:0  %agg_result_V1 = call fastcc i4 @digitrec_knn_vote([50 x i6]* %knn_set_V)

]]></node>
<StgValue><ssdm name="agg_result_V1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="4">
<![CDATA[
:1  ret i4 %agg_result_V1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="input_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V"/></StgValue>
</port>
<port id="85" name="training_data_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="86" toId="9">
</dataflow>
<dataflow id="89" from="stg_88" to="stg_9" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="86" toId="10">
</dataflow>
<dataflow id="91" from="input_V" to="stg_10" fromId="84" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecTopModule" to="stg_11" fromId="92" toId="11">
</dataflow>
<dataflow id="95" from="digitrec_str" to="stg_11" fromId="94" toId="11">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i49" to="input_V_read" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="input_V" to="input_V_read" fromId="84" toId="12">
</dataflow>
<dataflow id="100" from="stg_99" to="knn_set_V" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="i_1" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="51">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="stg_40" to="i" fromId="40" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="103" from="stg_88" to="i" fromId="88" toId="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="stg_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="i" to="exitcond2" fromId="15" toId="16">
</dataflow>
<dataflow id="107" from="stg_106" to="exitcond2" fromId="106" toId="16">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="stg_110" to="empty" fromId="110" toId="17">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="15" toId="18">
</dataflow>
<dataflow id="116" from="stg_115" to="i_1" fromId="115" toId="18">
</dataflow>
<dataflow id="117" from="exitcond2" to="stg_19" fromId="16" toId="19">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="stg_20" fromId="118" toId="20">
</dataflow>
<dataflow id="121" from="p_str" to="stg_20" fromId="120" toId="20">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecRegionBegin" to="tmp_5" fromId="122" toId="21">
</dataflow>
<dataflow id="124" from="p_str" to="tmp_5" fromId="120" toId="21">
</dataflow>
<dataflow id="125" from="i" to="tmp_cast" fromId="15" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="tmp_s" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="i" to="tmp_s" fromId="15" toId="23">
</dataflow>
<dataflow id="130" from="stg_129" to="tmp_s" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="tmp_s" to="p_shl_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="132" from="tmp_cast" to="tmp_4" fromId="22" toId="25">
</dataflow>
<dataflow id="133" from="p_shl_cast" to="tmp_4" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="stg_134" to="k" fromId="134" toId="27">
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="stg_26" to="k" fromId="26" toId="27">
</dataflow>
<dataflow id="137" from="k_1" to="k" fromId="30" toId="27">
<BackEdge/>
<condition id="54">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="stg_38" to="k" fromId="38" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="139" from="k" to="exitcond4" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="stg_140" to="exitcond4" fromId="140" toId="28">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="108" toId="29">
</dataflow>
<dataflow id="144" from="stg_143" to="empty_5" fromId="143" toId="29">
</dataflow>
<dataflow id="145" from="stg_143" to="empty_5" fromId="143" toId="29">
</dataflow>
<dataflow id="146" from="stg_143" to="empty_5" fromId="143" toId="29">
</dataflow>
<dataflow id="147" from="k" to="k_1" fromId="27" toId="30">
</dataflow>
<dataflow id="149" from="stg_148" to="k_1" fromId="148" toId="30">
</dataflow>
<dataflow id="150" from="exitcond4" to="stg_31" fromId="28" toId="31">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopName" to="stg_32" fromId="118" toId="32">
</dataflow>
<dataflow id="153" from="p_str2" to="stg_32" fromId="152" toId="32">
</dataflow>
<dataflow id="154" from="k" to="tmp_cast_6" fromId="27" toId="33">
</dataflow>
<dataflow id="155" from="tmp_4" to="tmp_7" fromId="25" toId="34">
</dataflow>
<dataflow id="156" from="tmp_cast_6" to="tmp_7" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="tmp_7" to="tmp_15_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="158" from="knn_set_V" to="knn_set_V_addr" fromId="13" toId="36">
</dataflow>
<dataflow id="160" from="stg_159" to="knn_set_V_addr" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="tmp_15_cast" to="knn_set_V_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="163" from="stg_162" to="stg_37" fromId="162" toId="37">
</dataflow>
<dataflow id="164" from="knn_set_V_addr" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecRegionEnd" to="empty_7" fromId="165" toId="39">
</dataflow>
<dataflow id="167" from="p_str" to="empty_7" fromId="120" toId="39">
</dataflow>
<dataflow id="168" from="tmp_5" to="empty_7" fromId="21" toId="39">
</dataflow>
<dataflow id="169" from="i_2" to="i4" fromId="45" toId="41">
<BackEdge/>
<condition id="55">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="stg_63" to="i4" fromId="63" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="172" from="stg_171" to="i4" fromId="171" toId="41">
<condition id="56">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="stg_19" to="i4" fromId="19" toId="41">
</dataflow>
<dataflow id="174" from="i4" to="i4_cast3" fromId="41" toId="42">
</dataflow>
<dataflow id="175" from="i4" to="exitcond3" fromId="41" toId="43">
</dataflow>
<dataflow id="177" from="stg_176" to="exitcond3" fromId="176" toId="43">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="108" toId="44">
</dataflow>
<dataflow id="180" from="stg_179" to="empty_8" fromId="179" toId="44">
</dataflow>
<dataflow id="181" from="stg_179" to="empty_8" fromId="179" toId="44">
</dataflow>
<dataflow id="182" from="stg_179" to="empty_8" fromId="179" toId="44">
</dataflow>
<dataflow id="183" from="i4" to="i_2" fromId="41" toId="45">
</dataflow>
<dataflow id="185" from="stg_184" to="i_2" fromId="184" toId="45">
</dataflow>
<dataflow id="186" from="exitcond3" to="stg_46" fromId="43" toId="46">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="stg_47" fromId="118" toId="47">
</dataflow>
<dataflow id="189" from="p_str3" to="stg_47" fromId="188" toId="47">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="122" toId="48">
</dataflow>
<dataflow id="191" from="p_str3" to="tmp_6" fromId="188" toId="48">
</dataflow>
<dataflow id="193" from="digitrec_knn_vote" to="agg_result_V1" fromId="192" toId="50">
</dataflow>
<dataflow id="194" from="knn_set_V" to="agg_result_V1" fromId="13" toId="50">
</dataflow>
<dataflow id="195" from="stg_88" to="j" fromId="88" toId="51">
<condition id="57">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="stg_49" to="j" fromId="49" toId="51">
</dataflow>
<dataflow id="197" from="j_1" to="j" fromId="55" toId="51">
<BackEdge/>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="stg_68" to="j" fromId="68" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="200" from="stg_199" to="phi_mul" fromId="199" toId="52">
<condition id="59">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="stg_49" to="phi_mul" fromId="49" toId="52">
</dataflow>
<dataflow id="202" from="next_mul" to="phi_mul" fromId="57" toId="52">
<BackEdge/>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="stg_68" to="phi_mul" fromId="68" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="204" from="j" to="exitcond" fromId="51" toId="53">
</dataflow>
<dataflow id="205" from="stg_106" to="exitcond" fromId="106" toId="53">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="108" toId="54">
</dataflow>
<dataflow id="207" from="stg_110" to="empty_9" fromId="110" toId="54">
</dataflow>
<dataflow id="208" from="stg_110" to="empty_9" fromId="110" toId="54">
</dataflow>
<dataflow id="209" from="stg_110" to="empty_9" fromId="110" toId="54">
</dataflow>
<dataflow id="210" from="j" to="j_1" fromId="51" toId="55">
</dataflow>
<dataflow id="211" from="stg_115" to="j_1" fromId="115" toId="55">
</dataflow>
<dataflow id="212" from="exitcond" to="stg_56" fromId="53" toId="56">
</dataflow>
<dataflow id="213" from="phi_mul" to="next_mul" fromId="52" toId="57">
</dataflow>
<dataflow id="215" from="stg_214" to="next_mul" fromId="214" toId="57">
</dataflow>
<dataflow id="216" from="i4_cast3" to="tmp_2" fromId="42" toId="58">
</dataflow>
<dataflow id="217" from="phi_mul" to="tmp_2" fromId="52" toId="58">
</dataflow>
<dataflow id="218" from="tmp_2" to="tmp_3" fromId="58" toId="59">
</dataflow>
<dataflow id="219" from="training_data_V" to="training_data_V_addr" fromId="85" toId="60">
</dataflow>
<dataflow id="220" from="stg_159" to="training_data_V_addr" fromId="159" toId="60">
</dataflow>
<dataflow id="221" from="tmp_3" to="training_data_V_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="222" from="training_data_V_addr" to="training_instance_V" fromId="60" toId="61">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecRegionEnd" to="empty_10" fromId="165" toId="62">
</dataflow>
<dataflow id="224" from="p_str3" to="empty_10" fromId="188" toId="62">
</dataflow>
<dataflow id="225" from="tmp_6" to="empty_10" fromId="48" toId="62">
</dataflow>
<dataflow id="226" from="training_data_V_addr" to="training_instance_V" fromId="60" toId="64">
</dataflow>
<dataflow id="228" from="digitrec_update_knn" to="stg_65" fromId="227" toId="65">
</dataflow>
<dataflow id="229" from="input_V_read" to="stg_65" fromId="12" toId="65">
</dataflow>
<dataflow id="230" from="training_instance_V" to="stg_65" fromId="64" toId="65">
</dataflow>
<dataflow id="231" from="knn_set_V" to="stg_65" fromId="13" toId="65">
</dataflow>
<dataflow id="232" from="j" to="stg_65" fromId="51" toId="65">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopName" to="stg_66" fromId="118" toId="66">
</dataflow>
<dataflow id="235" from="p_str4" to="stg_66" fromId="234" toId="66">
</dataflow>
<dataflow id="236" from="digitrec_update_knn" to="stg_67" fromId="227" toId="67">
</dataflow>
<dataflow id="237" from="input_V_read" to="stg_67" fromId="12" toId="67">
</dataflow>
<dataflow id="238" from="training_instance_V" to="stg_67" fromId="64" toId="67">
</dataflow>
<dataflow id="239" from="knn_set_V" to="stg_67" fromId="13" toId="67">
</dataflow>
<dataflow id="240" from="j" to="stg_67" fromId="51" toId="67">
</dataflow>
<dataflow id="241" from="digitrec_knn_vote" to="agg_result_V1" fromId="192" toId="69">
</dataflow>
<dataflow id="242" from="knn_set_V" to="agg_result_V1" fromId="13" toId="69">
</dataflow>
<dataflow id="243" from="agg_result_V1" to="stg_70" fromId="69" toId="70">
</dataflow>
<dataflow id="244" from="exitcond2" to="stg_2" fromId="16" toId="2">
</dataflow>
<dataflow id="245" from="exitcond4" to="stg_3" fromId="28" toId="3">
</dataflow>
<dataflow id="246" from="exitcond3" to="stg_4" fromId="43" toId="4">
</dataflow>
<dataflow id="247" from="exitcond" to="stg_5" fromId="53" toId="5">
</dataflow>
</dataflows>


</stg>
