From ca992e86e7ac182013d1f906b4aa0259a7d8e466 Mon Sep 17 00:00:00 2001
From: Yukari Chiba <i@0x7f.cc>
Date: Tue, 25 Jun 2024 13:46:29 +0800
Subject: [PATCH 14/26] gallivm: add riscv support to the mattrs setting code

---
 src/gallium/auxiliary/gallivm/lp_bld_misc.cpp | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/src/gallium/auxiliary/gallivm/lp_bld_misc.cpp b/src/gallium/auxiliary/gallivm/lp_bld_misc.cpp
index f3c10652ed6..4a169c84b9e 100644
--- a/src/gallium/auxiliary/gallivm/lp_bld_misc.cpp
+++ b/src/gallium/auxiliary/gallivm/lp_bld_misc.cpp
@@ -406,6 +406,14 @@ lp_build_fill_mattrs(std::vector<std::string> &MAttrs)
    /* MSA requires a 64-bit FPU register file */
    MAttrs.push_back("+fp64");
 #endif
+
+#if DETECT_ARCH_RISCV64 == 1
+   /* Before riscv is more matured and util_get_cpu_caps() is implemented,
+    * assume this for now since most of linux capable riscv machine are
+    * riscv64gc
+    */
+   MAttrs = {"+m","+c","+a","+d","+f"};
+#endif
 }
 
 void
-- 
2.46.0

