# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \src "dut.sv:1.1-21.10"
attribute \cells_not_processed 1
module \initval
  attribute \src "dut.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "dut.sv:1.39-1.42"
  wire width 4 input 2 \bar
  attribute \src "dut.sv:1.57-1.60"
  wire width 4 output 3 \foo
  attribute \src "dut.sv:1.62-1.66"
  wire width 4 output 4 \asdf
  attribute \src "dut.sv:3.13-3.21"
  wire width 4 \last_bar
  attribute \src "dut.sv:6.3-7.26"
  wire width 2 $0\foo[1:0]
  attribute \src "dut.sv:9.3-10.26"
  wire width 2 $0\foo[3:2]
  attribute \src "dut.sv:12.3-13.21"
  wire width 4 $0\last_bar[3:0]
  attribute \src "dut.sv:15.3-16.23"
  wire $0\asdf[3:3]
  attribute \src "dut.sv:17.3-18.24"
  wire width 3 $0\asdf[2:0]
  attribute \src "dut.sv:20.20-20.52"
  wire $eq$dut.sv:20$7_Y
  attribute \src "dut.sv:2.13-2.20"
  wire width 4 $0\foo[3:0]
  attribute \src "dut.sv:3.13-3.25"
  wire width 4 $1\last_bar[3:0]
  attribute \src "dut.sv:4.13-4.27"
  wire width 4 $0\asdf[3:0]
  attribute \src "dut.sv:20.20-20.52"
  cell $eq $eq$dut.sv:20$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \foo
    connect \B { \last_bar [3:2] \bar [1:0] }
    connect \Y $eq$dut.sv:20$7_Y
  end
  attribute \src "dut.sv:18.24-20.53"
  cell $check $assert$dut.sv:18$6
    parameter \FLAVOR "assert"
    parameter \TRG_WIDTH 0
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0
    parameter \PRIORITY 0
    parameter \FORMAT ""
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'1
    connect \A $eq$dut.sv:20$7_Y
    connect \ARGS { }
  end
  attribute \src "dut.sv:6.3-7.26"
  process $proc$dut.sv:6$1
    assign { } { }
    assign $0\foo[1:0] \bar [1:0]
    sync always
      update \foo [1:0] $0\foo[1:0]
  end
  attribute \src "dut.sv:9.3-10.26"
  process $proc$dut.sv:9$2
    assign { } { }
    assign $0\foo[3:2] \bar [3:2]
    sync posedge \clk
      update \foo [3:2] $0\foo[3:2]
  end
  attribute \src "dut.sv:12.3-13.21"
  process $proc$dut.sv:12$3
    assign { } { }
    assign $0\last_bar[3:0] \bar
    sync posedge \clk
      update \last_bar $0\last_bar[3:0]
  end
  attribute \src "dut.sv:15.3-16.23"
  process $proc$dut.sv:15$4
    assign { } { }
    assign $0\asdf[3:3] \bar [3]
    sync posedge \clk
      update \asdf [3] $0\asdf[3:3]
  end
  attribute \src "dut.sv:17.3-18.24"
  process $proc$dut.sv:17$5
    assign { } { }
    assign $0\asdf[2:0] 3'111
    sync always
      update \asdf [2:0] $0\asdf[2:0]
  end
  attribute \src "dut.sv:2.13-2.20"
  process $proc$dut.sv:2$8
    assign { } { }
    assign $0\foo[3:0] 4'0000
    sync always
    sync init
      update \foo $0\foo[3:0]
  end
  attribute \src "dut.sv:3.13-3.25"
  process $proc$dut.sv:3$9
    assign { } { }
    assign $1\last_bar[3:0] 4'0000
    sync always
    sync init
      update \last_bar $1\last_bar[3:0]
  end
  attribute \src "dut.sv:4.13-4.27"
  process $proc$dut.sv:4$10
    assign { } { }
    assign $0\asdf[3:0] 4'1xxx
    sync always
    sync init
      update \asdf $0\asdf[3:0]
  end
end
