{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf " "Source file: E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662683369168 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662683369168 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf " "Source file: E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662683369218 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662683369218 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf " "Source file: E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662683369268 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662683369268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662683369996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662683370000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 17:29:29 2022 " "Processing started: Thu Sep  8 17:29:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662683370000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683370000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVC -c RVC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVC -c RVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683370000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662683371671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662683371671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvcdisplay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file rvcdisplay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RVCdisplay " "Found entity 1: RVCdisplay" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683380634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683380634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvccounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rvccounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RVCcounter " "Found entity 1: RVCcounter" {  } { { "RVCcounter.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683380644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683380644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Eight_bit_adder " "Found entity 1: Eight_bit_adder" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683380646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683380646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_t_ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master_slave_t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master_slave_t_ff " "Found entity 1: Master_slave_t_ff" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683380655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683380655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RVCcounter " "Elaborating entity \"RVCcounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662683380958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RVCdisplay RVCdisplay:inst8 " "Elaborating entity \"RVCdisplay\" for hierarchy \"RVCdisplay:inst8\"" {  } { { "RVCcounter.bdf" "inst8" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1312 1144 1280 -1008 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight_bit_adder Eight_bit_adder:inst13 " "Elaborating entity \"Eight_bit_adder\" for hierarchy \"Eight_bit_adder:inst13\"" {  } { { "RVCcounter.bdf" "inst13" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1312 880 1064 -992 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Eight_bit_adder:inst13\|74283:inst2 " "Elaborating entity \"74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "Eight_bit_adder.bdf" "inst2" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eight_bit_adder:inst13\|74283:inst2 " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Eight_bit_adder:inst13\|74283:inst2\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub Eight_bit_adder:inst13\|74283:inst2 " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\", which is child of megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Eight_bit_adder:inst13\|74283:inst " "Elaborating entity \"74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst\"" {  } { { "Eight_bit_adder.bdf" "inst" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 592 1232 1336 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eight_bit_adder:inst13\|74283:inst " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst\"" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 592 1232 1336 768 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_slave_t_ff Master_slave_t_ff:inst22 " "Elaborating entity \"Master_slave_t_ff\" for hierarchy \"Master_slave_t_ff:inst22\"" {  } { { "RVCcounter.bdf" "inst22" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1312 -1224 -1128 -1216 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683381315 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1662683381956 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1662683381956 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "18 " "Ignored 18 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1662683382305 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1662683382305 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1662683382483 ""}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "16 " "Ignored 16 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "12 " "Ignored 12 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|80~2 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|80~2\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 560 600 664 600 "80" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|82~1 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|82~1\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|105~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|105~0\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|78~2 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|78~2\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 328 600 664 368 "78" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|79 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|79\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|108~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|108~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|104~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|104~0\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|76~1 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|76~1\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 64 184 232 96 "108" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|81 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|81\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|108~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|108~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|77 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|77\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 80 464 528 120 "77" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|92 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|92\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 152 304 368 192 "92" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683382751 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 64 184 232 96 "108" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""}  } {  } 0 18011 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS_HDR" "4 " "Ignored 4 CARRY_SUM primitives -- logic cell requires more inputs than it can contain" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683382751 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683382751 ""}  } {  } 0 18015 "Ignored %1!d! CARRY_SUM primitives -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683382751 ""}  } {  } 0 18009 "Ignored %1!d! CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1662683382751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662683382858 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662683382858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662683382858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662683382858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683383371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:29:43 2022 " "Processing ended: Thu Sep  8 17:29:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683383371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683383371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683383371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683383371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662683385592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662683385593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 17:29:44 2022 " "Processing started: Thu Sep  8 17:29:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662683385593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662683385593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RVC -c RVC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RVC -c RVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662683385593 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662683385920 ""}
{ "Info" "0" "" "Project  = RVC" {  } {  } 0 0 "Project  = RVC" 0 0 "Fitter" 0 0 1662683385921 ""}
{ "Info" "0" "" "Revision = RVC" {  } {  } 0 0 "Revision = RVC" 0 0 "Fitter" 0 0 1662683385921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662683386087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662683386089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RVC EPM240T100C5 " "Selected device EPM240T100C5 for design \"RVC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662683386094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662683386137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662683386137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662683386233 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662683386246 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683386986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683386986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683386986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683386986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683386986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662683386986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662683387018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RVC.sdc " "Synopsys Design Constraints File file not found: 'RVC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662683387035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662683387036 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|combout " "Node \"inst30\|inst10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|dataa " "Node \"inst30\|inst6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|combout " "Node \"inst30\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|datad " "Node \"inst30\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|datab " "Node \"inst30\|inst10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|dataa " "Node \"inst30\|inst10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387069 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 280 832 896 328 "inst10" "" } } } } { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662683387069 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst22\|inst6~1\|combout " "Node \"inst22\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387070 ""} { "Warning" "WSTA_SCC_NODE" "inst22\|inst6~1\|datad " "Node \"inst22\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683387070 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662683387070 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1662683387072 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1662683387072 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683387073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683387073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        inst2 " "   1.000        inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683387073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      Sensor1 " "   1.000      Sensor1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683387073 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      Sensor2 " "   1.000      Sensor2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683387073 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1662683387073 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662683387082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662683387083 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1662683387084 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst22\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst22\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|76 " "Destination \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|76\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst23\|inst9~2 " "Destination \"Master_slave_t_ff:inst23\|inst9~2\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst24\|inst9~3 " "Destination \"Master_slave_t_ff:inst24\|inst9~3\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|A0~10 " "Destination \"RVCdisplay:inst8\|A0~10\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 57 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|A0~11 " "Destination \"RVCdisplay:inst8\|A0~11\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 57 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|B0~14 " "Destination \"RVCdisplay:inst8\|B0~14\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 60 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|B0~15 " "Destination \"RVCdisplay:inst8\|B0~15\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 60 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|93~0 " "Destination \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|93~0\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 232 304 368 272 "93" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387090 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683387090 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst23\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst23\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|95 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|95\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 384 312 376 424 "95" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683387104 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst24\|inst9~3 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst24\|inst9~3\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst25\|inst9~2 " "Destination \"Master_slave_t_ff:inst25\|inst9~2\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst27\|inst9~3 " "Destination \"Master_slave_t_ff:inst27\|inst9~3\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|98 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|98\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 616 312 376 656 "98" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387104 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683387104 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst25\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst25\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387111 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|101 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|101\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 872 312 376 912 "101" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683387111 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683387111 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1662683387111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1662683387112 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1662683387123 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1662683387142 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1662683387142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1662683387142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662683387142 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1662683387156 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1662683387156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683387164 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662683387218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662683387298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683387351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662683387353 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662683387612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683387613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662683387627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/room visitor counter proj/room visitor counter/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662683387783 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662683387783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662683388026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662683388026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683388027 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662683388045 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683388053 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1662683388067 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1662683388067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/room visitor counter proj/room visitor counter/output_files/RVC.fit.smsg " "Generated suppressed messages file E:/room visitor counter proj/room visitor counter/output_files/RVC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662683388262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683388858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:29:48 2022 " "Processing ended: Thu Sep  8 17:29:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683388858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683388858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683388858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662683388858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662683390424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662683390427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 17:29:50 2022 " "Processing started: Thu Sep  8 17:29:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662683390427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662683390427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RVC -c RVC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RVC -c RVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662683390427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662683391212 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1662683391251 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662683391278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683391825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:29:51 2022 " "Processing ended: Thu Sep  8 17:29:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683391825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683391825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683391825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662683391825 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662683392541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662683393963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662683393965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 17:29:53 2022 " "Processing started: Thu Sep  8 17:29:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662683393965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662683393965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RVC -c RVC " "Command: quartus_sta RVC -c RVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662683393965 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662683394325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1662683395215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662683395215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662683395305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662683395397 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1662683395452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RVC.sdc " "Synopsys Design Constraints File file not found: 'RVC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662683395665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395665 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sensor1 Sensor1 " "create_clock -period 1.000 -name Sensor1 Sensor1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662683395671 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sensor2 Sensor2 " "create_clock -period 1.000 -name Sensor2 Sensor2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662683395671 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst2 inst2 " "create_clock -period 1.000 -name inst2 inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662683395671 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662683395671 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|combout " "Node \"inst2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395672 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|dataa " "Node \"inst2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395672 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662683395672 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|combout " "Node \"inst30\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|datab " "Node \"inst30\|inst6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|dataa " "Node \"inst30\|inst10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|combout " "Node \"inst30\|inst10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|datab " "Node \"inst30\|inst10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|dataa " "Node \"inst30\|inst6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683395683 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } } { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 280 832 896 328 "inst10" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1662683395683 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662683395684 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1662683395795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662683395796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.455 " "Worst-case setup slack is -7.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.455             -83.772 inst2  " "   -7.455             -83.772 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.080            -121.086 Sensor1  " "   -7.080            -121.086 Sensor1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.956            -119.705 Sensor2  " "   -6.956            -119.705 Sensor2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.378 " "Worst-case hold slack is -3.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378             -58.842 Sensor2  " "   -3.378             -58.842 Sensor2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.254             -55.866 Sensor1  " "   -3.254             -55.866 Sensor1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 inst2  " "    0.601               0.000 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.735 " "Worst-case recovery slack is -7.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.735              -7.735 inst2  " "   -7.735              -7.735 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.098 " "Worst-case removal slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 inst2  " "    0.098               0.000 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683395978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683395978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.576 " "Worst-case minimum pulse width slack is -2.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683396022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683396022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576            -266.053 Sensor2  " "   -2.576            -266.053 Sensor2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683396022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.576            -252.659 Sensor1  " "   -2.576            -252.659 Sensor1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683396022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 inst2  " "    0.096               0.000 inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662683396022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662683396022 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1662683396487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662683396617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662683396618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683397247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:29:57 2022 " "Processing ended: Thu Sep  8 17:29:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683397247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683397247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683397247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662683397247 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1662683398158 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662683398159 ""}
