(base) ~/.../project/Code >>> make                                                                                                     ±[●●][master]
iverilog -pfileline=1 src/Alu.v -o bin/Alu
sh: warning: setlocale: LC_ALL: cannot change locale (en-US)
vvp bin/Alu
(ACC:xxxxxxxxxxxxxxxx)(OPCODE:xxxx)(IN:xxxxxxxxxxxxxxxx)(OUT:xxxxxxxxxxxxxxxx)(ERR:xx)
(ACC:xxxxxxxxxxxxxxxx)(OPCODE:0000)(IN:0000000000000000)(OUT:xxxxxxxxxxxxxxxx)(ERR:00)
(ACC:0000000000000000)(OPCODE:1000)(IN:0000000000000000)(OUT:0000000000000000)(ERR:00)
(ACC:0000000000000000)(OPCODE:0001)(IN:0000000000001001)(OUT:0000000000001001)(ERR:00)
(ACC:0000000000001001)(OPCODE:0011)(IN:0000000000001110)(OUT:0000000000000101)(ERR:01)
(ACC:0000000000000101)(OPCODE:0010)(IN:0000000000000010)(OUT:0000000000001010)(ERR:00)
(ACC:0000000000001010)(OPCODE:0110)(IN:0000000000011111)(OUT:0000000000000011)(ERR:00)
(ACC:0000000000000011)(OPCODE:0111)(IN:0000000000000010)(OUT:0000000000000010)(ERR:00)
(ACC:0000000000000010)(OPCODE:0101)(IN:0000000000000010)(OUT:0000000000000010)(ERR:00)
(ACC:0000000000000010)(OPCODE:0100)(IN:0101100101010010)(OUT:0101100101010010)(ERR:00)
(ACC:0101100101010010)(OPCODE:1100)(IN:1100001011010110)(OUT:1001101110000100)(ERR:00)
(ACC:1001101110000100)(OPCODE:1101)(IN:0000000000101000)(OUT:1111111111010111)(ERR:00)
(ACC:1111111111010111)(OPCODE:1111)(IN:0011010101100101)(OUT:1100101010111010)(ERR:00)
(ACC:1100101010111010)(OPCODE:1110)(IN:0000010100101000)(OUT:0011000001000101)(ERR:00)
(ACC:0011000001000101)(OPCODE:1010)(IN:1100010101010101)(OUT:0000101011101111)(ERR:00)
(ACC:0000101011101111)(OPCODE:1011)(IN:0011010110101011)(OUT:0110101101010110)(ERR:00)
(ACC:0110101101010110)(OPCODE:1001)(IN:1000101000101010)(OUT:0100010100010101)(ERR:00)
(ACC:0000000000000000)(OPCODE:1000)(IN:0000000000000000)(OUT:0000000000000000)(ERR:00)
(ACC:0000000000000000)(OPCODE:0000)(IN:0000000000000000)(OUT:0000000000000000)(ERR:00)
(base) ~/.../project/Code >>>    