

================================================================
== Vivado HLS Report for 'g_sum'
================================================================
* Date:           Sun Dec  9 13:07:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hlsProject8Bit
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  554|  554|  554|  554|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2     |  520|  520|       130|          -|          -|     4|    no    |
        | + Loop 2.1  |  128|  128|         8|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     94|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    205|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     145|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     350|    433|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U14  |lenetSynthMatlab_bkb  |        0|      2|  205|  205|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      2|  205|  205|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_9_fu_159_p2      |     +    |      0|  0|  15|           5|           1|
    |k_23_fu_114_p2       |     +    |      0|  0|  15|           5|           1|
    |k_24_fu_131_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp_134_fu_175_p2    |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_125_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_108_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_153_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp1_fu_165_p2       |    xor   |      0|  0|   6|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  94|          38|          32|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  56|         13|    1|         13|
    |b_k_reg_93  |   9|          2|    5|         10|
    |k_1_reg_82  |   9|          2|    3|          6|
    |k_reg_71    |   9|          2|    5|         10|
    |x_address0  |  15|          3|    7|         21|
    |y_address0  |  21|          4|    4|         16|
    |y_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 134|         29|   57|        172|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  12|   0|   12|          0|
    |b_k_9_reg_224     |   5|   0|    5|          0|
    |b_k_reg_93        |   5|   0|    5|          0|
    |k_1_reg_82        |   3|   0|    3|          0|
    |k_23_reg_193      |   5|   0|    5|          0|
    |k_24_reg_211      |   3|   0|    3|          0|
    |k_reg_71          |   5|   0|    5|          0|
    |tmp_137_reg_249   |  32|   0|   32|          0|
    |tmp_cast_reg_216  |   2|   0|    7|          5|
    |tmp_reg_198       |   5|   0|   64|         59|
    |x_load_2_reg_239  |  32|   0|   32|          0|
    |y_addr_2_reg_234  |   4|   0|    4|          0|
    |y_load_reg_244    |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 145|   0|  209|         64|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     g_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     g_sum    | return value |
|x_address0  | out |    7|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    4|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [codegen/lib/lenetSynthMatlab/sum.c:128]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_23, %2 ]"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i5 %k, -16" [codegen/lib/lenetSynthMatlab/sum.c:128]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.86ns)   --->   "%k_23 = add i5 %k, 1" [codegen/lib/lenetSynthMatlab/sum.c:128]   --->   Operation 17 'add' 'k_23' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [codegen/lib/lenetSynthMatlab/sum.c:128]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = zext i5 %k to i64" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 19 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [80 x float]* %x, i64 0, i64 %tmp" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 20 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 21 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br label %.preheader3" [codegen/lib/lenetSynthMatlab/sum.c:132]   --->   Operation 22 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 23 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [16 x float]* %y, i64 0, i64 %tmp" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 24 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [codegen/lib/lenetSynthMatlab/sum.c:129]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [codegen/lib/lenetSynthMatlab/sum.c:128]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.68>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_24, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 27 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [codegen/lib/lenetSynthMatlab/sum.c:132]   --->   Operation 28 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.68ns)   --->   "%k_24 = add i3 %k_1, 1" [codegen/lib/lenetSynthMatlab/sum.c:132]   --->   Operation 30 'add' 'k_24' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [codegen/lib/lenetSynthMatlab/sum.c:132]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i3 %k_1 to i2" [codegen/lib/lenetSynthMatlab/sum.c:132]   --->   Operation 32 'trunc' 'tmp_153' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_153, i4 0)" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %tmp_s to i7" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 34 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader" [codegen/lib/lenetSynthMatlab/sum.c:133]   --->   Operation 35 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [codegen/lib/lenetSynthMatlab/sum.c:137]   --->   Operation 36 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.20>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%b_k = phi i5 [ %b_k_9, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %b_k, -16" [codegen/lib/lenetSynthMatlab/sum.c:133]   --->   Operation 38 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 39 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.86ns)   --->   "%b_k_9 = add i5 %b_k, 1" [codegen/lib/lenetSynthMatlab/sum.c:133]   --->   Operation 40 'add' 'b_k_9' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [codegen/lib/lenetSynthMatlab/sum.c:133]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp1 = xor i5 %b_k, -16" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 42 'xor' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp1_cast = zext i5 %tmp1 to i7" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 43 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.94ns) (out node of the LUT)   --->   "%tmp_134 = add i7 %tmp1_cast, %tmp_cast" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 44 'add' 'tmp_134' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_135 = zext i7 %tmp_134 to i64" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 45 'zext' 'tmp_135' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [80 x float]* %x, i64 0, i64 %tmp_135" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 46 'getelementptr' 'x_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (3.25ns)   --->   "%x_load_2 = load float* %x_addr_2, align 4" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 47 'load' 'x_load_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_136 = zext i5 %b_k to i64" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 48 'zext' 'tmp_136' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%y_addr_2 = getelementptr [16 x float]* %y, i64 0, i64 %tmp_136" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 49 'getelementptr' 'y_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_2, align 4" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 50 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 51 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 52 [1/2] (3.25ns)   --->   "%x_load_2 = load float* %x_addr_2, align 4" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 52 'load' 'x_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_6 : Operation 53 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_2, align 4" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 53 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 7 <SV = 5> <Delay = 8.26>
ST_7 : Operation 54 [5/5] (8.26ns)   --->   "%tmp_137 = fadd float %y_load, %x_load_2" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 54 'fadd' 'tmp_137' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.26>
ST_8 : Operation 55 [4/5] (8.26ns)   --->   "%tmp_137 = fadd float %y_load, %x_load_2" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 55 'fadd' 'tmp_137' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.26>
ST_9 : Operation 56 [3/5] (8.26ns)   --->   "%tmp_137 = fadd float %y_load, %x_load_2" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 56 'fadd' 'tmp_137' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.26>
ST_10 : Operation 57 [2/5] (8.26ns)   --->   "%tmp_137 = fadd float %y_load, %x_load_2" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 57 'fadd' 'tmp_137' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.26>
ST_11 : Operation 58 [1/5] (8.26ns)   --->   "%tmp_137 = fadd float %y_load, %x_load_2" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 58 'fadd' 'tmp_137' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 2.15>
ST_12 : Operation 59 [1/1] (2.15ns)   --->   "store float %tmp_137, float* %y_addr_2, align 4" [codegen/lib/lenetSynthMatlab/sum.c:134]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader" [codegen/lib/lenetSynthMatlab/sum.c:133]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13 (br               ) [ 0111000000000]
k           (phi              ) [ 0010000000000]
exitcond2   (icmp             ) [ 0011000000000]
empty       (speclooptripcount) [ 0000000000000]
k_23        (add              ) [ 0111000000000]
StgValue_18 (br               ) [ 0000000000000]
tmp         (zext             ) [ 0001000000000]
x_addr      (getelementptr    ) [ 0001000000000]
StgValue_22 (br               ) [ 0011111111111]
x_load      (load             ) [ 0000000000000]
y_addr      (getelementptr    ) [ 0000000000000]
StgValue_25 (store            ) [ 0000000000000]
StgValue_26 (br               ) [ 0111000000000]
k_1         (phi              ) [ 0000100000000]
exitcond1   (icmp             ) [ 0000111111111]
empty_50    (speclooptripcount) [ 0000000000000]
k_24        (add              ) [ 0010111111111]
StgValue_31 (br               ) [ 0000000000000]
tmp_153     (trunc            ) [ 0000000000000]
tmp_s       (bitconcatenate   ) [ 0000000000000]
tmp_cast    (zext             ) [ 0000011111111]
StgValue_35 (br               ) [ 0000111111111]
StgValue_36 (ret              ) [ 0000000000000]
b_k         (phi              ) [ 0000010000000]
exitcond    (icmp             ) [ 0000111111111]
empty_51    (speclooptripcount) [ 0000000000000]
b_k_9       (add              ) [ 0000111111111]
StgValue_41 (br               ) [ 0000000000000]
tmp1        (xor              ) [ 0000000000000]
tmp1_cast   (zext             ) [ 0000000000000]
tmp_134     (add              ) [ 0000000000000]
tmp_135     (zext             ) [ 0000000000000]
x_addr_2    (getelementptr    ) [ 0000001000000]
tmp_136     (zext             ) [ 0000000000000]
y_addr_2    (getelementptr    ) [ 0000001111111]
StgValue_51 (br               ) [ 0010111111111]
x_load_2    (load             ) [ 0000000111110]
y_load      (load             ) [ 0000000111110]
tmp_137     (fadd             ) [ 0000000000001]
StgValue_59 (store            ) [ 0000000000000]
StgValue_60 (br               ) [ 0000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="x_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="5" slack="0"/>
<pin id="32" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="7" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 x_load_2/5 "/>
</bind>
</comp>

<comp id="41" class="1004" name="y_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="5" slack="1"/>
<pin id="45" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_25/3 y_load/5 StgValue_59/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="x_addr_2_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="7" slack="0"/>
<pin id="59" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="y_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_2/5 "/>
</bind>
</comp>

<comp id="71" class="1005" name="k_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="k_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="k_1_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="1"/>
<pin id="84" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_1_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="b_k_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="b_k_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_137/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exitcond2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_23_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_23/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="k_24_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_24/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_153_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="b_k_9_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_9/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp1_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_134_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="1"/>
<pin id="178" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_134/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_135_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_135/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_136_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="k_23_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_23 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="203" class="1005" name="x_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="k_24_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_24 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_cast_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="224" class="1005" name="b_k_9_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="b_k_9 "/>
</bind>
</comp>

<comp id="229" class="1005" name="x_addr_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="1"/>
<pin id="231" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="y_addr_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="x_load_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="y_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_137_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="14" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="35" pin="3"/><net_sink comp="48" pin=1"/></net>

<net id="54"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="75" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="75" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="75" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="129"><net_src comp="86" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="86" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="86" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="97" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="97" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="97" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="188"><net_src comp="97" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="196"><net_src comp="114" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="201"><net_src comp="120" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="206"><net_src comp="28" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="214"><net_src comp="131" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="219"><net_src comp="149" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="227"><net_src comp="159" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="232"><net_src comp="55" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="237"><net_src comp="63" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="242"><net_src comp="35" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="247"><net_src comp="48" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="252"><net_src comp="104" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 12 }
 - Input state : 
	Port: g_sum : x | {2 3 5 6 }
	Port: g_sum : y | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_23 : 1
		StgValue_18 : 2
		tmp : 1
		x_addr : 2
		x_load : 3
	State 3
		StgValue_25 : 1
	State 4
		exitcond1 : 1
		k_24 : 1
		StgValue_31 : 2
		tmp_153 : 1
		tmp_s : 2
		tmp_cast : 3
	State 5
		exitcond : 1
		b_k_9 : 1
		StgValue_41 : 2
		tmp1 : 1
		tmp1_cast : 1
		tmp_134 : 2
		tmp_135 : 3
		x_addr_2 : 4
		x_load_2 : 5
		tmp_136 : 1
		y_addr_2 : 2
		y_load : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |    grp_fu_104    |    2    |   205   |   205   |
|----------|------------------|---------|---------|---------|
|          |    k_23_fu_114   |    0    |    0    |    15   |
|    add   |    k_24_fu_131   |    0    |    0    |    12   |
|          |   b_k_9_fu_159   |    0    |    0    |    15   |
|          |  tmp_134_fu_175  |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_108 |    0    |    0    |    11   |
|   icmp   | exitcond1_fu_125 |    0    |    0    |    9    |
|          |  exitcond_fu_153 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|    xor   |    tmp1_fu_165   |    0    |    0    |    5    |
|----------|------------------|---------|---------|---------|
|          |    tmp_fu_120    |    0    |    0    |    0    |
|          |  tmp_cast_fu_149 |    0    |    0    |    0    |
|   zext   | tmp1_cast_fu_171 |    0    |    0    |    0    |
|          |  tmp_135_fu_180  |    0    |    0    |    0    |
|          |  tmp_136_fu_185  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   trunc  |  tmp_153_fu_137  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|bitconcatenate|   tmp_s_fu_141   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    2    |   205   |   298   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  b_k_9_reg_224 |    5   |
|   b_k_reg_93   |    5   |
|   k_1_reg_82   |    3   |
|  k_23_reg_193  |    5   |
|  k_24_reg_211  |    3   |
|    k_reg_71    |    5   |
| tmp_137_reg_249|   32   |
|tmp_cast_reg_216|    7   |
|   tmp_reg_198  |   64   |
|x_addr_2_reg_229|    7   |
| x_addr_reg_203 |    7   |
|x_load_2_reg_239|   32   |
|y_addr_2_reg_234|    4   |
| y_load_reg_244 |   32   |
+----------------+--------+
|      Total     |   211  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_48 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_48 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  || 5.12625 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   298  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   416  |   343  |
+-----------+--------+--------+--------+--------+
