generateVerilog:
	sbt "test/runMain FA.FullAdderTest"
