<stg><name>split</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="15" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1 %store_ln8 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="15">
<![CDATA[
:1 %zext_ln8 = zext i15 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i15 %i_1, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4 %add_ln8 = add i15 %i_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="14">
<![CDATA[
.split:2 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:7 %store_ln8 = store i15 %add_ln8, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
:0 %ret_ln14 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="14">
<![CDATA[
.split:2 %in_load = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %out1_addr = getelementptr i32 %out1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="out1_addr"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split:4 %store_ln11 = store i32 %in_load, i14 %out1_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %out2_addr = getelementptr i32 %out2, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="out2_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split:6 %store_ln12 = store i32 %in_load, i14 %out2_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="out1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="out2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="StgValue_31" to="i" fromId="31" toId="4">
</dataflow>
<dataflow id="34" from="StgValue_33" to="store_ln8" fromId="33" toId="5">
</dataflow>
<dataflow id="35" from="i" to="store_ln8" fromId="4" toId="5">
</dataflow>
<dataflow id="36" from="i" to="i_1" fromId="4" toId="7">
</dataflow>
<dataflow id="37" from="i_1" to="zext_ln8" fromId="7" toId="8">
</dataflow>
<dataflow id="38" from="i_1" to="icmp_ln8" fromId="7" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="icmp_ln8" fromId="39" toId="9">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="47" from="i_1" to="add_ln8" fromId="7" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_48" to="add_ln8" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="icmp_ln8" to="br_ln8" fromId="9" toId="12">
</dataflow>
<dataflow id="51" from="in_r" to="in_addr" fromId="28" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_52" to="in_addr" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="zext_ln8" to="in_addr" fromId="8" toId="13">
</dataflow>
<dataflow id="55" from="in_addr" to="in_load" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="add_ln8" to="store_ln8" fromId="11" toId="15">
</dataflow>
<dataflow id="57" from="i" to="store_ln8" fromId="4" toId="15">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="58" toId="17">
</dataflow>
<dataflow id="61" from="empty_2" to="specloopname_ln8" fromId="60" toId="17">
</dataflow>
<dataflow id="62" from="in_addr" to="in_load" fromId="13" toId="18">
</dataflow>
<dataflow id="63" from="out1" to="out1_addr" fromId="29" toId="19">
</dataflow>
<dataflow id="64" from="StgValue_52" to="out1_addr" fromId="52" toId="19">
</dataflow>
<dataflow id="65" from="zext_ln8" to="out1_addr" fromId="8" toId="19">
</dataflow>
<dataflow id="66" from="in_load" to="store_ln11" fromId="18" toId="20">
</dataflow>
<dataflow id="67" from="out1_addr" to="store_ln11" fromId="19" toId="20">
</dataflow>
<dataflow id="68" from="out2" to="out2_addr" fromId="30" toId="21">
</dataflow>
<dataflow id="69" from="StgValue_52" to="out2_addr" fromId="52" toId="21">
</dataflow>
<dataflow id="70" from="zext_ln8" to="out2_addr" fromId="8" toId="21">
</dataflow>
<dataflow id="71" from="in_load" to="store_ln12" fromId="18" toId="22">
</dataflow>
<dataflow id="72" from="out2_addr" to="store_ln12" fromId="21" toId="22">
</dataflow>
<dataflow id="73" from="icmp_ln8" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
