(pcb "C:\Users\Tran Kien\Desktop\PCB\kyria\kyria.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  145396 -31943.5  147905 -31993.1  150412 -32082.8  152918 -32212.6
            155422 -32382.3  157922 -32592  160419 -32841.7  162911 -33131.1
            165399 -33460.4  167881 -33829.3  170356 -34237.8  172825 -34685.8
            175287 -35173.2  177740 -35699.8  180185 -36265.5  182620 -36870.2
            185045 -37513.7  187460 -38195.9  189863 -38916.6  192255 -39675.5
            194634 -40472.5  197001 -41307.5  197161 -41384.8  197302 -41493.1
            197419 -41627.7  197506 -41783.2  197560 -41953.1  197578 -42130.3
            197578 -43937.1  197597 -44119  197653 -44292.9  197745 -44451.4
            197867 -44587.3  198015 -44694.8  198182 -44769.2  198361 -44807.3
            198544 -44807.3  198723 -44769.2  198890 -44694.8  199038 -44587.3
            199161 -44451.4  199252 -44292.9  199309 -44119  199328 -43937.1
            199328 -43444.4  199348 -43257  199408 -43078.4  199505 -42916.7
            199634 -42779.5  199790 -42673.1  199964 -42602.5  200150 -42571
            200338 -42579.9  200520 -42628.9  202754 -43518.2  204975 -44441.5
            207181 -45398.7  209372 -46389.6  211547 -47413.9  213707 -48471.3
            215850 -49561.7  217977 -50684.8  218154 -50806.4  218301 -50963.1
            218411 -51147.7  218480 -51351.6  218503 -51565.4  218503 -109119
            218484 -109314  218427 -109502  218334 -109675  218210 -109826
            218058 -109951  217885 -110043  217698 -110100  217503 -110119
            200203 -110119  200008 -110097  199823 -110032  199657 -109928
            199519 -109790  199414 -109624  199350 -109439  199328 -109244
            199328 -101969  199309 -101787  199252 -101613  199161 -101455
            199038 -101319  198890 -101211  198723 -101137  198544 -101099
            198361 -101099  198182 -101137  198015 -101211  197867 -101319
            197745 -101455  197653 -101613  197597 -101787  197578 -101969
            197578 -109244  197556 -109439  197491 -109624  197387 -109790
            197248 -109928  197082 -110032  196898 -110097  196703 -110119
            174117 -110119  173922 -110138  173734 -110195  173561 -110288
            173410 -110412  173285 -110564  173193 -110736  173136 -110924
            173117 -111119  173117 -116689  173098 -116884  173041 -117072
            172948 -117245  172824 -117396  172672 -117520  172500 -117613
            172312 -117670  172117 -117689  143542 -117689  141844 -117709
            140147 -117770  138452 -117871  136760 -118012  135071 -118194
            133388 -118415  131710 -118677  130039 -118978  128375 -119320
            126721 -119700  125075 -120120  123440 -120579  121817 -121077
            120206 -121613  118608 -122188  117024 -122800  115455 -123450
            113902 -124137  112366 -124860  110848 -125621  109348 -126417
            107867 -127248  106407 -128114  104967 -129015  103550 -129950
            102155 -130919  100784 -131920  99436.5 -132954  98114.3 -134019
            96817.9 -135116  95547.9 -136243  94305.1 -137400  93090.2 -138587
            86355 -145322  86203.4 -145446  86030.5 -145539  85842.9 -145596
            85647.9 -145615  85452.8 -145596  85265.2 -145539  85092.3 -145446
            84940.7 -145322  58000 -118381  57875.6 -118230  57783.2 -118057
            57726.3 -117869  57707.1 -117674  57726.3 -117479  57783.2 -117291
            57875.6 -117119  58000 -116967  64735.2 -110232  69368.3 -105856
            69509.7 -105701  69615.4 -105519  69680.7 -105319  69702.8 -105110
            69702.8 -50967.8  69726.3 -50752.4  69795.6 -50547.1  69907.5 -50361.6
            70056.7 -50204.5  70236.2 -50083.3  79507.9 -45574.5  79707.1 -45509.6
            79915.5 -45487.7  101453 -45487.7  101648 -45468.4  101835 -45411.5
            102008 -45319.1  102160 -45194.8  102284 -45043.2  102377 -44870.3
            102434 -44682.7  102453 -44487.7  102453 -38167.9  102470 -37981.7
            102522 -37802  102607 -37635.1  102721 -37486.9  102860 -37362.5
            103021 -37266.2  103196 -37201.5  105626 -36576.5  108066 -35990.4
            110515 -35443.3  112972 -34935.4  115437 -34466.8  117909 -34037.7
            120388 -33648.1  122873 -33298.1  125363 -32987.9  127857 -32717.4
            130356 -32486.9  132858 -32296.3  135363 -32145.6  137869 -32035
            140378 -31964.4  142887 -31933.9  145396 -31943.5)
    )
    (keepout "" (polygon signal 0  198361 -72524  198182 -72562  198015 -72636.4  197867 -72743.9
            197745 -72879.8  197653 -73038.3  197597 -73212.2  197578 -73394.2
            197578 -88112.6  197559 -88295.2  197502 -88469.8  197409 -88628.7
            197286 -88764.8  197101 -88957.7  196948 -89176.6  196829 -89416.3
            196749 -89671.3  196708 -89935.5  196708 -90202.8  196749 -90467.1
            196829 -90722  196948 -90961.7  197101 -91180.6  197286 -91373.5
            197409 -91509.7  197502 -91668.5  197559 -91843.1  197578 -92025.7
            197578 -97219.2  197597 -97401.1  197653 -97575.1  197745 -97733.5
            197867 -97869.4  198015 -97976.9  198182 -98051.3  198361 -98089.4
            198544 -98089.4  198723 -98051.3  198890 -97976.9  199038 -97869.4
            199161 -97733.5  199252 -97575.1  199309 -97401.1  199328 -97219.2
            199328 -92025.7  199347 -91843.1  199404 -91668.5  199496 -91509.6
            199619 -91373.5  199805 -91180.6  199958 -90961.7  200076 -90722
            200157 -90467.1  200198 -90202.8  200198 -89935.5  200157 -89671.3
            200076 -89416.3  199958 -89176.6  199805 -88957.7  199619 -88764.8
            199496 -88628.7  199404 -88469.8  199347 -88295.2  199328 -88112.6
            199328 -73394.2  199309 -73212.2  199252 -73038.3  199161 -72879.8
            199038 -72743.9  198890 -72636.4  198723 -72562  198544 -72524
            198361 -72524))
    (keepout "" (polygon signal 0  198361 -47816.8  198182 -47854.9  198015 -47929.3  197867 -48036.8
            197745 -48172.7  197653 -48331.2  197597 -48505.1  197578 -48687.1
            197578 -50012.6  197559 -50195.2  197502 -50369.8  197409 -50528.7
            197286 -50664.8  197101 -50857.7  196948 -51076.6  196829 -51316.3
            196749 -51571.3  196708 -51835.5  196708 -52102.8  196749 -52367.1
            196829 -52622  196948 -52861.7  197101 -53080.6  197286 -53273.5
            197409 -53409.7  197502 -53568.5  197559 -53743.1  197578 -53925.7
            197578 -68644.2  197597 -68826.1  197653 -69000.1  197745 -69158.5
            197867 -69294.4  198015 -69401.9  198182 -69476.3  198361 -69514.4
            198544 -69514.4  198723 -69476.3  198890 -69401.9  199038 -69294.4
            199161 -69158.5  199252 -69000.1  199309 -68826.1  199328 -68644.2
            199328 -53925.7  199347 -53743.1  199404 -53568.5  199496 -53409.7
            199619 -53273.5  199805 -53080.6  199958 -52861.7  200076 -52622
            200157 -52367.1  200198 -52102.8  200198 -51835.5  200157 -51571.3
            200076 -51316.3  199958 -51076.6  199805 -50857.7  199619 -50664.8
            199496 -50528.7  199404 -50369.8  199347 -50195.2  199328 -50012.6
            199328 -48687.1  199309 -48505.1  199252 -48331.2  199161 -48172.7
            199038 -48036.8  198890 -47929.3  198723 -47854.9  198544 -47816.8
            198361 -47816.8))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component "ARDUINO PRO MICRO:Diode_2"
      (place D25 154432 -107188 front 90 (PN " "))
      (place D24 135636 -107188 front 90 (PN " "))
      (place D23 130302 -107950 front 105 (PN " "))
      (place D22 114300 -115062 front 120 (PN " "))
      (place D21 96520 -131826 front 225 (PN " "))
      (place D20 216154 -99822 front 90 (PN " "))
      (place D19 180848 -100076 front 90 (PN " "))
      (place D18 162052 -89154 front 90 (PN " "))
      (place D17 142748 -81788 front 90 (PN " "))
      (place D16 123952 -88900 front 90 (PN " "))
      (place D15 103632 -90170 front 90 (PN " "))
      (place D14 96012 -90678 front 210 (PN " "))
      (place D13 81534 -98298 front 225 (PN " "))
      (place D12 216154 -80518 front 90 (PN " "))
      (place D11 180848 -80264 front 90 (PN " "))
      (place D10 161544 -68580 front 90 (PN " "))
      (place D9 143002 -64262 front 90 (PN " "))
      (place D8 123952 -70866 front 90 (PN " "))
      (place D7 104902 -72644 front 90 (PN " "))
      (place D6 216154 -61468 front 90 (PN " "))
      (place D5 180848 -61976 front 90 (PN " "))
      (place D4 161544 -49530 front 90 (PN " "))
      (place D3 142748 -44958 front 90 (PN " "))
      (place D2 123698 -50292 front 90 (PN " "))
      (place D1 104648 -53086 front 90 (PN " "))
    )
    (component "kyria:TYPE C"
      (place J4 75692 -69088 front 90 (PN USB_C_Receptacle_USB2.0))
    )
    (component kyria:WS2812B
      (place D35 208190 -87630 front 0 (PN " "))
      (place D34 205486 -49530 front 0 (PN " "))
      (place D33 189738 -45720 front 0 (PN " "))
      (place D32 164084 -38100 front 0 (PN " "))
      (place D31 136398 -37338 front 0 (PN " "))
      (place D30 113030 -40132 front 0 (PN " "))
      (place D29 84582 -109220 front 0 (PN " "))
      (place D28 118364 -98806 front 0 (PN " "))
      (place D27 154686 -94742 front 0 (PN " "))
      (place D26 188976 -88392 front 0 (PN " "))
    )
    (component "ARDUINO PRO MICRO:C"
      (place C10 214376 -88392 front 270 (PN C))
      (place C9 170180 -38100 front 270 (PN C))
      (place C8 112522 -98806 front 270 (PN C))
      (place C7 79502 -104902 front 180 (PN C))
      (place C6 154940 -89916 front 0 (PN C))
      (place C5 195072 -88646 front 270 (PN C))
      (place C4 106934 -40132 front 270 (PN C))
      (place C3 130556 -37338 front 270 (PN C))
      (place C2 189738 -50546 front 0 (PN C))
      (place C1 213360 -51562 front 270 (PN C))
    )
    (component "ARDUINO PRO MICRO:ECODER"
      (place SW31 162592 -107164 front 90 (PN " "))
      (place SW30 207978 -99594.1 front 90 (PN " "))
      (place SW29 207978 -61494.1 front 90 (PN " "))
    )
    (component "Button_Switch_THT:SW_Tactile_SPST_Angled_PTS645Vx31-2LFS"
      (place SW28 73152 -82296 front 90 (PN RST))
    )
    (component kyria:Hole
      (place H7 175766 -99294.1 front 0 (PN " "))
      (place H6 98202.8 -83408.2 front 0 (PN " "))
      (place H5 131552 -97963.5 front 0 (PN " "))
      (place H4 122253 -39469.1 front 0 (PN " "))
      (place H3 87620.5 -116160 front 0 (PN " "))
      (place H2 181978 -49794.1 front 0 (PN " "))
      (place H1 73202.8 -98122 front 0 (PN " "))
    )
    (component Switch_2_mat:1u
      (place SW27 162592 -107164 front 0 (PN " "))
      (place SW26 143542 -107164 front 0 (PN " "))
      (place SW25 122351 -109954 front 15 (PN " "))
      (place SW24 102605 -118133 front 210 (PN " "))
      (place SW23 85647.9 -131144 front 225 (PN " "))
      (place SW20 207978 -99594.1 front 0 (PN " "))
      (place SW19 188928 -99594.1 front 0 (PN " "))
      (place SW18 169878 -87594.1 front 0 (PN " "))
      (place SW17 150828 -81594.1 front 0 (PN " "))
      (place SW16 131778 -88094.1 front 0 (PN " "))
      (place SW15 112728 -90594.1 front 0 (PN " "))
      (place SW14 93079.6 -101635 front 30 (PN " "))
      (place SW13 72177.5 -117674 front 45 (PN " "))
      (place SW12 207978 -80544.1 front 0 (PN " "))
      (place SW11 188928 -80544.1 front 0 (PN " "))
      (place SW10 169878 -68544.1 front 0 (PN " "))
      (place SW9 150828 -62544.1 front 0 (PN " "))
      (place SW8 131778 -69044.1 front 0 (PN " "))
      (place SW7 112728 -71544.1 front 0 (PN " "))
      (place SW6 207978 -61494.1 front 0 (PN " "))
      (place SW5 188928 -61494.1 front 0 (PN " "))
      (place SW4 169878 -49494.2 front 0 (PN " "))
      (place SW3 150828 -43494.1 front 0 (PN " "))
      (place SW2 131778 -49994.1 front 0 (PN " "))
      (place SW1 112728 -52494.2 front 0 (PN " "))
    )
    (component Switch_2_mat:2u
      (place SW22 97842.1 -109884 front 120 (PN " "))
      (place SW21 78912.7 -124409 front 135 (PN " "))
    )
    (component "ARDUINO PRO MICRO:R_1"
      (place R2 73042 -56388 front 270 (PN 4k7))
      (place R1 76962 -56388 front 270 (PN 4k7))
    )
    (component "kyria:Pro micro"
      (place U1 92075 -63754 back 0 (PN ProMicro))
    )
    (component "ARDUINO PRO MICRO:PJ-320A"
      (place p1 75692 -90932 front 90 (PN "PJ-320"))
    )
    (component "ARDUINO PRO MICRO:Conn_01x04"
      (place J3 83452.8 -81804.8 front 90 (PN OLED))
    )
    (component kyria:JUMP_NO
      (place JP9 87376 -76708 back 270 (PN " "))
      (place JP8 89916 -76708 back 270 (PN " "))
      (place JP7 92456 -76723 back 270 (PN " "))
      (place JP6 94996 -76708 back 270 (PN " "))
      (place JP5 87376 -76708 front 90 (PN " "))
      (place JP4 89916 -76708 front 90 (PN " "))
      (place JP3 92456 -76723 front 90 (PN " "))
      (place JP2 94996 -76708 front 90 (PN " "))
      (place JP1 88392 -87884 front 270 (PN "Serial jump"))
    )
    (component "ARDUINO PRO MICRO:testpoind"
      (place J2 88392 -90932 front 0 (PN SCL))
      (place J1 85344 -90932 front 0 (PN SDA))
    )
  )
  (library
    (image "ARDUINO PRO MICRO:Diode_2"
      (outline (path signal 150  2540 -762  2540 762))
      (outline (path signal 150  2540 762  -2540 762))
      (outline (path signal 150  -2540 762  -2540 -762))
      (outline (path signal 150  -2540 -762  2540 -762))
      (outline (path signal 150  2540 762  2032 762))
      (outline (path signal 150  -2159 762  -2159 -762))
      (outline (path signal 150  -2286 -762  -2286 762))
      (outline (path signal 150  -2413 762  -2413 -762))
      (outline (path signal 150  -2032 -762  -2032 762))
      (outline (path signal 150  -1905 762  -1905 -762))
      (outline (path signal 150  -1778 762  -1778 -762))
      (outline (path signal 150  2540 762  2540 -762))
      (outline (path signal 150  2540 -762  -2540 -762))
      (outline (path signal 150  -2540 -762  -2540 762))
      (outline (path signal 150  -2540 762  2540 762))
      (outline (path signal 150  2540 -762  2032 -762))
      (outline (path signal 150  -2159 -762  -2159 762))
      (outline (path signal 150  -2286 762  -2286 -762))
      (outline (path signal 150  -2413 -762  -2413 762))
      (outline (path signal 150  -2032 762  -2032 -762))
      (outline (path signal 150  -1778 -762  -1778 762))
      (outline (path signal 150  -1905 -762  -1905 762))
      (pin Rect[T]Pad_2900x500_um 1 -2500 0)
      (pin Rect[T]Pad_2000x1200_um 1@1 -1270 0)
      (pin Rect[T]Pad_2000x1200_um 2 1270 0)
      (pin Rect[T]Pad_2900x500_um 2@1 2500 0)
      (pin Rect[B]Pad_2900x500_um 2@2 2500 0)
      (pin Rect[B]Pad_2000x1200_um 2@3 1270 0)
      (pin Rect[A]Pad_1600x1600_um 1@2 -3900 0)
      (pin Round[A]Pad_1600_um 2@4 3900 0)
      (pin Rect[B]Pad_2000x1200_um 1@3 -1270 0)
      (pin Rect[B]Pad_2900x500_um 1@4 -2500 0)
    )
    (image "kyria:TYPE C"
      (outline (path signal 100  -4470 -2480  4470 -2480))
      (outline (path signal 100  4470 -2480  4470 4840))
      (outline (path signal 100  4470 4840  -4470 4840))
      (outline (path signal 100  -4470 -2480  -4470 4840))
      (outline (path signal 50  -5270 -5080  -5270 5340))
      (outline (path signal 50  5270 -5080  -5270 -5080))
      (outline (path signal 50  5270 5340  5270 -5080))
      (outline (path signal 100  -4470 4340  4470 4340))
      (outline (path signal 120  -4470 -670  -4470 1130))
      (outline (path signal 120  -4470 4840  -4470 3380))
      (outline (path signal 120  4470 4840  4470 3380))
      (outline (path signal 120  4470 -670  4470 1130))
      (outline (path signal 120  4470 4840  -4470 4840))
      (outline (path signal 50  5270 5340  -5270 5340))
      (outline (path signal 100  4470 -2480  -4470 -2480))
      (outline (path signal 100  -4470 -2480  -4470 4840))
      (outline (path signal 100  -4470 4840  4470 4840))
      (outline (path signal 100  4470 -2480  4470 4840))
      (outline (path signal 50  5270 -5080  5270 5340))
      (outline (path signal 50  -5270 -5080  5270 -5080))
      (outline (path signal 50  -5270 5340  -5270 -5080))
      (outline (path signal 100  4470 4340  -4470 4340))
      (outline (path signal 120  4470 -670  4470 1130))
      (outline (path signal 120  4470 4840  4470 3380))
      (outline (path signal 120  -4470 4840  -4470 3380))
      (outline (path signal 120  -4470 -670  -4470 1130))
      (outline (path signal 120  -4470 4840  4470 4840))
      (outline (path signal 50  -5270 5340  5270 5340))
      (pin Rect[B]Pad_1800x2320_um (rotate 180) B6 0 -3099)
      (pin Rect[B]Pad_1800x2320_um (rotate 180) A7 0 -3099)
      (pin Rect[B]Pad_1800x2320_um (rotate 180) A6 0 -3099)
      (pin Rect[B]Pad_1800x2320_um (rotate 180) B7 0 -3099)
      (pin Rect[B]Pad_600x2320_um A12 3200 -3099)
      (pin Rect[B]Pad_600x2320_um A9 2400 -3099)
      (pin Rect[B]Pad_600x2320_um B1 3200 -3099)
      (pin Rect[B]Pad_600x2320_um B4 2400 -3099)
      (pin Rect[B]Pad_600x2320_um B12 -3200 -3099)
      (pin Rect[B]Pad_600x2320_um B9 -2400 -3099)
      (pin Rect[B]Pad_600x2320_um A1 -3200 -3099)
      (pin Rect[B]Pad_600x2320_um A4 -2400 -3099)
      (pin Oval[A]Pad_1700x900_um (rotate 270) S1 4320 2240)
      (pin Oval[A]Pad_1700x900_um (rotate 270) S1@1 -4320 2240)
      (pin Oval[A]Pad_2000x900_um (rotate 270) S1@2 4320 -1930)
      (pin Oval[A]Pad_2000x900_um (rotate 270) S1@3 -4320 -1930)
      (pin Rect[T]Pad_1800x2320_um B6@1 0 -3099)
      (pin Rect[T]Pad_1800x2320_um A7@1 0 -3099)
      (pin Rect[T]Pad_1800x2320_um A6@1 0 -3099)
      (pin Rect[T]Pad_1800x2320_um B7@1 0 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) A12@1 -3200 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) A9@1 -2400 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) B1@1 -3200 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) B4@1 -2400 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) B12@1 3200 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) A1@1 3200 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) B9@1 2400 -3099)
      (pin Rect[T]Pad_600x2320_um (rotate 180) A4@1 2400 -3099)
      (pin Oval[A]Pad_1700x900_um (rotate 270) S1@4 -4320 2240)
      (pin Oval[A]Pad_1700x900_um (rotate 270) S1@5 4320 2240)
      (pin Oval[A]Pad_2000x900_um (rotate 270) S1@6 -4320 -1930)
      (pin Oval[A]Pad_2000x900_um (rotate 270) S1@7 4320 -1930)
      (keepout "" (circle F.Cu 600 2890 -1450))
      (keepout "" (circle B.Cu 600 2890 -1450))
      (keepout "" (circle F.Cu 600 -2890 -1450))
      (keepout "" (circle B.Cu 600 -2890 -1450))
      (keepout "" (circle F.Cu 600 2890 -1450))
      (keepout "" (circle B.Cu 600 2890 -1450))
      (keepout "" (circle F.Cu 600 -2890 -1450))
      (keepout "" (circle B.Cu 600 -2890 -1450))
    )
    (image kyria:WS2812B
      (outline (path signal 100  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
            1682.51 1081.28  1918.99 563.465  2000 0))
      (outline (path signal 120  3650 -2750  -3650 -2750))
      (outline (path signal 120  3650 2750  -3650 2750))
      (outline (path signal 120  -3650 -2750  -3650 -1600))
      (outline (path signal 100  -2500 2500  2500 2500))
      (outline (path signal 50  3450 -2750  -3450 -2750))
      (outline (path signal 100  -2500 -2500  -2500 2500))
      (outline (path signal 100  2500 -2500  -2500 -2500))
      (outline (path signal 100  2500 2500  2500 -2500))
      (outline (path signal 100  -2500 -1500  -1500 -2500))
      (outline (path signal 50  3450 2750  3450 -2750))
      (outline (path signal 50  -3450 -2750  -3450 2750))
      (outline (path signal 50  -3450 2750  3450 2750))
      (outline (path signal 100  2000 0  1918.99 -563.465  1682.51 -1081.28  1309.72 -1511.5
            830.83 -1819.26  284.63 -1979.64  -284.63 -1979.64  -830.83 -1819.26
            -1309.72 -1511.5  -1682.51 -1081.28  -1918.99 -563.465  -2000 0
            -1918.99 563.465  -1682.51 1081.28  -1309.72 1511.5  -830.83 1819.26
            -284.63 1979.64  284.63 1979.64  830.83 1819.26  1309.72 1511.5
            1682.51 1081.28  1918.99 563.465  2000 0))
      (outline (path signal 120  3650 -2750  3650 -1600))
      (outline (path signal 120  -3650 -2750  3650 -2750))
      (outline (path signal 120  -3650 2750  3650 2750))
      (outline (path signal 100  2500 2500  -2500 2500))
      (outline (path signal 100  2500 -2500  2500 2500))
      (outline (path signal 100  -2500 -2500  2500 -2500))
      (outline (path signal 100  -2500 2500  -2500 -2500))
      (outline (path signal 100  2500 -1500  1500 -2500))
      (outline (path signal 50  -3450 2750  -3450 -2750))
      (outline (path signal 50  -3450 -2750  3450 -2750))
      (outline (path signal 50  3450 -2750  3450 2750))
      (outline (path signal 50  3450 2750  -3450 2750))
      (pin Rect[B]Pad_1500x1000_um (rotate 180) 2 2450 -1600)
      (pin Rect[B]Pad_1500x1000_um (rotate 180) 4 -2450 1600)
      (pin Rect[B]Pad_1500x1000_um (rotate 180) 3 -2450 -1600)
      (pin Rect[B]Pad_1500x1000_um (rotate 180) 1 2450 1600)
      (pin Rect[T]Pad_1500x1000_um 1@1 -2450 1600)
      (pin Rect[T]Pad_1500x1000_um 2@1 -2450 -1600)
      (pin Rect[T]Pad_1500x1000_um 4@1 2450 1600)
      (pin Rect[T]Pad_1500x1000_um 3@1 2450 -1600)
    )
    (image "ARDUINO PRO MICRO:C"
      (outline (path signal 100  -1600 800  -1600 -800))
      (outline (path signal 100  -1600 -800  1600 -800))
      (outline (path signal 100  1600 -800  1600 800))
      (outline (path signal 100  1600 800  -1600 800))
      (outline (path signal 120  -602.064 -910  602.064 -910))
      (outline (path signal 120  -602.064 910  602.064 910))
      (outline (path signal 120  -602.064 -910  602.064 -910))
      (outline (path signal 120  -602.064 910  602.064 910))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (pin RoundRect[B]Pad_1425x1750_250.951_um 1 -1487.5 0)
      (pin RoundRect[B]Pad_1425x1750_250.951_um 2 1487.5 0)
      (pin RoundRect[T]Pad_1425x1750_250.951_um 2@1 1487.5 0)
      (pin RoundRect[T]Pad_1425x1750_250.951_um 1@1 -1487.5 0)
    )
    (image "ARDUINO PRO MICRO:ECODER"
      (outline (path signal 120  -500 0  500 0))
      (outline (path signal 120  0 500  0 -500))
      (outline (path signal 120  6100 -3500  6100 -5900))
      (outline (path signal 120  6100 1300  6100 -1300))
      (outline (path signal 120  6100 5900  6100 3500))
      (outline (path signal 120  -3000 0  3000 0))
      (outline (path signal 120  0 3000  0 -3000))
      (outline (path signal 120  -7200 4100  -7500 3800))
      (outline (path signal 120  -7800 4100  -7200 4100))
      (outline (path signal 120  -7500 3800  -7800 4100))
      (outline (path signal 120  -6100 5900  -6100 -5900))
      (outline (path signal 120  -2000 5900  -6100 5900))
      (outline (path signal 120  -2000 -5900  -6100 -5900))
      (outline (path signal 120  6100 -5900  2000 -5900))
      (outline (path signal 120  2000 5900  6100 5900))
      (outline (path signal 120  -6000 4700  -5000 5800))
      (outline (path signal 120  -6000 -5800  -6000 4700))
      (outline (path signal 120  6000 -5800  -6000 -5800))
      (outline (path signal 120  6000 5800  6000 -5800))
      (outline (path signal 120  -5000 5800  6000 5800))
      (outline (path signal 50  -9000 7100  8500 7100))
      (outline (path signal 50  -9000 7100  -9000 -7100))
      (outline (path signal 50  8500 -7100  8500 7100))
      (outline (path signal 50  8500 -7100  -9000 -7100))
      (outline (path signal 120  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (outline (path signal 120  3000 0  2919.14 -691.848  2680.9 -1346.4  2298.13 -1928.36
            1791.48 -2406.37  1188.24 -2754.65  520.945 -2954.42  -174.434 -2994.92
            -860.41 -2873.97  -1500 -2598.08  -2058.72 -2182.12  -2506.46 -1648.53
            -2819.08 -1026.06  -2979.72 -348.279  -2979.72 348.279  -2819.08 1026.06
            -2506.46 1648.53  -2058.72 2182.12  -1500 2598.08  -860.41 2873.97
            -174.434 2994.92  520.945 2954.42  1188.24 2754.65  1791.48 2406.37
            2298.13 1928.36  2680.9 1346.4  2919.14 691.848  3000 0))
      (pin Round[A]Pad_2000_um S1 7000 -2500)
      (pin Round[A]Pad_2000_um S2 7000 2500)
      (pin Round[A]Pad_2000_um B -7500 -2500)
      (pin Round[A]Pad_2000_um C -7500 0)
      (pin Rect[A]Pad_2000x2000_um A -7500 2500)
    )
    (image "Button_Switch_THT:SW_Tactile_SPST_Angled_PTS645Vx31-2LFS"
      (outline (path signal 120  550 -970  3950 -970))
      (outline (path signal 120  -1090 -970  -550 -970))
      (outline (path signal 120  6110 -3800  6110 -4310))
      (outline (path signal 120  5590 -4310  6110 -4310))
      (outline (path signal 120  5590 -3800  5590 -4310))
      (outline (path signal 120  5050 -970  5590 -970))
      (outline (path signal 120  -1610 -3800  -1610 -4310))
      (outline (path signal 120  -1090 -3800  -1090 -4310))
      (outline (path signal 120  5590 -970  5590 -1200))
      (outline (path signal 100  -1200 -4200  -1200 -860))
      (outline (path signal 100  5700 -4200  6000 -4200))
      (outline (path signal 100  -1500 -4200  -1500 2590))
      (outline (path signal 100  -1500 2590  6000 2590))
      (outline (path signal 120  -1610 2700  -1610 -1200))
      (outline (path signal 120  -1610 -4310  -1090 -4310))
      (outline (path signal 120  6110 2700  6110 -1200))
      (outline (path signal 120  -1610 2700  6110 2700))
      (outline (path signal 50  -2500 -4450  -2500 2800))
      (outline (path signal 50  7050 -4450  -2500 -4450))
      (outline (path signal 50  7050 2800  7050 -4450))
      (outline (path signal 50  -2500 2800  7050 2800))
      (outline (path signal 100  6000 -4200  6000 2590))
      (outline (path signal 100  -1200 -860  5700 -860))
      (outline (path signal 100  -1500 -4200  -1200 -4200))
      (outline (path signal 100  5700 -4200  5700 -860))
      (outline (path signal 120  -1090 -970  -1090 -1200))
      (outline (path signal 100  500 3150  500 2590))
      (outline (path signal 100  500 3150  4000 3150))
      (outline (path signal 100  4000 3150  4000 2590))
      (pin Round[A]Pad_2100_um @1 -1250 -2490)
      (pin Round[A]Pad_1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 4500 0)
      (pin Round[A]Pad_2100_um @2 5760 -2490)
    )
    (image kyria:Hole
      (pin Round[A]Pad_5500_um 1 0 0)
    )
    (image Switch_2_mat:1u
      (outline (path signal 152.4  -7797.8 6004.56  -6985 6004.56))
      (outline (path signal 152.4  -6985 6004.56  -6985 6985))
      (outline (path signal 150  -9525 9525  9525 9525))
      (outline (path signal 150  9525 9525  9525 -9525))
      (outline (path signal 150  9525 -9525  -9525 -9525))
      (outline (path signal 150  -9525 9525  -9525 -9525))
      (outline (path signal 152.4  6985 -6985  -6985 -6985))
      (outline (path signal 381  6350 -6350  4572 -6350))
      (outline (path signal 381  6350 6350  6350 4572))
      (outline (path signal 381  4572 6350  6350 6350))
      (outline (path signal 381  -6350 6350  -4572 6350))
      (outline (path signal 381  6350 -4572  6350 -6350))
      (outline (path signal 381  -4572 -6350  -6350 -6350))
      (outline (path signal 381  -6350 -6350  -6350 -4572))
      (outline (path signal 381  -6350 4572  -6350 6350))
      (outline (path signal 152.4  -6985 6985  6985 6985))
      (outline (path signal 152.4  7797.8 2504.44  6985 2504.44))
      (outline (path signal 152.4  6985 6985  6985 6004.56))
      (outline (path signal 152.4  6985 6004.56  7797.8 6004.56))
      (outline (path signal 152.4  -7797.8 -2504.44  -6985 -2504.44))
      (outline (path signal 152.4  -7797.8 2504.44  -7797.8 6004.56))
      (outline (path signal 152.4  -6985 2504.44  -7797.8 2504.44))
      (outline (path signal 152.4  -6985 -2504.44  -6985 2504.44))
      (outline (path signal 152.4  -6985 -6004.56  -7797.8 -6004.56))
      (outline (path signal 152.4  6985 -6004.56  6985 -6985))
      (outline (path signal 152.4  -6985 -6985  -6985 -6004.56))
      (outline (path signal 152.4  -7797.8 -6004.56  -7797.8 -2504.44))
      (outline (path signal 152.4  7797.8 -6004.56  6985 -6004.56))
      (outline (path signal 152.4  6985 -2504.44  7797.8 -2504.44))
      (outline (path signal 152.4  7797.8 -2504.44  7797.8 -6004.56))
      (outline (path signal 152.4  6985 2504.44  6985 -2504.44))
      (outline (path signal 152.4  7797.8 6004.56  7797.8 2504.44))
      (outline (path signal 381  -6350 -6350  -4572 -6350))
      (outline (path signal 381  -6350 6350  -6350 4572))
      (outline (path signal 381  -4572 6350  -6350 6350))
      (outline (path signal 381  6350 6350  4572 6350))
      (outline (path signal 381  -6350 -4572  -6350 -6350))
      (outline (path signal 381  4572 -6350  6350 -6350))
      (outline (path signal 381  6350 -6350  6350 -4572))
      (outline (path signal 381  6350 4572  6350 6350))
      (pin Round[A]Pad_2400_um 2 -2540 4500)
      (pin Round[A]Pad_2400_um 2@1 -2540 4000)
      (pin Round[A]Pad_2400_um 1 2540 4000)
      (pin Round[A]Pad_2400_um 1@1 2540 4500)
      (pin Oval[A]Pad_2800x1550_um (rotate 310) 1@2 3810 2540)
      (pin Round[A]Pad_2400_um 2@2 -2540 5080)
      (pin Oval[A]Pad_2800x1550_um (rotate 50) 2@3 -3810 2540)
      (pin Round[A]Pad_2400_um 1@3 2540 5080)
      (pin Round[A]Pad_2200_um (rotate 90) 1@4 0 5900)
      (pin Oval[A]Pad_2200x1250_um (rotate 50) 2@4 -5100 3900)
      (pin Oval[A]Pad_2200x1250_um (rotate 310) 2@5 5100 3900)
      (keepout "" (circle F.Cu 1000 -5220 -4200))
      (keepout "" (circle B.Cu 1000 -5220 -4200))
      (keepout "" (circle F.Cu 1000 5220 -4200))
      (keepout "" (circle B.Cu 1000 5220 -4200))
      (keepout "" (circle F.Cu 1700 -5080 0))
      (keepout "" (circle B.Cu 1700 -5080 0))
      (keepout "" (circle F.Cu 1700 5080 0))
      (keepout "" (circle B.Cu 1700 5080 0))
      (keepout "" (circle F.Cu 1900 5500 0))
      (keepout "" (circle B.Cu 1900 5500 0))
      (keepout "" (circle F.Cu 1900 -5500 0))
      (keepout "" (circle B.Cu 1900 -5500 0))
      (keepout "" (circle F.Cu 4000))
      (keepout "" (circle B.Cu 4000))
    )
    (image Switch_2_mat:2u
      (outline (path signal 381  -6350 -6350  -4572 -6350))
      (outline (path signal 381  6350 -6350  6350 -4572))
      (outline (path signal 381  -6350 -4572  -6350 -6350))
      (outline (path signal 381  6350 6350  4572 6350))
      (outline (path signal 381  -4572 6350  -6350 6350))
      (outline (path signal 381  -6350 6350  -6350 4572))
      (outline (path signal 381  4572 -6350  6350 -6350))
      (outline (path signal 381  6350 4572  6350 6350))
      (outline (path signal 152.4  14224 -6604  14224 -7772.4))
      (outline (path signal 152.4  -8509 -7620  -8509 7620))
      (outline (path signal 152.4  -8509 7620  -15367 7620))
      (outline (path signal 152.4  -15367 7620  -15367 -10160))
      (outline (path signal 152.4  -15367 -10160  15367 -10160))
      (outline (path signal 152.4  15367 -10160  15367 7620))
      (outline (path signal 152.4  -16129 2286  -15265.4 2286))
      (outline (path signal 152.4  -15265.4 2286  -15265.4 5689.6))
      (outline (path signal 152.4  9652 -7772.4  9652 -6604))
      (outline (path signal 152.4  9652 -6604  8610.6 -6604))
      (outline (path signal 152.4  8610.6 -6604  8610.6 -6004.56))
      (outline (path signal 152.4  14224 -7772.4  9652 -7772.4))
      (outline (path signal 152.4  -16129 -508  -16129 2286))
      (outline (path signal 152.4  -15265.4 -508  -16129 -508))
      (outline (path signal 152.4  -15265.4 -6604  -15265.4 -508))
      (outline (path signal 152.4  -14224 -6604  -15265.4 -6604))
      (outline (path signal 152.4  -14224 -7772.4  -14224 -6604))
      (outline (path signal 152.4  -9652 -7772.4  -14224 -7772.4))
      (outline (path signal 152.4  -9652 -6604  -9652 -7772.4))
      (outline (path signal 152.4  8610.6 -6004.56  6985 -6004.56))
      (outline (path signal 152.4  -6985 -6004.56  -8610.6 -6004.56))
      (outline (path signal 152.4  -8610.6 -6004.56  -8610.6 -6604))
      (outline (path signal 152.4  -8610.6 -6604  -9652 -6604))
      (outline (path signal 152.4  8610.6 6004.56  8610.6 5689.6))
      (outline (path signal 152.4  6985 6004.56  8610.6 6004.56))
      (outline (path signal 150  19050 9525  19050 -9525))
      (outline (path signal 150  -19050 9525  19050 9525))
      (outline (path signal 150  -19050 -9525  -19050 9525))
      (outline (path signal 150  19050 -9525  -19050 -9525))
      (outline (path signal 152.4  -6985 6004.56  -6985 6985))
      (outline (path signal 152.4  6985 -6985  -6985 -6985))
      (outline (path signal 381  6350 -6350  4572 -6350))
      (outline (path signal 381  6350 6350  6350 4572))
      (outline (path signal 381  4572 6350  6350 6350))
      (outline (path signal 381  -6350 6350  -4572 6350))
      (outline (path signal 381  6350 -4572  6350 -6350))
      (outline (path signal 381  -4572 -6350  -6350 -6350))
      (outline (path signal 381  -6350 -6350  -6350 -4572))
      (outline (path signal 381  -6350 4572  -6350 6350))
      (outline (path signal 152.4  -6985 6985  6985 6985))
      (outline (path signal 152.4  6985 6985  6985 6004.56))
      (outline (path signal 152.4  -6985 -6985  -6985 -6004.56))
      (outline (path signal 152.4  6985 -6004.56  6985 -6985))
      (outline (path signal 152.4  15265.4 2286  16129 2286))
      (outline (path signal 152.4  15265.4 5689.6  15265.4 2286))
      (outline (path signal 152.4  8610.6 5689.6  15265.4 5689.6))
      (outline (path signal 152.4  -15265.4 5689.6  -8610.6 5689.6))
      (outline (path signal 152.4  -8610.6 5689.6  -8610.6 6004.56))
      (outline (path signal 152.4  -8610.6 6004.56  -6985 6004.56))
      (outline (path signal 152.4  -6985 6004.56  -6985 6985))
      (outline (path signal 152.4  15367 7620  8509 7620))
      (outline (path signal 152.4  8509 7620  8509 -7620))
      (outline (path signal 152.4  8509 -7620  -8509 -7620))
      (outline (path signal 152.4  16129 2286  16129 -508))
      (outline (path signal 152.4  16129 -508  15265.4 -508))
      (outline (path signal 152.4  15265.4 -508  15265.4 -6604))
      (outline (path signal 152.4  15265.4 -6604  14224 -6604))
      (pin Oval[A]Pad_2200x1250_um (rotate 50) 1 -5100 3900)
      (pin Round[A]Pad_2200_um (rotate 90) 2 0 5900)
      (pin Round[A]Pad_2400_um 2@1 2540 5080)
      (pin Oval[A]Pad_2800x1550_um (rotate 50) 1@1 -3810 2540)
      (pin Round[A]Pad_2400_um 1@2 -2540 5080)
      (pin Oval[A]Pad_2800x1550_um (rotate 310) 2@2 3810 2540)
      (pin Round[A]Pad_2400_um 2@3 2540 4500)
      (pin Round[A]Pad_2400_um 2@4 2540 4000)
      (pin Round[A]Pad_2400_um 1@3 -2540 4000)
      (pin Round[A]Pad_2400_um 1@4 -2540 4500)
      (pin Oval[A]Pad_2200x1250_um (rotate 310) 1@5 5100 3900)
      (keepout "" (circle F.Cu 1900 -5500 0))
      (keepout "" (circle B.Cu 1900 -5500 0))
      (keepout "" (circle F.Cu 1700 5080 0))
      (keepout "" (circle B.Cu 1700 5080 0))
      (keepout "" (circle F.Cu 1700 -5080 0))
      (keepout "" (circle B.Cu 1700 -5080 0))
      (keepout "" (circle F.Cu 1000 5220 -4200))
      (keepout "" (circle B.Cu 1000 5220 -4200))
      (keepout "" (circle F.Cu 1000 -5220 -4200))
      (keepout "" (circle B.Cu 1000 -5220 -4200))
      (keepout "" (circle F.Cu 1900 5500 0))
      (keepout "" (circle B.Cu 1900 5500 0))
      (keepout "" (circle F.Cu 4000))
      (keepout "" (circle B.Cu 4000))
      (keepout "" (circle F.Cu 3050 11900 7000))
      (keepout "" (circle B.Cu 3050 11900 7000))
      (keepout "" (circle F.Cu 3050 -11900 7000))
      (keepout "" (circle B.Cu 3050 -11900 7000))
      (keepout "" (circle F.Cu 4000 -11900 -8240))
      (keepout "" (circle B.Cu 4000 -11900 -8240))
      (keepout "" (circle F.Cu 4000 11900 -8240))
      (keepout "" (circle B.Cu 4000 11900 -8240))
    )
    (image "ARDUINO PRO MICRO:R_1"
      (outline (path signal 381  -5080 0  -3175 0))
      (outline (path signal 381  5080 0  3175 0))
      (outline (path signal 381  -3175 -1270  -3175 1270))
      (outline (path signal 381  3175 -1270  -3175 -1270))
      (outline (path signal 381  3175 1270  3175 -1270))
      (outline (path signal 381  -3175 1270  3175 1270))
      (outline (path signal 381  -3175 -1270  -3175 1270))
      (outline (path signal 381  3175 -1270  -3175 -1270))
      (outline (path signal 381  3175 1270  3175 -1270))
      (outline (path signal 381  -3175 1270  3175 1270))
      (outline (path signal 25.4  0 0  0 0))
      (outline (path signal 381  -3175 -1270  -3175 1270))
      (outline (path signal 381  3175 -1270  -3175 -1270))
      (outline (path signal 381  3175 1270  3175 -1270))
      (outline (path signal 381  -3175 1270  3175 1270))
      (pin Round[A]Pad_1651_um 1 -5080 0)
      (pin Round[A]Pad_1651_um 2 5080 0)
    )
    (image "kyria:Pro micro"
      (outline (path signal 381  8890 12700  6350 12700))
      (outline (path signal 381  8890 15240  6350 15240))
      (outline (path signal 381  8890 -15240  6350 -15240))
      (outline (path signal 381  6350 -15240  6350 17780))
      (outline (path signal 381  8890 17780  6350 17780))
      (outline (path signal 381  -6350 -15240  -8890 -15240))
      (outline (path signal 381  -6350 17780  -8890 17780))
      (outline (path signal 381  -6858 12700  -4318 12700))
      (outline (path signal 381  -6858 15240  -4318 15240))
      (outline (path signal 381  -6858 -15240  -4318 -15240))
      (outline (path signal 381  -4318 -15240  -4318 17780))
      (outline (path signal 381  -6858 17780  -4318 17780))
      (outline (path signal 381  8382 -15240  10922 -15240))
      (outline (path signal 381  8382 17780  10922 17780))
      (outline (path signal 200  5842 19304  -1524 19304))
      (outline (path signal 200  -1524 19304  -1524 14224))
      (outline (path signal 381  8382 15240  10922 15240))
      (outline (path signal 200  5842 14224  5842 19304))
      (outline (path signal 200  -1524 14224  5842 14224))
      (outline (path signal 381  10922 17780  10922 -15240))
      (outline (path signal 381  -6858 -15240  -6858 17780))
      (outline (path signal 381  8382 17780  8382 -15240))
      (outline (path signal 381  8382 12700  10922 12700))
      (outline (path signal 381  -6350 15240  -8890 15240))
      (outline (path signal 200  3556 19304  3556 14224))
      (outline (path signal 200  -3810 19304  3556 19304))
      (outline (path signal 200  -3810 14224  -3810 19304))
      (outline (path signal 200  3556 14224  -3810 14224))
      (outline (path signal 381  -8890 17780  -8890 -15240))
      (outline (path signal 381  8890 -15240  8890 17780))
      (outline (path signal 381  -6350 17780  -6350 -15240))
      (outline (path signal 381  -6350 12700  -8890 12700))
      (pin Round[A]Pad_1752.6_um (rotate 270) 22 -5588 8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 20 -5588 3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 21 -5588 6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 23 -5588 11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 18 -5588 -1270)
      (pin Rect[A]Pad_1752.6x1752.6_um (rotate 270) 1 9652 13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 4 9652 6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 3 9652 8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 7 9652 -1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 12 9652 -13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 2 9652 11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 16 -5588 -6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 17 -5588 -3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 15 -5588 -8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 14 -5588 -11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 13 -5588 -13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 11 9652 -11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 10 9652 -8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 24 -5588 13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 9 9652 -6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 5 9652 3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 8 9652 -3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 6 9652 1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 19 -5588 1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 23@1 7620 11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 21@1 7620 6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 18@1 7620 -1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 12@1 -7620 -13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 22@1 7620 8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 20@1 7620 3810)
      (pin Rect[A]Pad_1752.6x1752.6_um (rotate 270) 1@1 -7620 13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 4@1 -7620 6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 3@1 -7620 8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 7@1 -7620 -1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 2@1 -7620 11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 16@1 7620 -6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 17@1 7620 -3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 15@1 7620 -8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 14@1 7620 -11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 13@1 7620 -13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 11@1 -7620 -11430)
      (pin Round[A]Pad_1752.6_um (rotate 270) 10@1 -7620 -8890)
      (pin Round[A]Pad_1752.6_um (rotate 270) 24@1 7620 13970)
      (pin Round[A]Pad_1752.6_um (rotate 270) 9@1 -7620 -6350)
      (pin Round[A]Pad_1752.6_um (rotate 270) 5@1 -7620 3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 8@1 -7620 -3810)
      (pin Round[A]Pad_1752.6_um (rotate 270) 6@1 -7620 1270)
      (pin Round[A]Pad_1752.6_um (rotate 270) 19@1 7620 1270)
    )
    (image "ARDUINO PRO MICRO:PJ-320A"
      (outline (path signal 150  2560 5080  2560 7080))
      (outline (path signal 150  -3040 7080  2560 7080))
      (outline (path signal 150  -3040 5080  -3040 7080))
      (outline (path signal 150  -3290 -7020  2810 -7020))
      (outline (path signal 150  2810 5080  2810 -7020))
      (outline (path signal 150  -3290 5080  2810 5080))
      (outline (path signal 150  -3290 5080  -3290 -7020))
      (outline (path signal 150  4310 7080  -1290 7080))
      (outline (path signal 150  -1290 5080  -1290 7080))
      (outline (path signal 150  4310 5080  4310 7080))
      (outline (path signal 150  -1540 5080  -1540 -7020))
      (outline (path signal 150  4560 5080  4560 -7020))
      (outline (path signal 150  4560 -7020  -1540 -7020))
      (outline (path signal 150  4560 5080  -1540 5080))
      (pin Oval[A]Pad_1600x2200_um 1 2060 -6220)
      (pin Oval[A]Pad_1600x2200_um 2 -2540 -5120)
      (pin Oval[A]Pad_1600x2200_um 4 -2540 1880)
      (pin Oval[A]Pad_1600x2200_um 3 -2540 -1120)
      (pin Oval[A]Pad_1600x2200_um 1@1 -790 -6220)
      (pin Oval[A]Pad_1600x2200_um 2@1 3810 -5120)
      (pin Oval[A]Pad_1600x2200_um 4@1 3810 1880)
      (pin Oval[A]Pad_1600x2200_um 3@1 3810 -1120)
      (keepout "" (circle F.Cu 1500 -240 3480))
      (keepout "" (circle B.Cu 1500 -240 3480))
      (keepout "" (circle F.Cu 1500 -240 -3520))
      (keepout "" (circle B.Cu 1500 -240 -3520))
      (keepout "" (circle F.Cu 1500 1510 -3520))
      (keepout "" (circle B.Cu 1500 1510 -3520))
      (keepout "" (circle F.Cu 1500 1510 3480))
      (keepout "" (circle B.Cu 1500 1510 3480))
    )
    (image "ARDUINO PRO MICRO:Conn_01x04"
      (outline (path signal 381  1270 5080  1270 -5080))
      (outline (path signal 381  -1270 5080  1270 5080))
      (outline (path signal 381  -1270 5080  -1270 -5080))
      (outline (path signal 381  -1270 2540  1270 2540))
      (outline (path signal 381  -1270 -5080  1270 -5080))
      (pin Rect[A]Pad_1700x1700_um 1 0 3810)
      (pin Oval[A]Pad_1700x1700_um 2 0 1270)
      (pin Oval[A]Pad_1700x1700_um 3 0 -1270)
      (pin Oval[A]Pad_1700x1700_um 4 0 -3810)
    )
    (image kyria:JUMP_NO
      (outline (path signal 120  1400 -1000  -1400 -1000))
      (outline (path signal 120  1400 1000  1400 -1000))
      (outline (path signal 120  -1400 1000  1400 1000))
      (outline (path signal 120  -1400 -1000  -1400 1000))
      (pin Rect[T]Pad_1000x1500_um 2 650 0)
      (pin Rect[T]Pad_1000x1500_um 1 -650 0)
    )
    (image "ARDUINO PRO MICRO:testpoind"
      (outline (path signal 120  -950 950  950 950))
      (outline (path signal 120  950 950  950 -950))
      (outline (path signal 120  950 -950  -950 -950))
      (outline (path signal 120  -950 -950  -950 950))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1651_um
      (shape (circle F.Cu 1651))
      (shape (circle B.Cu 1651))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_1752.6_um
      (shape (circle F.Cu 1752.6))
      (shape (circle B.Cu 1752.6))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2100_um
      (shape (circle F.Cu 2100))
      (shape (circle B.Cu 2100))
      (attach off)
    )
    (padstack Round[A]Pad_2200_um
      (shape (circle F.Cu 2200))
      (shape (circle B.Cu 2200))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_5500_um
      (shape (circle F.Cu 5500))
      (shape (circle B.Cu 5500))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x1250_um
      (shape (path F.Cu 1250  -475 0  475 0))
      (shape (path B.Cu 1250  -475 0  475 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2800x1550_um
      (shape (path F.Cu 1550  -625 0  625 0))
      (shape (path B.Cu 1550  -625 0  625 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x2200_um
      (shape (path F.Cu 1600  0 -300  0 300))
      (shape (path B.Cu 1600  0 -300  0 300))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x900_um
      (shape (path F.Cu 900  -400 0  400 0))
      (shape (path B.Cu 900  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x900_um
      (shape (path F.Cu 900  -550 0  550 0))
      (shape (path B.Cu 900  -550 0  550 0))
      (attach off)
    )
    (padstack RoundRect[B]Pad_1425x1750_250.951_um
      (shape (polygon B.Cu 0  506.077 872.138  548.33 860.817  587.975 842.33  623.808 817.24
            654.74 786.308  679.83 750.476  698.317 710.83  709.638 668.577
            713.451 625  713.451 -625  709.638 -668.577  698.317 -710.83
            679.83 -750.475  654.74 -786.308  623.808 -817.24  587.976 -842.33
            548.33 -860.817  506.077 -872.138  462.5 -875.951  -462.5 -875.951
            -506.077 -872.138  -548.33 -860.817  -587.975 -842.33  -623.808 -817.24
            -654.74 -786.308  -679.83 -750.476  -698.317 -710.83  -709.638 -668.577
            -713.451 -625  -713.451 625  -709.638 668.577  -698.317 710.83
            -679.83 750.475  -654.74 786.308  -623.808 817.24  -587.976 842.33
            -548.33 860.817  -506.077 872.138  -462.5 875.951  462.5 875.951
            506.077 872.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1425x1750_250.951_um
      (shape (polygon F.Cu 0  506.077 872.138  548.33 860.817  587.975 842.33  623.808 817.24
            654.74 786.308  679.83 750.476  698.317 710.83  709.638 668.577
            713.451 625  713.451 -625  709.638 -668.577  698.317 -710.83
            679.83 -750.475  654.74 -786.308  623.808 -817.24  587.976 -842.33
            548.33 -860.817  506.077 -872.138  462.5 -875.951  -462.5 -875.951
            -506.077 -872.138  -548.33 -860.817  -587.975 -842.33  -623.808 -817.24
            -654.74 -786.308  -679.83 -750.476  -698.317 -710.83  -709.638 -668.577
            -713.451 -625  -713.451 625  -709.638 668.577  -698.317 710.83
            -679.83 750.475  -654.74 786.308  -623.808 817.24  -587.976 842.33
            -548.33 860.817  -506.077 872.138  -462.5 875.951  462.5 875.951
            506.077 872.138))
      (attach off)
    )
    (padstack Rect[B]Pad_2000x1200_um
      (shape (rect B.Cu -1000 -600 1000 600))
      (attach off)
    )
    (padstack Rect[B]Pad_2900x500_um
      (shape (rect B.Cu -1450 -250 1450 250))
      (attach off)
    )
    (padstack Rect[B]Pad_600x2320_um
      (shape (rect B.Cu -300 -1160 300 1160))
      (attach off)
    )
    (padstack Rect[B]Pad_1500x1000_um
      (shape (rect B.Cu -750 -500 750 500))
      (attach off)
    )
    (padstack Rect[B]Pad_1800x2320_um
      (shape (rect B.Cu -900 -1160 900 1160))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1200_um
      (shape (rect F.Cu -1000 -600 1000 600))
      (attach off)
    )
    (padstack Rect[T]Pad_2900x500_um
      (shape (rect F.Cu -1450 -250 1450 250))
      (attach off)
    )
    (padstack Rect[T]Pad_600x2320_um
      (shape (rect F.Cu -300 -1160 300 1160))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1500_um
      (shape (rect F.Cu -500 -750 500 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1000_um
      (shape (rect F.Cu -750 -500 750 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1752.6x1752.6_um
      (shape (rect F.Cu -876.3 -876.3 876.3 876.3))
      (shape (rect B.Cu -876.3 -876.3 876.3 876.3))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x2320_um
      (shape (rect F.Cu -900 -1160 900 1160))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad1)"
      (pins p1-2 p1-2@1 J1-1)
    )
    (net "Net-(J2-Pad1)"
      (pins p1-3 p1-3@1 JP1-2 J2-1)
    )
    (net DATA
      (pins J4-B6 J4-A7 J4-A6 J4-B7 J4-B6@1 J4-A7@1 J4-A6@1 J4-B7@1 U1-2 U1-2@1 JP1-1)
    )
    (net GND
      (pins J4-A12 J4-B1 J4-B12 J4-A1 J4-S1 J4-S1@1 J4-S1@2 J4-S1@3 J4-A12@1 J4-B1@1
        J4-B12@1 J4-A1@1 J4-S1@4 J4-S1@5 J4-S1@6 J4-S1@7 D35-3 D35-3@1 D34-3 D34-3@1
        D33-3 D33-3@1 D32-3 D32-3@1 D31-3 D31-3@1 D30-3 D30-3@1 D29-3 D29-3@1 D28-3
        D28-3@1 D27-3 D27-3@1 D26-3 D26-3@1 C10-2 C10-2@1 C9-2 C9-2@1 C8-2 C8-2@1
        C7-2 C7-2@1 C6-2 C6-2@1 C5-2 C5-2@1 C4-2 C4-2@1 C3-2 C3-2@1 C2-2 C2-2@1 C1-2
        C1-2@1 SW31-C SW30-C SW29-C SW28-2 U1-23 U1-4 U1-3 U1-23@1 U1-4@1 U1-3@1 p1-1
        p1-1@1 JP9-2 JP2-2)
    )
    (net VCC
      (pins J4-A9 J4-B4 J4-B9 J4-A4 J4-A9@1 J4-B4@1 J4-B9@1 J4-A4@1 D35-1 D35-1@1
        D34-1 D34-1@1 D33-1 D33-1@1 D32-1 D32-1@1 D31-1 D31-1@1 D30-1 D30-1@1 D29-1
        D29-1@1 D28-1 D28-1@1 D27-1 D27-1@1 D26-1 D26-1@1 C10-1 C10-1@1 C9-1 C9-1@1
        C8-1 C8-1@1 C7-1 C7-1@1 C6-1 C6-1@1 C5-1 C5-1@1 C4-1 C4-1@1 C3-1 C3-1@1 C2-1
        C2-1@1 C1-1 C1-1@1 R2-1 R1-1 U1-21 U1-21@1 p1-4 p1-4@1 JP8-2 JP3-2)
    )
    (net SCL
      (pins R2-2 U1-6 U1-6@1 JP7-2 JP4-2)
    )
    (net SDA
      (pins R1-2 U1-5 U1-5@1 JP6-2 JP5-2)
    )
    (net RGB
      (pins D26-4 D26-4@1 U1-1 U1-1@1)
    )
    (net ROW3
      (pins D25-1 D25-1@1 D25-1@2 D25-1@3 D25-1@4 D24-1 D24-1@1 D24-1@2 D24-1@3 D24-1@4
        D23-1 D23-1@1 D23-1@2 D23-1@3 D23-1@4 D22-1 D22-1@1 D22-1@2 D22-1@3 D22-1@4
        D21-1 D21-1@1 D21-1@2 D21-1@3 D21-1@4 U1-7 U1-7@1)
    )
    (net ENC_A
      (pins SW31-A SW30-A SW29-A U1-8 U1-8@1)
    )
    (net ROW2
      (pins D20-1 D20-1@1 D20-1@2 D20-1@3 D20-1@4 D19-1 D19-1@1 D19-1@2 D19-1@3 D19-1@4
        D18-1 D18-1@1 D18-1@2 D18-1@3 D18-1@4 D17-1 D17-1@1 D17-1@2 D17-1@3 D17-1@4
        D16-1 D16-1@1 D16-1@2 D16-1@3 D16-1@4 D15-1 D15-1@1 D15-1@2 D15-1@3 D15-1@4
        D14-1 D14-1@1 D14-1@2 D14-1@3 D14-1@4 D13-1 D13-1@1 D13-1@2 D13-1@3 D13-1@4
        U1-9 U1-9@1)
    )
    (net ROW1
      (pins D12-1 D12-1@1 D12-1@2 D12-1@3 D12-1@4 D11-1 D11-1@1 D11-1@2 D11-1@3 D11-1@4
        D10-1 D10-1@1 D10-1@2 D10-1@3 D10-1@4 D9-1 D9-1@1 D9-1@2 D9-1@3 D9-1@4 D8-1
        D8-1@1 D8-1@2 D8-1@3 D8-1@4 D7-1 D7-1@1 D7-1@2 D7-1@3 D7-1@4 U1-10 U1-10@1)
    )
    (net ROW0
      (pins D6-1 D6-1@1 D6-1@2 D6-1@3 D6-1@4 D5-1 D5-1@1 D5-1@2 D5-1@3 D5-1@4 D4-1
        D4-1@1 D4-1@2 D4-1@3 D4-1@4 D3-1 D3-1@1 D3-1@2 D3-1@3 D3-1@4 D2-1 D2-1@1 D2-1@2
        D2-1@3 D2-1@4 D1-1 D1-1@1 D1-1@2 D1-1@3 D1-1@4 U1-11 U1-11@1)
    )
    (net COL0
      (pins SW23-1 SW23-1@1 SW23-1@2 SW23-1@3 SW23-1@4 SW21-1 SW21-1@1 SW21-1@2 SW21-1@3
        SW21-1@4 SW21-1@5 SW13-1 SW13-1@1 SW13-1@2 SW13-1@3 SW13-1@4 U1-13 U1-13@1)
    )
    (net COL1
      (pins SW24-1 SW24-1@1 SW24-1@2 SW24-1@3 SW24-1@4 SW22-1 SW22-1@1 SW22-1@2 SW22-1@3
        SW22-1@4 SW22-1@5 SW14-1 SW14-1@1 SW14-1@2 SW14-1@3 SW14-1@4 U1-14 U1-14@1)
    )
    (net COL2
      (pins SW25-1 SW25-1@1 SW25-1@2 SW25-1@3 SW25-1@4 SW15-1 SW15-1@1 SW15-1@2 SW15-1@3
        SW15-1@4 SW7-1 SW7-1@1 SW7-1@2 SW7-1@3 SW7-1@4 SW1-1 SW1-1@1 SW1-1@2 SW1-1@3
        SW1-1@4 U1-15 U1-15@1)
    )
    (net COL3
      (pins SW26-1 SW26-1@1 SW26-1@2 SW26-1@3 SW26-1@4 SW16-1 SW16-1@1 SW16-1@2 SW16-1@3
        SW16-1@4 SW8-1 SW8-1@1 SW8-1@2 SW8-1@3 SW8-1@4 SW2-1 SW2-1@1 SW2-1@2 SW2-1@3
        SW2-1@4 U1-16 U1-16@1)
    )
    (net COL4
      (pins SW31-S1 SW27-1 SW27-1@1 SW27-1@2 SW27-1@3 SW27-1@4 SW17-1 SW17-1@1 SW17-1@2
        SW17-1@3 SW17-1@4 SW9-1 SW9-1@1 SW9-1@2 SW9-1@3 SW9-1@4 SW3-1 SW3-1@1 SW3-1@2
        SW3-1@3 SW3-1@4 U1-17 U1-17@1)
    )
    (net COL5
      (pins SW18-1 SW18-1@1 SW18-1@2 SW18-1@3 SW18-1@4 SW10-1 SW10-1@1 SW10-1@2 SW10-1@3
        SW10-1@4 SW4-1 SW4-1@1 SW4-1@2 SW4-1@3 SW4-1@4 U1-18 U1-18@1)
    )
    (net COL6
      (pins SW19-1 SW19-1@1 SW19-1@2 SW19-1@3 SW19-1@4 SW11-1 SW11-1@1 SW11-1@2 SW11-1@3
        SW11-1@4 SW5-1 SW5-1@1 SW5-1@2 SW5-1@3 SW5-1@4 U1-19 U1-19@1)
    )
    (net COL7
      (pins SW30-S2 SW29-S2 SW20-2 SW20-2@1 SW20-2@2 SW20-2@3 SW20-2@4 SW20-2@5 SW12-2
        SW12-2@1 SW12-2@2 SW12-2@3 SW12-2@4 SW12-2@5 SW6-2 SW6-2@1 SW6-2@2 SW6-2@3
        SW6-2@4 SW6-2@5 U1-20 U1-20@1)
    )
    (net RST
      (pins SW28-1 U1-22 U1-22@1)
    )
    (net ENC_B
      (pins SW31-B SW30-B SW29-B U1-12 U1-12@1)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24 U1-24@1)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 JP6-1 JP2-1)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 JP7-1 JP3-1)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 JP8-1 JP4-1)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 JP9-1 JP5-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 D1-2@1 D1-2@2 D1-2@3 D1-2@4 SW1-2 SW1-2@1 SW1-2@2 SW1-2@3 SW1-2@4
        SW1-2@5)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 D2-2@1 D2-2@2 D2-2@3 D2-2@4 SW2-2 SW2-2@1 SW2-2@2 SW2-2@3 SW2-2@4
        SW2-2@5)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 D3-2@1 D3-2@2 D3-2@3 D3-2@4 SW3-2 SW3-2@1 SW3-2@2 SW3-2@3 SW3-2@4
        SW3-2@5)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 D4-2@1 D4-2@2 D4-2@3 D4-2@4 SW4-2 SW4-2@1 SW4-2@2 SW4-2@3 SW4-2@4
        SW4-2@5)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 D5-2@1 D5-2@2 D5-2@3 D5-2@4 SW5-2 SW5-2@1 SW5-2@2 SW5-2@3 SW5-2@4
        SW5-2@5)
    )
    (net "Net-(D6-Pad2)"
      (pins D6-2 D6-2@1 D6-2@2 D6-2@3 D6-2@4 SW29-S1 SW6-1 SW6-1@1 SW6-1@2 SW6-1@3
        SW6-1@4)
    )
    (net "Net-(D7-Pad2)"
      (pins D7-2 D7-2@1 D7-2@2 D7-2@3 D7-2@4 SW7-2 SW7-2@1 SW7-2@2 SW7-2@3 SW7-2@4
        SW7-2@5)
    )
    (net "Net-(D8-Pad2)"
      (pins D8-2 D8-2@1 D8-2@2 D8-2@3 D8-2@4 SW8-2 SW8-2@1 SW8-2@2 SW8-2@3 SW8-2@4
        SW8-2@5)
    )
    (net "Net-(D9-Pad2)"
      (pins D9-2 D9-2@1 D9-2@2 D9-2@3 D9-2@4 SW9-2 SW9-2@1 SW9-2@2 SW9-2@3 SW9-2@4
        SW9-2@5)
    )
    (net "Net-(D10-Pad2)"
      (pins D10-2 D10-2@1 D10-2@2 D10-2@3 D10-2@4 SW10-2 SW10-2@1 SW10-2@2 SW10-2@3
        SW10-2@4 SW10-2@5)
    )
    (net "Net-(D11-Pad2)"
      (pins D11-2 D11-2@1 D11-2@2 D11-2@3 D11-2@4 SW11-2 SW11-2@1 SW11-2@2 SW11-2@3
        SW11-2@4 SW11-2@5)
    )
    (net "Net-(D12-Pad2)"
      (pins D12-2 D12-2@1 D12-2@2 D12-2@3 D12-2@4 SW12-1 SW12-1@1 SW12-1@2 SW12-1@3
        SW12-1@4)
    )
    (net "Net-(D13-Pad2)"
      (pins D13-2 D13-2@1 D13-2@2 D13-2@3 D13-2@4 SW13-2 SW13-2@1 SW13-2@2 SW13-2@3
        SW13-2@4 SW13-2@5)
    )
    (net "Net-(D14-Pad2)"
      (pins D14-2 D14-2@1 D14-2@2 D14-2@3 D14-2@4 SW14-2 SW14-2@1 SW14-2@2 SW14-2@3
        SW14-2@4 SW14-2@5)
    )
    (net "Net-(D15-Pad2)"
      (pins D15-2 D15-2@1 D15-2@2 D15-2@3 D15-2@4 SW15-2 SW15-2@1 SW15-2@2 SW15-2@3
        SW15-2@4 SW15-2@5)
    )
    (net "Net-(D16-Pad2)"
      (pins D16-2 D16-2@1 D16-2@2 D16-2@3 D16-2@4 SW16-2 SW16-2@1 SW16-2@2 SW16-2@3
        SW16-2@4 SW16-2@5)
    )
    (net "Net-(D17-Pad2)"
      (pins D17-2 D17-2@1 D17-2@2 D17-2@3 D17-2@4 SW17-2 SW17-2@1 SW17-2@2 SW17-2@3
        SW17-2@4 SW17-2@5)
    )
    (net "Net-(D18-Pad2)"
      (pins D18-2 D18-2@1 D18-2@2 D18-2@3 D18-2@4 SW18-2 SW18-2@1 SW18-2@2 SW18-2@3
        SW18-2@4 SW18-2@5)
    )
    (net "Net-(D19-Pad2)"
      (pins D19-2 D19-2@1 D19-2@2 D19-2@3 D19-2@4 SW19-2 SW19-2@1 SW19-2@2 SW19-2@3
        SW19-2@4 SW19-2@5)
    )
    (net "Net-(D20-Pad2)"
      (pins D20-2 D20-2@1 D20-2@2 D20-2@3 D20-2@4 SW30-S1 SW20-1 SW20-1@1 SW20-1@2
        SW20-1@3 SW20-1@4)
    )
    (net "Net-(D21-Pad2)"
      (pins D21-2 D21-2@1 D21-2@2 D21-2@3 D21-2@4 SW23-2 SW23-2@1 SW23-2@2 SW23-2@3
        SW23-2@4 SW23-2@5 SW21-2 SW21-2@1 SW21-2@2 SW21-2@3 SW21-2@4)
    )
    (net "Net-(D22-Pad2)"
      (pins D22-2 D22-2@1 D22-2@2 D22-2@3 D22-2@4 SW24-2 SW24-2@1 SW24-2@2 SW24-2@3
        SW24-2@4 SW24-2@5 SW22-2 SW22-2@1 SW22-2@2 SW22-2@3 SW22-2@4)
    )
    (net "Net-(D23-Pad2)"
      (pins D23-2 D23-2@1 D23-2@2 D23-2@3 D23-2@4 SW25-2 SW25-2@1 SW25-2@2 SW25-2@3
        SW25-2@4 SW25-2@5)
    )
    (net "Net-(D24-Pad2)"
      (pins D24-2 D24-2@1 D24-2@2 D24-2@3 D24-2@4 SW26-2 SW26-2@1 SW26-2@2 SW26-2@3
        SW26-2@4 SW26-2@5)
    )
    (net "Net-(D25-Pad2)"
      (pins D25-2 D25-2@1 D25-2@2 D25-2@3 D25-2@4 SW31-S2 SW27-2 SW27-2@1 SW27-2@2
        SW27-2@3 SW27-2@4 SW27-2@5)
    )
    (net "Net-(D26-Pad2)"
      (pins D27-4 D27-4@1 D26-2 D26-2@1)
    )
    (net "Net-(D27-Pad2)"
      (pins D28-4 D28-4@1 D27-2 D27-2@1)
    )
    (net "Net-(D28-Pad2)"
      (pins D29-4 D29-4@1 D28-2 D28-2@1)
    )
    (net "Net-(D29-Pad2)"
      (pins D30-4 D30-4@1 D29-2 D29-2@1)
    )
    (net "Net-(D30-Pad2)"
      (pins D31-4 D31-4@1 D30-2 D30-2@1)
    )
    (net "Net-(D31-Pad2)"
      (pins D32-4 D32-4@1 D31-2 D31-2@1)
    )
    (net "Net-(D32-Pad2)"
      (pins D33-4 D33-4@1 D32-2 D32-2@1)
    )
    (net "Net-(D33-Pad2)"
      (pins D34-4 D34-4@1 D33-2 D33-2@1)
    )
    (net "Net-(D34-Pad2)"
      (pins D35-4 D35-4@1 D34-2 D34-2@1)
    )
    (net "Net-(D35-Pad2)"
      (pins D35-2 D35-2@1)
    )
    (class kicad_default "" COL0 COL1 COL2 COL3 COL4 COL5 COL6 COL7 DATA ENC_A
      ENC_B GND "Net-(D1-Pad2)" "Net-(D10-Pad2)" "Net-(D11-Pad2)" "Net-(D12-Pad2)"
      "Net-(D13-Pad2)" "Net-(D14-Pad2)" "Net-(D15-Pad2)" "Net-(D16-Pad2)"
      "Net-(D17-Pad2)" "Net-(D18-Pad2)" "Net-(D19-Pad2)" "Net-(D2-Pad2)" "Net-(D20-Pad2)"
      "Net-(D21-Pad2)" "Net-(D22-Pad2)" "Net-(D23-Pad2)" "Net-(D24-Pad2)"
      "Net-(D25-Pad2)" "Net-(D26-Pad2)" "Net-(D27-Pad2)" "Net-(D28-Pad2)"
      "Net-(D29-Pad2)" "Net-(D3-Pad2)" "Net-(D30-Pad2)" "Net-(D31-Pad2)" "Net-(D32-Pad2)"
      "Net-(D33-Pad2)" "Net-(D34-Pad2)" "Net-(D35-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)"
      "Net-(D6-Pad2)" "Net-(D7-Pad2)" "Net-(D8-Pad2)" "Net-(D9-Pad2)" "Net-(J1-Pad1)"
      "Net-(J2-Pad1)" "Net-(J3-Pad1)" "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad4)"
      "Net-(U1-Pad24)" RGB ROW0 ROW1 ROW2 ROW3 RST SCL SDA VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
