// Seed: 1852973836
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    input wire id_17,
    input tri1 id_18,
    input tri1 id_19,
    input tri1 id_20,
    output tri id_21
);
  assign id_15 = id_17 ? 1 : 'b0;
  assign id_15 = id_10 - 1 | 1;
  wire id_23;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9,
    output uwire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wand id_14,
    input tri id_15,
    input wand id_16,
    input tri1 id_17,
    input wire id_18,
    output wor id_19,
    output tri0 id_20,
    output wand id_21,
    input uwire id_22,
    input uwire id_23,
    input wor id_24,
    input tri id_25,
    input wor id_26,
    input supply0 id_27,
    input tri id_28,
    input tri id_29
);
  module_0(
      id_6,
      id_27,
      id_2,
      id_11,
      id_22,
      id_7,
      id_16,
      id_4,
      id_10,
      id_24,
      id_4,
      id_3,
      id_28,
      id_2,
      id_23,
      id_14,
      id_29,
      id_7,
      id_2,
      id_16,
      id_24,
      id_11
  );
  nand (
      id_11,
      id_25,
      id_15,
      id_18,
      id_13,
      id_16,
      id_22,
      id_6,
      id_7,
      id_29,
      id_9,
      id_27,
      id_2,
      id_0,
      id_17,
      id_26,
      id_1,
      id_24,
      id_23,
      id_28,
      id_4,
      id_12
  );
  wire id_31;
endmodule
