Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav --prj C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.sim/sim_1/behav/tb.prj xil_defaultlib.tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sources_1/new/FourBalu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBalu
WARNING: [VRFC 10-1315] redeclaration of ansi port Out is not allowed [C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sources_1/new/FourBalu.v:29]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sources_1/new/FourBalu.v" Line 23. Module FourBalu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FranticUser/Vivado Projects/4 Bit ALU/4 Bit ALU.srcs/sources_1/new/FourBalu.v" Line 23. Module FourBalu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourBalu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
