<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="The SystemVerilog bind Construct in Mixed-Language Designs" />
<meta name="abstract" content="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification." />
<meta name="description" content="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification." />
<meta name="DC.subject" content="assertions, binding, bind construct, SystemVerilog, SystemC binding, to Verilog/SV design unit, VHDL, binding to Verilog/SV design unit" />
<meta name="keywords" content="assertions, binding, bind construct, SystemVerilog, SystemC binding, to Verilog/SV design unit, VHDL, binding to Verilog/SV design unit" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide04c8136-f8ce-437c-889a-64e83cbaceee" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>The SystemVerilog bind Construct in Mixed-Language Designs</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="The SystemVerilog bind Construct in Mixed-Language Designs" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="ide04c8136-f8ce-437c-889a-64e83cbaceee">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">The SystemVerilog bind Construct in
Mixed-Language Designs</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">The
SystemVerilog <span class="ph FontProperty HeadingLabel">bind</span> construct
allows you to bind a Verilog design unit to another Verilog design
unit or to a VHDL design unit or to a SystemC module. This is especially
useful for binding SystemVerilog assertions to your SystemC, VHDL,
Verilog and mixed-language designs during verification. </span>
</div>
<p class="p">Binding one design unit to another
is a simple process of creating a module that you want to bind to
a target design unit, then writing a bind statement. For example, the
following basic steps show how to bind a SystemVerilog assertion
module to a VHDL design:</p>
<ol class="ol"><li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__ide03d89ca-5fb1-4a3b-8656-ec0c6d352f0b"><p class="p">Write assertions inside a Verilog module. </p>
</li>
<li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__iddadeaa51-85a5-4701-b96f-9c168b16605e"><p class="p">Designate a target VHDL entity or a
VHDL entity/architecture pair. </p>
</li>
<li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__id1185eb86-6970-46bb-84e8-b3c5e68e683a"><p class="p">Bind the assertion module to the target
with a <span class="ph FontProperty HeadingLabel">bind</span> statement.</p>
</li>
</ol>
<p class="p">Binding a SystemVerilog assertion module
to a SystemC module is similar except that in Step 2, you designate
a target top-level SystemC module or an instance of a SystemC module
in the SystemC design hierarchy.</p>
<p class="p">Modules, programs, or interfaces can
be bound to:</p>
<ul class="ul"><li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__id4e371209-ce68-4afd-97cd-77496340e14a"><p class="p">All instances of a target SystemC
module</p>
</li>
<li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__idb979c560-2bb1-4e94-9448-e320669929ed"><p class="p">A specific instance of the target
SystemC module</p>
</li>
<li class="li" id="ide04c8136-f8ce-437c-889a-64e83cbaceee__id1f7fd755-6f6f-44c7-bad4-d55e424cf89c"><p class="p">All instances that use a certain
architecture in the target module</p>
</li>
</ul>
<p class="p">Binding to a configuration is not allowed. </p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/General_SyntaxBindStatement_id342d354f.html" title="To bind a SystemVerilog assertion module to a VHDL design, the syntax of the bind statement is:">Syntax of bind Statement</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_AllowedBindings_id10317cf7.html" title="The following list provides examples of bindings you can make.">Allowed Bindings</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_HierarchicalReferencesVhdlObjectFromVerilogsystemverilogScope_ida7c5f18a.html" title="Questa SIM supports hierarchical references to VHDL Objects from a Verilog/SystemVerilog scope.">Hierarchical References to a VHDL Object from a Verilog/SystemVerilog Scope</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_MappingTypes_id2d74be00.html" title="All SystemVerilog data types supported at the SystemVerilog-VHDL boundary are supported while binding to VHDL target scopes. This includes hierarchical references in actual expressions if they terminate in a VHDL scope. ">Mapping of Types</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_OptimizationSystemverilogBind_idcc320bdc.html" title="The SystemVerilog bind statement, when using the vopt command, is fully compatible with IEEE Std1800-2009 (the SystemVerilog Language Reference Manual). ">Optimization with SystemVerilog Bind</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_PortMappingVhdlVerilogEnumeratedTypes_id27006aaf.html" title="SystemVerilog infers an enumeration concept similar to VHDL enumerated types. In VHDL, the enumerated names are assigned to a fixed enumerated value, starting left-most with the value 0. In SystemVerilog, you can also explicitly define the enumerated values. As a result, you can use the bind construct for port mapping of VHDL enumerated types to Verilog port vectors. ">Port Mapping with VHDL and Verilog Enumerated Types</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_VhdlInstanceMapping_id2505376c.html" title="You can use the SystemVerilog bind statement to tie an assertion to VHDL design units that are defined by generate or configuration statements. ">VHDL Instance Mapping</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_LimitationsBindSupportSystemc_idd9800e56.html" title="If the target of a bind is a SystemC module or an instance of a SystemC module, expressions and literals are not supported as actuals. ">Limitations to Bind Support for SystemC</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_MixedLanguageSimulation_id95143c12.html" title="Questa SIM allows you to simulate designs that are written in VHDL, SystemC, Verilog, and SystemVerilog. While design units must be entirely of one language type, any design unit may instantiate other design units from another language. Any instance in the design hierarchy may be a design unit from another language without restriction.">Mixed-Language Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "The SystemVerilog bind Construct in Mixed-Language Designs"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>