

================================================================
== Vitis HLS Report for 'axi_butterworth'
================================================================
* Date:           Tue Jun  4 23:53:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_butterworth
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15395|    15395|  0.154 ms|  0.154 ms|  15396|  15396|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |    15393|    15393|        49|         15|         15|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     553|   1101|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    421|    -|
|Register         |        -|    -|     876|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1429|   1592|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   7|  553| 1101|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_1_fu_203_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state49_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_192_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          29|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  87|         18|    1|         18|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_93_p4         |   9|          2|   11|         22|
    |ap_phi_mux_sub1078_phi_fu_115_p4  |   9|          2|   32|         64|
    |ap_phi_mux_sub107_phi_fu_126_p4   |   9|          2|   32|         64|
    |ap_phi_mux_sub245_phi_fu_104_p4   |   9|          2|   32|         64|
    |ap_phi_mux_sub24_phi_fu_82_p4     |   9|          2|   32|         64|
    |grp_fu_133_opcode                 |  14|          3|    2|          6|
    |grp_fu_133_p0                     |  25|          5|   32|        160|
    |grp_fu_133_p1                     |  25|          5|   32|        160|
    |grp_fu_137_opcode                 |  14|          3|    2|          6|
    |grp_fu_137_p0                     |  20|          4|   32|        128|
    |grp_fu_137_p1                     |  20|          4|   32|        128|
    |grp_fu_142_p0                     |  48|          9|   32|        288|
    |grp_fu_142_p1                     |  42|          8|   32|        256|
    |in_amplitude_data_V_TDATA_blk_n   |   9|          2|    1|          2|
    |j_reg_89                          |   9|          2|   11|         22|
    |out_iir_data_V_TDATA_blk_n        |   9|          2|    1|          2|
    |sub1078_reg_112                   |   9|          2|   32|         64|
    |sub107_reg_122                    |   9|          2|   32|         64|
    |sub245_reg_101                    |   9|          2|   32|         64|
    |sub24_reg_79                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 421|         87|  479|       1714|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add1_reg_314                   |  32|   0|   32|          0|
    |ap_CS_fsm                      |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |icmp_ln21_reg_258              |   1|   0|    1|          0|
    |j_1_reg_288                    |  11|   0|   11|          0|
    |j_reg_89                       |  11|   0|   11|          0|
    |mul1_reg_267                   |  32|   0|   32|          0|
    |mul2_reg_303                   |  32|   0|   32|          0|
    |mul3_reg_293                   |  32|   0|   32|          0|
    |mul4_reg_272                   |  32|   0|   32|          0|
    |mul5_reg_277                   |  32|   0|   32|          0|
    |mul5_reg_277_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul9_reg_298                   |  32|   0|   32|          0|
    |reg_160                        |  32|   0|   32|          0|
    |reg_165                        |  32|   0|   32|          0|
    |reg_171                        |  32|   0|   32|          0|
    |sub1078_reg_112                |  32|   0|   32|          0|
    |sub1078_reg_112_pp0_iter2_reg  |  32|   0|   32|          0|
    |sub107_reg_122                 |  32|   0|   32|          0|
    |sub107_reg_122_pp0_iter2_reg   |  32|   0|   32|          0|
    |sub1_reg_308                   |  32|   0|   32|          0|
    |sub245_reg_101                 |  32|   0|   32|          0|
    |sub24_reg_79                   |  32|   0|   32|          0|
    |sub24_reg_79_pp0_iter1_reg     |  32|   0|   32|          0|
    |sub2_reg_282                   |  32|   0|   32|          0|
    |w01                            |  32|   0|   32|          0|
    |w02                            |  32|   0|   32|          0|
    |w11                            |  32|   0|   32|          0|
    |w12                            |  32|   0|   32|          0|
    |icmp_ln21_reg_258              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 876|  32|  813|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      axi_butterworth|  return value|
|in_amplitude_data_V_TDATA   |   in|   32|        axis|  in_amplitude_data_V|       pointer|
|in_amplitude_data_V_TVALID  |   in|    1|        axis|  in_amplitude_data_V|       pointer|
|in_amplitude_data_V_TREADY  |  out|    1|        axis|  in_amplitude_data_V|       pointer|
|out_iir_data_V_TDATA        |  out|   32|        axis|       out_iir_data_V|       pointer|
|out_iir_data_V_TVALID       |  out|    1|        axis|       out_iir_data_V|       pointer|
|out_iir_data_V_TREADY       |   in|    1|        axis|       out_iir_data_V|       pointer|
+----------------------------+-----+-----+------------+---------------------+--------------+

