0.6
2019.1
May 24 2019
15:06:07
D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.srcs/sim_1/new/testbench.v,1647676366,verilog,,,,tb,,,,,,,,
D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.srcs/sources_1/new/alu.v,1647675633,verilog,,D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.srcs/sources_1/new/main.v,,alu,,,,,,,,
D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.srcs/sources_1/new/main.v,1647675864,verilog,,D:/Users/Documents/Projects/VivadoProjects/COD/lab1/ALU32/ALU32.srcs/sim_1/new/testbench.v,,main,,,,,,,,
