<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: chcore.h Source File</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>chcore.h</h1><a href="ports_2_g_c_c_2_a_r_m_c_mx_2chcore_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment">    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">    This file is part of ChibiOS/RT.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">    ChibiOS/RT is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment">    it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment">    the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00009"></a>00009 <span class="comment">    (at your option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">    ChibiOS/RT is distributed in the hope that it will be useful,</span>
<a name="l00012"></a>00012 <span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00013"></a>00013 <span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<a name="l00014"></a>00014 <span class="comment">    GNU General Public License for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">    You should have received a copy of the GNU General Public License</span>
<a name="l00017"></a>00017 <span class="comment">    along with this program. If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">                                      ---</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">    A special exception to the GPL can be applied should you wish to distribute</span>
<a name="l00022"></a>00022 <span class="comment">    a combined work that includes ChibiOS/RT, without being obliged to provide</span>
<a name="l00023"></a>00023 <span class="comment">    the source code for any proprietary components. See the file exception.txt</span>
<a name="l00024"></a>00024 <span class="comment">    for full details of how and when the exception can be applied.</span>
<a name="l00025"></a>00025 <span class="comment">*/</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">/**</span>
<a name="l00028"></a>00028 <span class="comment"> * @file    ARMCMx/chcore.h</span>
<a name="l00029"></a>00029 <span class="comment"> * @brief   ARM Cortex-Mx port macros and structures.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * @addtogroup ARMCMx_CORE</span>
<a name="l00032"></a>00032 <span class="comment"> * @{</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#ifndef _CHCORE_H_</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define _CHCORE_H_</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="nvic_8h.html" title="Cortex-Mx NVIC support macros and structures.">nvic.h</a>&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">/*===========================================================================*/</span>
<a name="l00041"></a>00041 <span class="comment">/* Port constants.                                                           */</span>
<a name="l00042"></a>00042 <span class="comment">/*===========================================================================*/</span>
<a name="l00043"></a>00043 
<a name="l00044"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gac1095d68285fb5ffee11fb888cbbde62">00044</a> <span class="preprocessor">#define CORTEX_M0               0       </span><span class="comment">/**&lt; @brief Cortex-M0 variant.      */</span>
<a name="l00045"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaa95429be17520ae1f338e15e91b44a1d">00045</a> <span class="preprocessor">#define CORTEX_M1               1       </span><span class="comment">/**&lt; @brief Cortex-M1 variant.      */</span>
<a name="l00046"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gac7eafc14a8146304ce56f8cc00bb692e">00046</a> <span class="preprocessor">#define CORTEX_M3               3       </span><span class="comment">/**&lt; @brief Cortex-M3 variant.      */</span>
<a name="l00047"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga96aff19a3c64fdb17b0c2f69bdaad460">00047</a> <span class="preprocessor">#define CORTEX_M4               4       </span><span class="comment">/**&lt; @brief Cortex-M4 variant.      */</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="comment">/* Inclusion of the Cortex-Mx implementation specific parameters.*/</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="_l_p_c13xx_2cmparams_8h.html" title="ARM Cortex-M3 LPC13xx Specific Parameters.">cmparams.h</a>&quot;</span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="comment">/* Cortex model check, only M0 and M3 supported right now.*/</span>
<a name="l00053"></a>00053 <span class="preprocessor">#if (CORTEX_MODEL == CORTEX_M0) || (CORTEX_MODEL == CORTEX_M3)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#elif (CORTEX_MODEL == CORTEX_M1) || (CORTEX_MODEL == CORTEX_M4)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#warning &quot;untested Cortex-M model&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#error &quot;unknown or unsupported Cortex-M model&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="comment">/*===========================================================================*/</span>
<a name="l00061"></a>00061 <span class="comment">/* Port statically derived parameters.                                       */</span>
<a name="l00062"></a>00062 <span class="comment">/*===========================================================================*/</span>
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">/**</span>
<a name="l00065"></a>00065 <span class="comment"> * @brief   Total priority levels.</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga24a83bf41818a8bb1d087b1bef419557">00067</a> <span class="preprocessor">#define CORTEX_PRIORITY_LEVELS  (1 &lt;&lt; CORTEX_PRIORITY_BITS)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">/**</span>
<a name="l00070"></a>00070 <span class="comment"> * @brief   Minimum priority level.</span>
<a name="l00071"></a>00071 <span class="comment"> * @details This minimum priority level is calculated from the number of</span>
<a name="l00072"></a>00072 <span class="comment"> *          priority bits supported by the specific Cortex-Mx implementation.</span>
<a name="l00073"></a>00073 <span class="comment"> */</span>
<a name="l00074"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga58cb4f9eaec0655ff3c7bb17a8ed2651">00074</a> <span class="preprocessor">#define CORTEX_MINIMUM_PRIORITY (CORTEX_PRIORITY_LEVELS - 1)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00076"></a>00076 <span class="comment">/**</span>
<a name="l00077"></a>00077 <span class="comment"> * @brief   Maximum priority level.</span>
<a name="l00078"></a>00078 <span class="comment"> * @details The maximum allowed priority level is always zero.</span>
<a name="l00079"></a>00079 <span class="comment"> */</span>
<a name="l00080"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga5c8b35430c3b5b352270bfb527882fd5">00080</a> <span class="preprocessor">#define CORTEX_MAXIMUM_PRIORITY 0</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00082"></a>00082 <span class="comment">/**</span>
<a name="l00083"></a>00083 <span class="comment"> * @brief   Disabled value for BASEPRI register.</span>
<a name="l00084"></a>00084 <span class="comment"> * @note    ARMv7-M architecture only.</span>
<a name="l00085"></a>00085 <span class="comment"> */</span>
<a name="l00086"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga5bd33ad3dad0ff1ad4f58ea08552361b">00086</a> <span class="preprocessor">#define CORTEX_BASEPRI_DISABLED 0</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="comment">/*===========================================================================*/</span>
<a name="l00089"></a>00089 <span class="comment">/* Port macros.                                                              */</span>
<a name="l00090"></a>00090 <span class="comment">/*===========================================================================*/</span>
<a name="l00091"></a>00091 <span class="comment"></span>
<a name="l00092"></a>00092 <span class="comment">/**</span>
<a name="l00093"></a>00093 <span class="comment"> * @brief   Priority level verification macro.</span>
<a name="l00094"></a>00094 <span class="comment"> */</span>
<a name="l00095"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga37e19bcf244d98cfe630367d3a0a90ea">00095</a> <span class="preprocessor">#define CORTEX_IS_VALID_PRIORITY(n)                                         \</span>
<a name="l00096"></a>00096 <span class="preprocessor">  (((n) &gt;= 0) &amp;&amp; ((n) &lt; CORTEX_PRIORITY_LEVELS))</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00098"></a>00098 <span class="comment">/**</span>
<a name="l00099"></a>00099 <span class="comment"> * @brief   Priority level to priority mask conversion macro.</span>
<a name="l00100"></a>00100 <span class="comment"> */</span>
<a name="l00101"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gabf50672d926743f012521dad719f3a0f">00101</a> <span class="preprocessor">#define CORTEX_PRIORITY_MASK(n) ((n) &lt;&lt; (8 - CORTEX_PRIORITY_BITS))</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">/*===========================================================================*/</span>
<a name="l00104"></a>00104 <span class="comment">/* Port configurable parameters.                                             */</span>
<a name="l00105"></a>00105 <span class="comment">/*===========================================================================*/</span>
<a name="l00106"></a>00106 <span class="comment"></span>
<a name="l00107"></a>00107 <span class="comment">/**</span>
<a name="l00108"></a>00108 <span class="comment"> * @brief   Enables the use of the WFI instruction in the idle thread loop.</span>
<a name="l00109"></a>00109 <span class="comment"> */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#ifndef CORTEX_ENABLE_WFI_IDLE</span>
<a name="l00111"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga97779cef341b960218ab0ff4752a4cf5">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_ENABLE_WFI_IDLE  FALSE</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00114"></a>00114 <span class="comment">/**</span>
<a name="l00115"></a>00115 <span class="comment"> * @brief   SYSTICK handler priority.</span>
<a name="l00116"></a>00116 <span class="comment"> * @note    The default SYSTICK handler priority is calculated as the priority</span>
<a name="l00117"></a>00117 <span class="comment"> *          level in the middle of the numeric priorities range.</span>
<a name="l00118"></a>00118 <span class="comment"> */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#ifndef CORTEX_PRIORITY_SYSTICK</span>
<a name="l00120"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaf205755eb8c94f2c50b85ee40100aa9d">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_PRIORITY_SYSTICK (CORTEX_PRIORITY_LEVELS &gt;&gt; 1)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="comment">/* If it is externally redefined then better perform a validity check on it.*/</span>
<a name="l00123"></a>00123 <span class="preprocessor">#if !CORTEX_IS_VALID_PRIORITY(CORTEX_PRIORITY_SYSTICK)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid priority level specified for CORTEX_PRIORITY_SYSTICK&quot;</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">/**</span>
<a name="l00129"></a>00129 <span class="comment"> * @brief   SVCALL handler priority.</span>
<a name="l00130"></a>00130 <span class="comment"> * @note    The default SVCALL handler priority is calculated as</span>
<a name="l00131"></a>00131 <span class="comment"> *          @p CORTEX_MAXIMUM_PRIORITY+1, in the ARMv7-M port this reserves</span>
<a name="l00132"></a>00132 <span class="comment"> *          the @p CORTEX_MAXIMUM_PRIORITY priority level as fast interrupts</span>
<a name="l00133"></a>00133 <span class="comment"> *          priority level.</span>
<a name="l00134"></a>00134 <span class="comment"> * @note    The SVCALL vector is only used in the ARMv7-M port, it is available</span>
<a name="l00135"></a>00135 <span class="comment"> *          to user in the ARMv6-M port.</span>
<a name="l00136"></a>00136 <span class="comment"> */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#ifndef CORTEX_PRIORITY_SVCALL</span>
<a name="l00138"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaf253fe79030192f0c8d839088c728555">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_PRIORITY_SVCALL  (CORTEX_MAXIMUM_PRIORITY + 1)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="comment">/* If it is externally redefined then better perform a validity check on it.*/</span>
<a name="l00141"></a>00141 <span class="preprocessor">#if !CORTEX_IS_VALID_PRIORITY(CORTEX_PRIORITY_SVCALL)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid priority level specified for CORTEX_PRIORITY_SVCALL&quot;</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00146"></a>00146 <span class="comment">/**</span>
<a name="l00147"></a>00147 <span class="comment"> * @brief   PENDSV handler priority.</span>
<a name="l00148"></a>00148 <span class="comment"> * @note    The default PENDSV handler priority is set at the</span>
<a name="l00149"></a>00149 <span class="comment"> *          @p CORTEX_MINIMUM_PRIORITY priority level.</span>
<a name="l00150"></a>00150 <span class="comment"> * @note    The PENDSV vector is only used in the ARMv7-M legacy port, it is</span>
<a name="l00151"></a>00151 <span class="comment"> *          available to user in the ARMv6-M and ARMv7-M ports.</span>
<a name="l00152"></a>00152 <span class="comment"> * @note    In the ARMv7-M legacy port this value should be not changed from</span>
<a name="l00153"></a>00153 <span class="comment"> *          the minimum priority level.</span>
<a name="l00154"></a>00154 <span class="comment"> */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#ifndef CORTEX_PRIORITY_PENDSV</span>
<a name="l00156"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga153be5a98b62f3bc563d9055ba836333">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_PRIORITY_PENDSV  CORTEX_MINIMUM_PRIORITY</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="comment">/* If it is externally redefined then better perform a validity check on it.*/</span>
<a name="l00159"></a>00159 <span class="preprocessor">#if !CORTEX_IS_VALID_PRIORITY(CORTEX_PRIORITY_PENDSV)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid priority level specified for CORTEX_PRIORITY_PENDSV&quot;</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00164"></a>00164 <span class="comment">/**</span>
<a name="l00165"></a>00165 <span class="comment"> * @brief   BASEPRI level within kernel lock.</span>
<a name="l00166"></a>00166 <span class="comment"> * @note    This value must not mask the SVCALL priority level or the</span>
<a name="l00167"></a>00167 <span class="comment"> *          kernel would hard fault.</span>
<a name="l00168"></a>00168 <span class="comment"> * @note    ARMv7-M architecture only.</span>
<a name="l00169"></a>00169 <span class="comment"> */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#ifndef CORTEX_BASEPRI_KERNEL</span>
<a name="l00171"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gadff1b4f77c5d8b62a2e3ab088f2da7ba">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_BASEPRI_KERNEL   CORTEX_PRIORITY_MASK(CORTEX_PRIORITY_SVCALL+1)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">/**</span>
<a name="l00175"></a>00175 <span class="comment"> * @brief   Stack alignment enforcement.</span>
<a name="l00176"></a>00176 <span class="comment"> * @note    The default value is 64 in order to comply with EABI, reducing</span>
<a name="l00177"></a>00177 <span class="comment"> *          the value to 32 can save some RAM space if you don&#39;t care about</span>
<a name="l00178"></a>00178 <span class="comment"> *          binary compatibility with EABI compiled libraries.</span>
<a name="l00179"></a>00179 <span class="comment"> * @note    Allowed values are 32 or 64.</span>
<a name="l00180"></a>00180 <span class="comment"> */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#ifndef CORTEX_STACK_ALIGNMENT</span>
<a name="l00182"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gad1deef93cc69779c3ed7443604f1a3b1">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define CORTEX_STACK_ALIGNMENT  64</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="comment">/*===========================================================================*/</span>
<a name="l00186"></a>00186 <span class="comment">/* Port exported info.                                                       */</span>
<a name="l00187"></a>00187 <span class="comment">/*===========================================================================*/</span>
<a name="l00188"></a>00188 <span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment">/**</span>
<a name="l00190"></a>00190 <span class="comment"> * @brief   Macro defining a generic ARM architecture.</span>
<a name="l00191"></a>00191 <span class="comment"> */</span>
<a name="l00192"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gab2fab66956f41a7c7a55e9cf15d7c5fb">00192</a> <span class="preprocessor">#define CH_ARCHITECTURE_ARM</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="preprocessor">#if defined(__DOXYGEN__)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00196"></a>00196 <span class="comment"> * @brief   Macro defining the specific ARM architecture.</span>
<a name="l00197"></a>00197 <span class="comment"> */</span>
<a name="l00198"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaae693c844ec04fe29d626acf75996b59">00198</a> <span class="preprocessor">#define CH_ARCHITECTURE_ARM_vxm</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">/**</span>
<a name="l00201"></a>00201 <span class="comment"> * @brief   Name of the implemented architecture.</span>
<a name="l00202"></a>00202 <span class="comment"> */</span>
<a name="l00203"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">00203</a> <span class="preprocessor">#define CH_ARCHITECTURE_NAME    &quot;ARMvx-M&quot;</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00205"></a>00205 <span class="comment">/**</span>
<a name="l00206"></a>00206 <span class="comment"> * @brief   Name of the architecture variant (optional).</span>
<a name="l00207"></a>00207 <span class="comment"> */</span>
<a name="l00208"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">00208</a> <span class="preprocessor">#define CH_CORE_VARIANT_NAME    &quot;Cortex-Mx&quot;</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#elif CORTEX_MODEL == CORTEX_M4</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_ARM_v7M</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_NAME    &quot;ARMv7-ME&quot;</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define CH_CORE_VARIANT_NAME    &quot;Cortex-M4&quot;</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#elif CORTEX_MODEL == CORTEX_M3</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_ARM_v7M</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_NAME    &quot;ARMv7-M&quot;</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define CH_CORE_VARIANT_NAME    &quot;Cortex-M3&quot;</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#elif CORTEX_MODEL == CORTEX_M1</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_ARM_v6M</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_NAME    &quot;ARMv6-M&quot;</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define CH_CORE_VARIANT_NAME    &quot;Cortex-M1&quot;</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#elif CORTEX_MODEL == CORTEX_M0</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_ARM_v6M</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define CH_ARCHITECTURE_NAME    &quot;ARMv6-M&quot;</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define CH_CORE_VARIANT_NAME    &quot;Cortex-M0&quot;</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 <span class="comment">/*===========================================================================*/</span>
<a name="l00228"></a>00228 <span class="comment">/* Port implementation part (common).                                        */</span>
<a name="l00229"></a>00229 <span class="comment">/*===========================================================================*/</span>
<a name="l00230"></a>00230 <span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">/**</span>
<a name="l00232"></a>00232 <span class="comment"> * @brief   Stack and memory alignment enforcement.</span>
<a name="l00233"></a>00233 <span class="comment"> */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#if (CORTEX_STACK_ALIGNMENT == 64) || defined(__DOXYGEN__)</span>
<a name="l00235"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">00235</a> <span class="preprocessor"></span><span class="keyword">typedef</span> uint64_t <a class="code" href="structstkalign__t.html" title="Base type for stack and memory alignment.">stkalign_t</a> <a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30" title="Stack and memory alignment enforcement.">__attribute__</a> ((aligned (8)));
<a name="l00236"></a>00236 <span class="preprocessor">#elif CORTEX_STACK_ALIGNMENT == 32</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="keyword">typedef</span> <a class="code" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structstkalign__t.html" title="Base type for stack and memory alignment.">stkalign_t</a> <a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30" title="Stack and memory alignment enforcement.">__attribute__</a> ((aligned (4)));
<a name="l00238"></a>00238 <span class="preprocessor">#else</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#error &quot;invalid stack alignment selected&quot;</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00242"></a>00242 <span class="comment">/**</span>
<a name="l00243"></a>00243 <span class="comment"> * @brief   Generic ARM register.</span>
<a name="l00244"></a>00244 <span class="comment"> */</span>
<a name="l00245"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">00245</a> <span class="keyword">typedef</span> <span class="keywordtype">void</span> *<a class="code" href="group___a_r_m7___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5" title="Generic ARM register.">regarm_t</a>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 <span class="preprocessor">#if !defined(__DOXYGEN__)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00249"></a>00249 <span class="comment"> * @brief   Platform dependent part of the @p Thread structure.</span>
<a name="l00250"></a>00250 <span class="comment"> * @details In this port the structure just holds a pointer to the @p intctx</span>
<a name="l00251"></a>00251 <span class="comment"> *          structure representing the stack pointer at context switch time.</span>
<a name="l00252"></a>00252 <span class="comment"> */</span>
<a name="l00253"></a>00253 <span class="keyword">struct </span><a class="code" href="structcontext.html" title="Platform dependent part of the Thread structure.">context</a> {
<a name="l00254"></a>00254   <span class="keyword">struct </span><a class="code" href="structintctx.html" title="System saved context.">intctx</a> *r13;
<a name="l00255"></a>00255 };
<a name="l00256"></a>00256 <span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00258"></a>00258 <span class="comment">/**</span>
<a name="l00259"></a>00259 <span class="comment"> * @brief   Enforces a correct alignment for a stack area size value.</span>
<a name="l00260"></a>00260 <span class="comment"> */</span>
<a name="l00261"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">00261</a> <span class="preprocessor">#define STACK_ALIGN(n) ((((n) - 1) | (sizeof(stkalign_t) - 1)) + 1)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00263"></a>00263 <span class="comment">/**</span>
<a name="l00264"></a>00264 <span class="comment"> * @brief   Computes the thread working area global size.</span>
<a name="l00265"></a>00265 <span class="comment"> */</span>
<a name="l00266"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">00266</a> <span class="preprocessor">#define THD_WA_SIZE(n) STACK_ALIGN(sizeof(Thread) +                     \</span>
<a name="l00267"></a>00267 <span class="preprocessor">                                   sizeof(struct intctx) +              \</span>
<a name="l00268"></a>00268 <span class="preprocessor">                                   sizeof(struct extctx) +              \</span>
<a name="l00269"></a>00269 <span class="preprocessor">                                   (n) + (INT_REQUIRED_STACK))</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00271"></a>00271 <span class="comment">/**</span>
<a name="l00272"></a>00272 <span class="comment"> * @brief   Static working area allocation.</span>
<a name="l00273"></a>00273 <span class="comment"> * @details This macro is used to allocate a static thread working area</span>
<a name="l00274"></a>00274 <span class="comment"> *          aligned as both position and size.</span>
<a name="l00275"></a>00275 <span class="comment"> */</span>
<a name="l00276"></a><a class="code" href="group___a_r_m_c_mx___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">00276</a> <span class="preprocessor">#define WORKING_AREA(s, n) stkalign_t s[THD_WA_SIZE(n) / sizeof(stkalign_t)];</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00278"></a>00278 <span class="comment">/* Includes the architecture-specific implementation part.*/</span>
<a name="l00279"></a>00279 <span class="preprocessor">#if defined(CH_ARCHITECTURE_ARM_v6M)</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="chcore__v6m_8h.html" title="ARMv6-M architecture port macros and structures.">chcore_v6m.h</a>&quot;</span>
<a name="l00281"></a>00281 <span class="preprocessor">#elif defined(CH_ARCHITECTURE_ARM_v7M)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="chcore__v7m_8h.html" title="ARMv7-M architecture port macros and structures.">chcore_v7m.h</a>&quot;</span>
<a name="l00283"></a>00283 <span class="preprocessor">#endif</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="preprocessor">#endif </span><span class="comment">/* _CHCORE_H_ */</span>
<a name="l00286"></a>00286 <span class="comment"></span>
<a name="l00287"></a>00287 <span class="comment">/** @} */</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:01 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
