<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="minver_hwa" xd:componentRef="minver_hwa" xd:initiationInterval="x" xd:clockPeriod="10.000000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:returnValue xd:interfaceRef="ap_return" xd:busTypeRef="register" xd:dataWidth="32"/>
  <xd:controlReg xd:name="control" xd:interfaceRef="ap_ctrl" xd:busTypeRef="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="a[][0]" xd:originalName="a0" xd:direction="inout" xd:interfaceRef="a_0_PORTA" xd:busTypeRef="bram" xd:arraySize="4" xd:dataWidth="32"/>
  <xd:arg xd:name="a[][1]" xd:originalName="a1" xd:direction="inout" xd:interfaceRef="a_1_PORTA" xd:busTypeRef="bram" xd:arraySize="4" xd:dataWidth="32"/>
  <xd:arg xd:name="a[][2]" xd:originalName="a2" xd:direction="inout" xd:interfaceRef="a_2_PORTA" xd:busTypeRef="bram" xd:arraySize="4" xd:dataWidth="32"/>
  <xd:arg xd:name="a[][3]" xd:originalName="a3" xd:direction="inout" xd:interfaceRef="a_3_PORTA" xd:busTypeRef="bram" xd:arraySize="4" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="3068" xd:FF="2510" xd:BRAM="1" xd:DSP="5"/>
</xd:acceleratorMap>
