{"Source Block": ["oh/elink/hdl/esaxi.v@359:369@HdlStmAssign", "   \n\n   //###################################################\n   //#WRITE REQUEST\n   //###################################################  \n   assign txwr_write         = 1'b1;\n   \n   always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn) \n       begin\n          txwr_data_reg[31:0]     <= 32'd0;\t  \n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@446:456", "   //#READ RESPONSE (DATA CHANNEL)\n   //###################################################  \n   //Read response AXI state machine\n   //Only one outstanding read\n\n   assign rxrr_wait = 1'b0;\n   \n   always @( posedge s_axi_aclk ) \n      if (!s_axi_aresetn) \n\tbegin\n           s_axi_rvalid       <= 1'b0;\n"]], "Diff Content": {"Delete": [[364, "   assign txwr_write         = 1'b1;\n"]], "Add": []}}