

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_s'
================================================================
* Date:           Tue Jun 13 19:53:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.051 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      257|      257|         3|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     145|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      75|     208|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |i_16_fu_95_p2               |         +|   0|  0|  16|           9|           1|
    |ap_condition_118            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1695_71_fu_188_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_72_fu_202_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_73_fu_216_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_fu_174_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln41_fu_89_p2          |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage0_01001   |        or|   0|  0|   2|           1|           1|
    |out_data_data_14_fu_194_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_16_fu_208_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_18_fu_222_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_fu_180_p3     |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 145|          89|          79|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_15    |   9|          2|    9|         18|
    |i_fu_64                  |   9|          2|    9|         18|
    |layer10_out_blk_n        |   9|          2|    1|          2|
    |layer7_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   9|   0|    9|          0|
    |out_data_data_14_reg_271          |  15|   0|   15|          0|
    |out_data_data_16_reg_276          |  15|   0|   15|          0|
    |out_data_data_18_reg_281          |  15|   0|   15|          0|
    |out_data_data_reg_266             |  15|   0|   15|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|layer7_out_dout             |   in|   64|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_num_data_valid   |   in|    9|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_fifo_cap         |   in|    9|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_empty_n          |   in|    1|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_read             |  out|    1|     ap_fifo|                                                             layer7_out|       pointer|
|layer10_out_din             |  out|   64|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_full_n          |   in|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_write           |  out|    1|     ap_fifo|                                                            layer10_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer10_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer7_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 0, i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_15 = load i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%icmp_ln41 = icmp_eq  i9 %i_15, i9 256" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%i_16 = add i9 %i_15, i9 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'add' 'i_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end14" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 %i_16, i9 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%layer7_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer7_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'layer7_out_read' <Predicate = true> <Delay = 1.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_data_data = trunc i64 %layer7_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'in_data_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_62 = trunc i64 %layer7_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'trunc_ln145_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_data_15 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer7_out_read, i32 32, i32 47" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'in_data_data_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_data_data_16 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer7_out_read, i32 48, i32 63" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'in_data_data_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_data_data_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer7_out_read, i32 16, i32 31" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'in_data_data_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer7_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer7_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer7_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %in_data_data, i16 0"   --->   Operation 26 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.29ns)   --->   "%out_data_data = select i1 %icmp_ln1695, i15 %trunc_ln145_62, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'out_data_data' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln1695_71 = icmp_sgt  i16 %in_data_data_14, i16 0"   --->   Operation 28 'icmp' 'icmp_ln1695_71' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.29ns)   --->   "%out_data_data_14 = select i1 %icmp_ln1695_71, i15 %trunc_ln, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'out_data_data_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.10ns)   --->   "%icmp_ln1695_72 = icmp_sgt  i16 %in_data_data_15, i16 0"   --->   Operation 30 'icmp' 'icmp_ln1695_72' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.29ns)   --->   "%out_data_data_16 = select i1 %icmp_ln1695_72, i15 %trunc_ln44_5, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'out_data_data_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.10ns)   --->   "%icmp_ln1695_73 = icmp_sgt  i16 %in_data_data_16, i16 0"   --->   Operation 32 'icmp' 'icmp_ln1695_73' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.29ns)   --->   "%out_data_data_18 = select i1 %icmp_ln1695_73, i15 %trunc_ln44_6, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'select' 'out_data_data_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 43 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 34 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_data" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 36 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i15 %out_data_data_14" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 37 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i15 %out_data_data_16" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 38 'zext' 'zext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16, i15 %out_data_data_18, i16 %zext_ln45_8, i16 %zext_ln45_7, i16 %zext_ln45" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i63 %or_ln174_s" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.65ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer10_out, i64 %zext_ln174" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'write' 'write_ln174' <Predicate = true> <Delay = 1.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 42 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln41         (store            ) [ 0000]
br_ln41            (br               ) [ 0000]
i_15               (load             ) [ 0000]
icmp_ln41          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i_16               (add              ) [ 0000]
br_ln41            (br               ) [ 0000]
store_ln41         (store            ) [ 0000]
layer7_out_read    (read             ) [ 0000]
in_data_data       (trunc            ) [ 0000]
trunc_ln145_62     (trunc            ) [ 0000]
in_data_data_15    (partselect       ) [ 0000]
in_data_data_16    (partselect       ) [ 0000]
in_data_data_14    (partselect       ) [ 0000]
trunc_ln           (partselect       ) [ 0000]
trunc_ln44_5       (partselect       ) [ 0000]
trunc_ln44_6       (partselect       ) [ 0000]
icmp_ln1695        (icmp             ) [ 0000]
out_data_data      (select           ) [ 0101]
icmp_ln1695_71     (icmp             ) [ 0000]
out_data_data_14   (select           ) [ 0101]
icmp_ln1695_72     (icmp             ) [ 0000]
out_data_data_16   (select           ) [ 0101]
icmp_ln1695_73     (icmp             ) [ 0000]
out_data_data_18   (select           ) [ 0101]
specpipeline_ln42  (specpipeline     ) [ 0000]
specloopname_ln144 (specloopname     ) [ 0000]
zext_ln45          (zext             ) [ 0000]
zext_ln45_7        (zext             ) [ 0000]
zext_ln45_8        (zext             ) [ 0000]
or_ln174_s         (bitconcatenate   ) [ 0000]
zext_ln174         (zext             ) [ 0000]
write_ln174        (write            ) [ 0000]
br_ln41            (br               ) [ 0000]
ret_ln59           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer7_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer10_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="layer7_out_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer7_out_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="63" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln41_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="9" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_15_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln41_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="9" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_16_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln41_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_data_data_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_data_data/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln145_62_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_62/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_data_data_15_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_data_15/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_data_data_16_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_data_16/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_data_data_14_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_data_14/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln44_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_5/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln44_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_6/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln1695_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_data_data_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="0" index="2" bw="15" slack="0"/>
<pin id="184" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_data/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln1695_71_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_71/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="out_data_data_14_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="15" slack="0"/>
<pin id="197" dir="0" index="2" bw="15" slack="0"/>
<pin id="198" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_data_14/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln1695_72_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_72/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="out_data_data_16_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="0" index="2" bw="15" slack="0"/>
<pin id="212" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_data_16/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln1695_73_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_73/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_data_data_18_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="0"/>
<pin id="225" dir="0" index="2" bw="15" slack="0"/>
<pin id="226" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_data_18/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln45_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln45_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_7/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln45_8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="1"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_8/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln174_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="63" slack="0"/>
<pin id="241" dir="0" index="1" bw="15" slack="1"/>
<pin id="242" dir="0" index="2" bw="15" slack="0"/>
<pin id="243" dir="0" index="3" bw="15" slack="0"/>
<pin id="244" dir="0" index="4" bw="15" slack="0"/>
<pin id="245" dir="1" index="5" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln174_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="63" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln41_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_data_data_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="1"/>
<pin id="268" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data "/>
</bind>
</comp>

<comp id="271" class="1005" name="out_data_data_14_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="1"/>
<pin id="273" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data_14 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_data_data_16_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="15" slack="1"/>
<pin id="278" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data_16 "/>
</bind>
</comp>

<comp id="281" class="1005" name="out_data_data_18_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="1"/>
<pin id="283" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_data_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="62" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="68" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="68" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="68" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="106" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="110" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="134" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="144" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="154" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="124" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="164" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="233" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="249"><net_src comp="230" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="253"><net_src comp="239" pin="5"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="258"><net_src comp="64" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="265"><net_src comp="89" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="180" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="274"><net_src comp="194" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="279"><net_src comp="208" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="284"><net_src comp="222" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer10_out | {3 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10> : layer7_out | {2 }
  - Chain level:
	State 1
		store_ln41 : 1
		i_15 : 1
		icmp_ln41 : 2
		i_16 : 2
		br_ln41 : 3
		store_ln41 : 3
	State 2
		icmp_ln1695 : 1
		out_data_data : 2
		icmp_ln1695_71 : 1
		out_data_data_14 : 2
		icmp_ln1695_72 : 1
		out_data_data_16 : 2
		icmp_ln1695_73 : 1
		out_data_data_18 : 2
	State 3
		or_ln174_s : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln41_fu_89      |    0    |    11   |
|          |     icmp_ln1695_fu_174     |    0    |    13   |
|   icmp   |    icmp_ln1695_71_fu_188   |    0    |    13   |
|          |    icmp_ln1695_72_fu_202   |    0    |    13   |
|          |    icmp_ln1695_73_fu_216   |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |    out_data_data_fu_180    |    0    |    15   |
|  select  |   out_data_data_14_fu_194  |    0    |    15   |
|          |   out_data_data_16_fu_208  |    0    |    15   |
|          |   out_data_data_18_fu_222  |    0    |    15   |
|----------|----------------------------|---------|---------|
|    add   |         i_16_fu_95         |    0    |    16   |
|----------|----------------------------|---------|---------|
|   read   | layer7_out_read_read_fu_68 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln174_write_fu_74  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     in_data_data_fu_106    |    0    |    0    |
|          |    trunc_ln145_62_fu_110   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   in_data_data_15_fu_114   |    0    |    0    |
|          |   in_data_data_16_fu_124   |    0    |    0    |
|partselect|   in_data_data_14_fu_134   |    0    |    0    |
|          |       trunc_ln_fu_144      |    0    |    0    |
|          |     trunc_ln44_5_fu_154    |    0    |    0    |
|          |     trunc_ln44_6_fu_164    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln45_fu_230      |    0    |    0    |
|   zext   |     zext_ln45_7_fu_233     |    0    |    0    |
|          |     zext_ln45_8_fu_236     |    0    |    0    |
|          |      zext_ln174_fu_250     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      or_ln174_s_fu_239     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   139   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_255       |    9   |
|    icmp_ln41_reg_262   |    1   |
|out_data_data_14_reg_271|   15   |
|out_data_data_16_reg_276|   15   |
|out_data_data_18_reg_281|   15   |
|  out_data_data_reg_266 |   15   |
+------------------------+--------+
|          Total         |   70   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   139  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   70   |    -   |
+-----------+--------+--------+
|   Total   |   70   |   139  |
+-----------+--------+--------+
