Verilator Tree Dump (format 0x3900) from <e988> to <e994>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679480 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab679fc0 <e598> {c1ai}
    1:2:2: SCOPE 0xaaaaab679ec0 <e669> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab679480]
    1:2:2:1: VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab688cd0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f7f0 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab68be40 <e691> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab66f670 <e694> {c1ai} traceInitSub0 => CFUNC 0xaaaaab68bfd0 <e693> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab68bfd0 <e693> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab68c3a0 <e698> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab68c280 <e696> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68c6f0 <e705> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab68c5d0 <e702> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68ca40 <e712> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D
    1:2:2:2:3:1: VARREF 0xaaaaab68c920 <e709> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68cd90 <e719> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab68cc70 <e716> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d0e0 <e726> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab68fd50 <e751> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d470 <e733> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab68fe70 <e756> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d8c0 <e740> {c4ar} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab690060 <e761> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68dc90 <e747> {c5aw} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab690180 <e766> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab689900 <e870> {c7af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNDLY 0xaaaaab67b7e0 <e880> {c10ap} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:3:1: COND 0xaaaaab67b8a0 <e405> {c10as} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:3:1:1: VARREF 0xaaaaab67b960 <e401> {c9an} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: CONST 0xaaaaab67ba80 <e402> {c10as} @dt=0xaaaaab66c860@(G/w4)  4'h0
    1:2:2:2:3:1:3: CONCAT 0xaaaaab67bbc0 <e403> {c12az} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:3:1:3:1: SEL 0xaaaaab67bc80 <e257> {c12au} @dt=0xaaaaab675410@(G/w3) decl[3:0]]
    1:2:2:2:3:1:3:1:1: VARREF 0xaaaaab67bd50 <e249> {c12at} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:1:2: CONST 0xaaaaab67be70 <e274> {c12ax} @dt=0xaaaaab6754f0@(G/sw2)  2'h0
    1:2:2:2:3:1:3:1:3: CONST 0xaaaaab67bfb0 <e342> {c12av} @dt=0xaaaaab678be0@(G/w32)  32'h3
    1:2:2:2:3:1:3:2: SEL 0xaaaaab67c0f0 <e353> {c12bc} @dt=0xaaaaab6750a0@(G/w1) decl[3:0]]
    1:2:2:2:3:1:3:2:1: VARREF 0xaaaaab67c1c0 <e285> {c12bb} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2:2: CONST 0xaaaaab67c2e0 <e310> {c12bd} @dt=0xaaaaab6754f0@(G/sw2)  2'h3
    1:2:2:2:3:1:3:2:3: CONST 0xaaaaab67c420 <e352> {c12bc} @dt=0xaaaaab678be0@(G/w32)  32'h1
    1:2:2:2:3:2: VARREF 0xaaaaab683f30 <e981> {c10an} @dt=0xaaaaab66c860@(G/w4)  Q [LV] => VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab683240 <e892> {c1ai}  _eval
    1:2:2:2:3: IF 0xaaaaab683a30 <e952> {c7am}
    1:2:2:2:3:1: AND 0xaaaaab683970 <e953> {c7ao} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1:1: VARREF 0xaaaaab6893b0 <e949> {c7ao} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0xaaaaab6838b0 <e950> {c7ao} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0xaaaaab683790 <e947> {c7ao} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [RV] <- VARSCOPE 0xaaaaab688cd0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f7f0 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2:3:2: CCALL 0xaaaaab691ca0 <e914> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab689900 <e870> {c7af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0xaaaaab6892f0 <e940> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:4:1: VARREF 0xaaaaab6891d0 <e938> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0xaaaaab6890b0 <e939> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab688cd0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f7f0 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab6910a0 <e894> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0xaaaaab688ff0 <e932> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1: VARREF 0xaaaaab688db0 <e930> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab688ed0 <e931> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab688cd0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f7f0 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab691230 <e896> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0xaaaaab6913c0 <e898> {c1ai}  _final [SLOW]
    1:2: VAR 0xaaaaab67f7f0 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6754f0 <e266> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab675410 <e254> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab66c860 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab678be0 <e337> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66c860 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab675410 <e254> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab6754f0 <e266> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab678be0 <e337> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e670> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
