#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 16:22:26 2022
# Process ID: 4398
# Current directory: /home/builder/lab05
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/builder/lab05/vivado.log
# Journal file: /home/builder/lab05/vivado.jou
# Running On: EECS-DIGITAL-22, OS: Linux, CPU Frequency: 3609.596 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir output_files
# set verbose 0
# if { $argc > 0 } {
# 	if { $argc == 1 && [string compare [ lindex $argv 0 ] "-d"] == 0 } {
# 		set verbose 1
# 	} else {
# 		puts "usage: $argv0 \[-d\]"
# 		exit 1
# 	}
# }
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     file delete -force {*}[glob -directory $outputDir *];
# }
# read_verilog -sv [ glob ./src/*.{sv,v,svh,vh} ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4439
ERROR: [Synth 8-2715] syntax error near module [/home/builder/lab05/src/seven_segment_controller.sv:3]
ERROR: [Synth 8-8779] SystemVerilog keyword module used in incorrect context [/home/builder/lab05/src/seven_segment_controller.sv:3]
ERROR: [Synth 8-2715] syntax error near always_comb [/home/builder/lab05/src/seven_segment_controller.sv:20]
ERROR: [Synth 8-8779] SystemVerilog keyword always_comb used in incorrect context [/home/builder/lab05/src/seven_segment_controller.sv:20]
Failed to read verilog '/home/builder/lab05/src/seven_segment_controller.sv'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 16:23:00 2022...
