# Transform-the-Number-in-Verilog
This project implements a finite state machine in Verilog to convert a number from base 2 to base 3.
