################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 23:37:11 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./system_top_spyglass/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_clockperiod03.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : Correlated clocks with exceeding design cycles
#
################################################################################
##Sheet_Prop:disable_row_filtering

List of Clocks, Design Cycles
"SYSTEM_TOP.TX_CLK,SYSTEM_TOP.UART_CLK,SYSTEM_TOP.REF_CLK",1792
