["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/Memory.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUOp1Source$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALU$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/CPUBundle.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Execute.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeI$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/ROMLoader.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsEnv.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionTypes$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeR.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUOp2Source.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ProgramCounter$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsNop$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Execute$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUOp1Source.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeI.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALU.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeB.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUControl.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsRet.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsRet$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUOp2Source$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/InstructionROM.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/Parameters$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Registers$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionDecode.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/board/verilator/VerilogGenerator.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/RegWriteSource.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeM$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/Memory$$anon$2.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionFetch$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/Dummy$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Registers.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/RegisterFile$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/RegWriteSource$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionFetch.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeB$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeR$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionTypes.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeS$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionDecode$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUFunctions$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/RAMBundle.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/InstructionROM$$anon$2.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/ImplementationType$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/Parameters.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeL.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/WriteBack.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/BlockRAM.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeM.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ProgramCounter.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/CPU.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/WriteBack$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/board/verilator/Top.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/ALUFunctions.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/MemoryAccess$$anon$1.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsNop.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/MemoryAccess.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeL$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsTypeS.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Instructions$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/peripheral/Dummy.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/ImplementationType.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/InstructionsEnv$.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/RegisterFile.class","/home/darren/ca2023-lab3/target/scala-2.13/classes/riscv/core/Instructions.class","/home/darren/ca2023-lab3/target/scala-2.13/zinc/inc_compile_2.13.zip"]]