{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 16:05:20 2023 " "Info: Processing started: Tue May 23 16:05:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_min.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_min-func " "Info: Found design unit 1: set_min-func" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_min " "Info: Found entity 1: set_min" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hour-func " "Info: Found design unit 1: set_hour-func" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_hour " "Info: Found entity 1: set_hour" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-func " "Info: Found design unit 1: hour-func" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-func " "Info: Found design unit 1: minute-func" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Info: Found entity 1: Clock" {  } { { "Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-func " "Info: Found design unit 1: second-func" {  } { { "second.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/second.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/second.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring-func " "Info: Found design unit 1: ring-func" {  } { { "ring.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/ring.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/ring.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "shine.vhd " "Warning: Can't analyze file -- file shine.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-func " "Info: Found design unit 1: light-func" {  } { { "light.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/light.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:inst7 " "Info: Elaborating entity \"ring\" for hierarchy \"ring:inst7\"" {  } { { "Clock.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 320 1080 1200 448 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst\"" {  } { { "Clock.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 304 744 928 464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(33) " "Warning (10492): VHDL Process Statement warning at minute.vhd(33): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(34) " "Warning (10492): VHDL Process Statement warning at minute.vhd(34): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(60) " "Warning (10492): VHDL Process Statement warning at minute.vhd(60): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(61) " "Warning (10492): VHDL Process Statement warning at minute.vhd(61): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(63) " "Warning (10492): VHDL Process Statement warning at minute.vhd(63): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(64) " "Warning (10492): VHDL Process Statement warning at minute.vhd(64): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count minute.vhd(66) " "Warning (10492): VHDL Process Statement warning at minute.vhd(66): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/minute.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst5 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst5\"" {  } { { "Clock.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 504 744 888 664 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit0 second.vhd(38) " "Warning (10492): VHDL Process Statement warning at second.vhd(38): signal \"tmp_digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/second.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit1 second.vhd(39) " "Warning (10492): VHDL Process Statement warning at second.vhd(39): signal \"tmp_digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/second.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_cout second.vhd(40) " "Warning (10492): VHDL Process Statement warning at second.vhd(40): signal \"temp_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/second.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_min set_min:inst2 " "Info: Elaborating entity \"set_min\" for hierarchy \"set_min:inst2\"" {  } { { "Clock.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 320 400 552 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_min.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_min.vhd(39) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(39): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_min.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_min.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_min.vhd(20)" {  } { { "set_min.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_min.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst1 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst1\"" {  } { { "Clock.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 104 744 928 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(31) " "Warning (10492): VHDL Process Statement warning at hour.vhd(31): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(32) " "Warning (10492): VHDL Process Statement warning at hour.vhd(32): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(54) " "Warning (10492): VHDL Process Statement warning at hour.vhd(54): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(55) " "Warning (10492): VHDL Process Statement warning at hour.vhd(55): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(57) " "Warning (10492): VHDL Process Statement warning at hour.vhd(57): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(58) " "Warning (10492): VHDL Process Statement warning at hour.vhd(58): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hour set_hour:inst3 " "Info: Elaborating entity \"set_hour\" for hierarchy \"set_hour:inst3\"" {  } { { "Clock.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 120 424 576 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low set_hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high set_hour.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(38): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "low_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"low_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "high_num set_hour.vhd(20) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(20): inferring latch(es) for signal or variable \"high_num\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"high_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[0\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[0\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[1\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[1\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[2\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[2\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_num\[3\] set_hour.vhd(20) " "Info (10041): Inferred latch for \"low_num\[3\]\" at set_hour.vhd(20)" {  } { { "set_hour.vhd" "" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "Clock.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/FuckDataLogic/clock/Clock.bdf" { { 504 1080 1224 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "hour:inst1\|tmp_low\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"hour:inst1\|tmp_low\[0\]~0\"" {  } { { "hour.vhd" "tmp_low\[0\]~0" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/hour.vhd" 27 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "set_hour:inst3\|tmp_low\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"set_hour:inst3\|tmp_low\[0\]~0\"" {  } { { "set_hour.vhd" "tmp_low\[0\]~0" { Text "C:/Users/Administrator/Desktop/FuckDataLogic/clock/set_hour.vhd" 26 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "second:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"second:inst5\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hour:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hour:inst1\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "set_hour:inst3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"set_hour:inst3\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ring:inst7\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ring:inst7\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Instantiated megafunction \"hour:inst1\|lpm_counter:tmp_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\] hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "set_hour:inst3\|lpm_counter:tmp_low_rtl_1 " "Info: Elaborated megafunction instantiation \"set_hour:inst3\|lpm_counter:tmp_low_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "set_hour:inst3\|lpm_counter:tmp_low_rtl_1 " "Info: Instantiated megafunction \"set_hour:inst3\|lpm_counter:tmp_low_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "second:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"second:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ring:inst7\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ring:inst7\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ring:inst7\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ring:inst7\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ring:inst7\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "21 " "Info: Ignored 21 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "21 " "Info: Ignored 21 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Info: Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "103 " "Info: Implemented 103 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "52 " "Info: Implemented 52 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 16:05:21 2023 " "Info: Processing ended: Tue May 23 16:05:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
