;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 62
	SUB 100, -100
	JMZ -1, @-20
	SPL 0, <402
	ADD 30, 9
	JMZ -1, @-20
	CMP @121, 706
	CMP @121, 106
	JMP @12, #202
	SPL -100, -600
	ADD -130, 2
	CMP @121, 106
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	JMP 0, <2
	SUB 30, 9
	SUB 0, 402
	SUB @121, 106
	SUB 100, -100
	JMP @12, #202
	SUB @121, 106
	SUB 210, 60
	ADD 0, -102
	ADD 12, @10
	SUB @121, 103
	SUB @127, 106
	SUB @121, 106
	SUB @0, @0
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SUB -100, -600
	SPL -100, -600
	SUB @-121, 106
	SPL 0, <402
	SUB -1, <-20
	SPL -100, -600
	SPL -100, -600
	SUB 210, 60
	SPL 0, <402
	SUB 210, 60
	CMP -207, <-120
	SPL 0, <402
	JMP @12, #200
	MOV -7, <-20
	MOV -7, <-20
