{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723062275090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062275094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:24:35 2024 " "Processing started: Wed Aug 07 17:24:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062275094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062275094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062275094 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1723062275283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manualcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file manualcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ManualControlUnit " "Found entity 1: ManualControlUnit" {  } { { "ManualControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ManualControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder2.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder2 " "Found entity 1: keypadEncoder2" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeypadEncoder " "Found entity 1: KeypadEncoder" {  } { { "KeypadEncoder.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/KeypadEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rompadrao.v 1 1 " "Found 1 design units, including 1 entities, in source file rompadrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomPadrao " "Found entity 1: RomPadrao" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirsecundario.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirsecundario.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirSecundario " "Found entity 1: RomDefinirSecundario" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefinirprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefinirprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirPrincipal " "Found entity 1: RomDefinirPrincipal" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdefiniramarelo.v 1 1 " "Found 1 design units, including 1 entities, in source file romdefiniramarelo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomDefinirAmarelo " "Found entity 1: RomDefinirAmarelo" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phrasebank.v 1 1 " "Found 1 design units, including 1 entities, in source file phrasebank.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhraseBank " "Found entity 1: PhraseBank" {  } { { "PhraseBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file displaycontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayControlUnit " "Found entity 1: DisplayControlUnit" {  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphorecontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file semaphorecontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemaphoreControlUnit " "Found entity 1: SemaphoreControlUnit" {  } { { "SemaphoreControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/SemaphoreControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file timermultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerMultiplexer " "Found entity 1: TimerMultiplexer" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723062281254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723062281255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723062281274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst01 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst01\"" {  } { { "Arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Entrada:inst01\|ClockDivider:inst01 " "Elaborating entity \"ClockDivider\" for hierarchy \"Entrada:inst01\|ClockDivider:inst01\"" {  } { { "Entrada.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder2 Entrada:inst01\|keypadEncoder2:inst02 " "Elaborating entity \"keypadEncoder2\" for hierarchy \"Entrada:inst01\|keypadEncoder2:inst02\"" {  } { { "Entrada.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Entrada.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281276 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "keypadEncoder2.v(27) " "Verilog HDL warning at keypadEncoder2.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1723062281276 "|Entrada|keypadEncoder2:inst02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst02 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst02\"" {  } { { "Arquitetura.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ManualControlUnit Sistema:inst02\|ManualControlUnit:inst01 " "Elaborating entity \"ManualControlUnit\" for hierarchy \"Sistema:inst02\|ManualControlUnit:inst01\"" {  } { { "Sistema.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank Sistema:inst02\|RegisterBank:regBank01 " "Elaborating entity \"RegisterBank\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\"" {  } { { "Sistema.v" "regBank01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concatener Sistema:inst02\|RegisterBank:regBank01\|Concatener:Concat_Tpv " "Elaborating entity \"Concatener\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Concatener:Concat_Tpv\"" {  } { { "RegisterBank.v" "Concat_Tpv" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"Sistema:inst02\|RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerMultiplexer Sistema:inst02\|TimerMultiplexer:TimerMux01 " "Elaborating entity \"TimerMultiplexer\" for hierarchy \"Sistema:inst02\|TimerMultiplexer:TimerMux01\"" {  } { { "Sistema.v" "TimerMux01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Sistema:inst02\|Timer:Timer01 " "Elaborating entity \"Timer\" for hierarchy \"Sistema:inst02\|Timer:Timer01\"" {  } { { "Sistema.v" "Timer01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemaphoreControlUnit Sistema:inst02\|SemaphoreControlUnit:SCU01 " "Elaborating entity \"SemaphoreControlUnit\" for hierarchy \"Sistema:inst02\|SemaphoreControlUnit:SCU01\"" {  } { { "Sistema.v" "SCU01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst03 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst03\"" {  } { { "Arquitetura.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhraseBank Saida:inst03\|PhraseBank:inst01 " "Elaborating entity \"PhraseBank\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\"" {  } { { "Saida.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomPadrao Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01 " "Elaborating entity \"RomPadrao\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomPadrao:inst01\"" {  } { { "PhraseBank.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281285 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomPadrao.v(8) " "Net \"phrase.data_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281285 "|Saida|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomPadrao.v(8) " "Net \"phrase.waddr_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281285 "|Saida|PhraseBank:inst01|RomPadrao:inst01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomPadrao.v(8) " "Net \"phrase.we_a\" at RomPadrao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomPadrao.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomPadrao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281285 "|Saida|PhraseBank:inst01|RomPadrao:inst01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirPrincipal Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02 " "Elaborating entity \"RomDefinirPrincipal\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirPrincipal:inst02\"" {  } { { "PhraseBank.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281286 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.data_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281286 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.waddr_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281286 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirPrincipal.v(8) " "Net \"phrase.we_a\" at RomDefinirPrincipal.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirPrincipal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirPrincipal.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281286 "|Saida|PhraseBank:inst01|RomDefinirPrincipal:inst02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirSecundario Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03 " "Elaborating entity \"RomDefinirSecundario\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirSecundario:inst03\"" {  } { { "PhraseBank.v" "inst03" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281287 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.data_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281287 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.waddr_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281287 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirSecundario.v(8) " "Net \"phrase.we_a\" at RomDefinirSecundario.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirSecundario.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirSecundario.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281287 "|Saida|PhraseBank:inst01|RomDefinirSecundario:inst03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomDefinirAmarelo Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04 " "Elaborating entity \"RomDefinirAmarelo\" for hierarchy \"Saida:inst03\|PhraseBank:inst01\|RomDefinirAmarelo:inst04\"" {  } { { "PhraseBank.v" "inst04" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/PhraseBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281287 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.data_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.data_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281288 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.waddr_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.waddr_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281288 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "phrase.we_a 0 RomDefinirAmarelo.v(8) " "Net \"phrase.we_a\" at RomDefinirAmarelo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "RomDefinirAmarelo.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RomDefinirAmarelo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723062281288 "|Saida|PhraseBank:inst01|RomDefinirAmarelo:inst04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayControlUnit Saida:inst03\|DisplayControlUnit:inst02 " "Elaborating entity \"DisplayControlUnit\" for hierarchy \"Saida:inst03\|DisplayControlUnit:inst02\"" {  } { { "Saida.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Saida.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281288 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Entrada:inst01\|keypadEncoder2:inst02\|d\[3\] " "Converted tri-state buffer \"Entrada:inst01\|keypadEncoder2:inst02\|d\[3\]\" feeding internal logic into a wire" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1723062281429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Entrada:inst01\|keypadEncoder2:inst02\|d\[2\] " "Converted tri-state buffer \"Entrada:inst01\|keypadEncoder2:inst02\|d\[2\]\" feeding internal logic into a wire" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1723062281429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Entrada:inst01\|keypadEncoder2:inst02\|d\[1\] " "Converted tri-state buffer \"Entrada:inst01\|keypadEncoder2:inst02\|d\[1\]\" feeding internal logic into a wire" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1723062281429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Entrada:inst01\|keypadEncoder2:inst02\|d\[0\] " "Converted tri-state buffer \"Entrada:inst01\|keypadEncoder2:inst02\|d\[0\]\" feeding internal logic into a wire" {  } { { "keypadEncoder2.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/keypadEncoder2.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1723062281429 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1723062281429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723062281613 "|Arquitetura|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Blon VCC " "Pin \"LCD_Blon\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723062281613 "|Arquitetura|LCD_Blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_On VCC " "Pin \"LCD_On\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723062281613 "|Arquitetura|LCD_On"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723062281613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723062281662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723062281878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062281904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723062281968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723062281968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723062281992 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723062281992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723062281992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723062281992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062282007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:24:42 2024 " "Processing ended: Wed Aug 07 17:24:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062282007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062282007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062282007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723062282007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723062282968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062282971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:24:42 2024 " "Processing started: Wed Aug 07 17:24:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062282971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723062282971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723062282971 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723062283032 ""}
{ "Info" "0" "" "Project  = projeto01" {  } {  } 0 0 "Project  = projeto01" 0 0 "Fitter" 0 0 1723062283032 ""}
{ "Info" "0" "" "Revision = projeto01" {  } {  } 0 0 "Revision = projeto01" 0 0 "Fitter" 0 0 1723062283032 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1723062283072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto01 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723062283077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723062283118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723062283118 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723062283337 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723062283340 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723062283388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723062283388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723062283389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723062283389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723062283389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723062283389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723062283389 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723062283389 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723062283390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto01.sdc " "Synopsys Design Constraints File file not found: 'projeto01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723062283960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723062283961 ""}
{ "Warning" "WSTA_SCC_LOOP" "36 " "Found combinational loop of 36 nodes" { { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|datab " "Node \"inst03\|inst02\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|cout " "Node \"inst03\|inst02\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|cin " "Node \"inst03\|inst02\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|cout " "Node \"inst03\|inst02\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|cin " "Node \"inst03\|inst02\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|cout " "Node \"inst03\|inst02\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|cin " "Node \"inst03\|inst02\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|combout " "Node \"inst03\|inst02\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|dataa " "Node \"inst03\|inst02\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|combout " "Node \"inst03\|inst02\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|datac " "Node \"inst03\|inst02\|char_index\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|combout " "Node \"inst03\|inst02\|char_index\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|datac " "Node \"inst03\|inst02\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|combout " "Node \"inst03\|inst02\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|dataa " "Node \"inst03\|inst02\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|datab " "Node \"inst03\|inst02\|char_index~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|combout " "Node \"inst03\|inst02\|char_index~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|datab " "Node \"inst03\|inst02\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|combout " "Node \"inst03\|inst02\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datab " "Node \"inst03\|inst02\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|dataa " "Node \"inst03\|inst02\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|datab " "Node \"inst03\|inst02\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|combout " "Node \"inst03\|inst02\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|dataa " "Node \"inst03\|inst02\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datac " "Node \"inst03\|inst02\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|datac " "Node \"inst03\|inst02\|char_index~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|combout " "Node \"inst03\|inst02\|char_index~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|datab " "Node \"inst03\|inst02\|char_index~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|datad " "Node \"inst03\|inst02\|Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|datad " "Node \"inst03\|inst02\|char_index~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|dataa " "Node \"inst03\|inst02\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|combout " "Node \"inst03\|inst02\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|datab " "Node \"inst03\|inst02\|char_index\[1\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datad " "Node \"inst03\|inst02\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|datad " "Node \"inst03\|inst02\|char_index\[1\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|datab " "Node \"inst03\|inst02\|Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062283961 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 129 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 134 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 6 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1723062283961 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1723062283965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1723062283965 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723062283965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723062283971 ""}  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723062283971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "Automatically promoted node Entrada:inst01\|ClockDivider:inst01\|clock500Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723062283972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Entrada:inst01\|ClockDivider:inst01\|clock500Hz~0 " "Destination node Entrada:inst01\|ClockDivider:inst01\|clock500Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723062283972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Destination node E~output" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Arquitetura.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723062283972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723062283972 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/ClockDivider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723062283972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723062284117 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723062284118 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723062284119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723062284129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1723062284129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723062284129 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723062284149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723062284151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723062285535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723062285603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723062285630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723062288903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723062288904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723062289034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y49 X10_Y60 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/projeto01/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y49 to location X10_Y60"} { { 12 { 0 ""} 0 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723062290934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723062290934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723062291401 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723062291401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723062291405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723062291488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723062291494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723062291635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723062291635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723062291755 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723062291976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723062292198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5842 " "Peak virtual memory: 5842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062292360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:24:52 2024 " "Processing ended: Wed Aug 07 17:24:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062292360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062292360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062292360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723062292360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723062293183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062293186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:24:53 2024 " "Processing started: Wed Aug 07 17:24:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062293186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723062293186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723062293186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723062295018 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723062295088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062295282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:24:55 2024 " "Processing ended: Wed Aug 07 17:24:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062295282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062295282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062295282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723062295282 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723062295855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723062296189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062296192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:24:56 2024 " "Processing started: Wed Aug 07 17:24:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062296192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto01 -c projeto01 " "Command: quartus_sta projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296192 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1723062296254 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto01.sdc " "Synopsys Design Constraints File file not found: 'projeto01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296644 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock500Hz Entrada:inst01\|ClockDivider:inst01\|clock500Hz " "create_clock -period 1.000 -name Entrada:inst01\|ClockDivider:inst01\|clock500Hz Entrada:inst01\|ClockDivider:inst01\|clock500Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723062296644 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296644 ""}
{ "Warning" "WSTA_SCC_LOOP" "36 " "Found combinational loop of 36 nodes" { { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|datab " "Node \"inst03\|inst02\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|cout " "Node \"inst03\|inst02\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|cin " "Node \"inst03\|inst02\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|combout " "Node \"inst03\|inst02\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|dataa " "Node \"inst03\|inst02\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|cout " "Node \"inst03\|inst02\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|cin " "Node \"inst03\|inst02\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|combout " "Node \"inst03\|inst02\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|dataa " "Node \"inst03\|inst02\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|cout " "Node \"inst03\|inst02\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|cin " "Node \"inst03\|inst02\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|combout " "Node \"inst03\|inst02\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|dataa " "Node \"inst03\|inst02\|Selector10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|combout " "Node \"inst03\|inst02\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~6\|dataa " "Node \"inst03\|inst02\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datad " "Node \"inst03\|inst02\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|combout " "Node \"inst03\|inst02\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|datab " "Node \"inst03\|inst02\|char_index~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|combout " "Node \"inst03\|inst02\|char_index~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~11\|datac " "Node \"inst03\|inst02\|char_index~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|datac " "Node \"inst03\|inst02\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|datac " "Node \"inst03\|inst02\|char_index~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|combout " "Node \"inst03\|inst02\|char_index~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~4\|datab " "Node \"inst03\|inst02\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~2\|datab " "Node \"inst03\|inst02\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|datac " "Node \"inst03\|inst02\|char_index\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|combout " "Node \"inst03\|inst02\|char_index\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|dataa " "Node \"inst03\|inst02\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Add0~0\|combout " "Node \"inst03\|inst02\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|dataa " "Node \"inst03\|inst02\|char_index\[1\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datab " "Node \"inst03\|inst02\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Selector10~0\|datab " "Node \"inst03\|inst02\|Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index~10\|datab " "Node \"inst03\|inst02\|char_index~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|char_index\[1\]~12\|datab " "Node \"inst03\|inst02\|char_index\[1\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|dataa " "Node \"inst03\|inst02\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""} { "Warning" "WSTA_SCC_NODE" "inst03\|inst02\|Equal1~0\|datac " "Node \"inst03\|inst02\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1723062296644 ""}  } { { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 129 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 42 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 134 -1 0 } } { "DisplayControlUnit.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/DisplayControlUnit.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296644 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296648 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1723062296648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723062296654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723062296661 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.468 " "Worst-case setup slack is -7.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.468             -20.696 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -7.468             -20.696 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -25.755 clock  " "   -3.565             -25.755 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.431               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clock  " "    0.654               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 clock  " "   -3.000             -24.845 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -16.705 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723062296690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296874 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723062296876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.635 " "Worst-case setup slack is -6.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.635             -18.198 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -6.635             -18.198 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.204             -21.587 clock  " "   -3.204             -21.587 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.390               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 clock  " "    0.597               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.845 clock  " "   -3.000             -24.845 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.285             -16.705 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296886 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1723062296912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1723062296962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.050 " "Worst-case setup slack is -3.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.050              -8.187 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -3.050              -8.187 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -4.852 clock  " "   -1.324              -4.852 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "    0.193               0.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clock  " "    0.298               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.037 clock  " "   -3.000             -21.037 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz  " "   -1.000             -13.000 Entrada:inst01\|ClockDivider:inst01\|clock500Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723062296975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062296975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062297228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062297229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062297268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:24:57 2024 " "Processing ended: Wed Aug 07 17:24:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062297268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062297268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062297268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062297268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1723062298103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062298106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:24:58 2024 " "Processing started: Wed Aug 07 17:24:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062298106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723062298106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723062298106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_85c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_85c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_0c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_0c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_min_1200mv_0c_fast.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_min_1200mv_0c_fast.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01.vo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298462 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_85c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_7_1200mv_0c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_min_1200mv_0c_v_fast.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto01_v.sdo C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/ simulation " "Generated file projeto01_v.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/projeto01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723062298515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062298542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:24:58 2024 " "Processing ended: Wed Aug 07 17:24:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062298542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062298542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062298542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723062298542 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723062299135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723062306627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723062306630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:25:06 2024 " "Processing started: Wed Aug 07 17:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723062306630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723062306630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp projeto01 -c projeto01 --netlist_type=sgate " "Command: quartus_npp projeto01 -c projeto01 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723062306631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723062306749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 17:25:06 2024 " "Processing ended: Wed Aug 07 17:25:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723062306749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723062306749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723062306749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1723062306749 ""}
