\BOOKMARK [1][-]{section.1}{Introduction}{}
\BOOKMARK [2][-]{subsection.1.1}{Model}{section.1}
\BOOKMARK [2][-]{subsection.1.2}{Dual Rail Logic and Fan-out Gates}{section.1}
\BOOKMARK [2][-]{subsection.1.3}{Contributions}{section.1}
\BOOKMARK [1][-]{section.2}{Related Work}{}
\BOOKMARK [2][-]{subsection.2.1}{Collision-based computing}{section.2}
\BOOKMARK [2][-]{subsection.2.2}{Sliding-block puzzles}{section.2}
\BOOKMARK [1][-]{section.3}{Theory}{}
\BOOKMARK [1][-]{section.4}{Device and gate design}{}
\BOOKMARK [2][-]{subsection.4.1}{Choosing a clock signal}{section.4}
\BOOKMARK [2][-]{subsection.4.2}{A fan-out gate}{section.4}
\BOOKMARK [2][-]{subsection.4.3}{Data Storage}{section.4}
\BOOKMARK [2][-]{subsection.4.4}{A binary counter}{section.4}
\BOOKMARK [2][-]{subsection.4.5}{Scaling issues}{section.4}
\BOOKMARK [2][-]{subsection.4.6}{Optimal Wiring schemes}{section.4}
\BOOKMARK [1][-]{section.5}{Conclusion}{}
\BOOKMARK [1][-]{section*.1}{References}{}
