<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="out_r[31]"/>
        <net name="out_r[30]"/>
        <net name="out_r[29]"/>
        <net name="out_r[28]"/>
        <net name="out_r[27]"/>
        <net name="out_r[26]"/>
        <net name="out_r[25]"/>
        <net name="out_r[24]"/>
        <net name="out_r[23]"/>
        <net name="out_r[22]"/>
        <net name="out_r[21]"/>
        <net name="out_r[20]"/>
        <net name="out_r[19]"/>
        <net name="out_r[18]"/>
        <net name="out_r[17]"/>
        <net name="out_r[16]"/>
        <net name="out_r[15]"/>
        <net name="out_r[14]"/>
        <net name="out_r[13]"/>
        <net name="out_r[12]"/>
        <net name="out_r[11]"/>
        <net name="out_r[10]"/>
        <net name="out_r[9]"/>
        <net name="out_r[8]"/>
        <net name="out_r[7]"/>
        <net name="out_r[6]"/>
        <net name="out_r[5]"/>
        <net name="out_r[4]"/>
        <net name="out_r[3]"/>
        <net name="out_r[2]"/>
        <net name="out_r[1]"/>
        <net name="out_r[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="out_i[31]"/>
        <net name="out_i[30]"/>
        <net name="out_i[29]"/>
        <net name="out_i[28]"/>
        <net name="out_i[27]"/>
        <net name="out_i[26]"/>
        <net name="out_i[25]"/>
        <net name="out_i[24]"/>
        <net name="out_i[23]"/>
        <net name="out_i[22]"/>
        <net name="out_i[21]"/>
        <net name="out_i[20]"/>
        <net name="out_i[19]"/>
        <net name="out_i[18]"/>
        <net name="out_i[17]"/>
        <net name="out_i[16]"/>
        <net name="out_i[15]"/>
        <net name="out_i[14]"/>
        <net name="out_i[13]"/>
        <net name="out_i[12]"/>
        <net name="out_i[11]"/>
        <net name="out_i[10]"/>
        <net name="out_i[9]"/>
        <net name="out_i[8]"/>
        <net name="out_i[7]"/>
        <net name="out_i[6]"/>
        <net name="out_i[5]"/>
        <net name="out_i[4]"/>
        <net name="out_i[3]"/>
        <net name="out_i[2]"/>
        <net name="out_i[1]"/>
        <net name="out_i[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="xr[7]"/>
        <net name="xr[6]"/>
        <net name="xr[5]"/>
        <net name="xr[4]"/>
        <net name="xr[3]"/>
        <net name="xr[2]"/>
        <net name="xr[1]"/>
        <net name="xr[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="xi[7]"/>
        <net name="xi[6]"/>
        <net name="xi[5]"/>
        <net name="xi[4]"/>
        <net name="xi[3]"/>
        <net name="xi[2]"/>
        <net name="xi[1]"/>
        <net name="xi[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="ar[31]"/>
        <net name="ar[30]"/>
        <net name="ar[29]"/>
        <net name="ar[28]"/>
        <net name="ar[27]"/>
        <net name="ar[26]"/>
        <net name="ar[25]"/>
        <net name="ar[24]"/>
        <net name="ar[23]"/>
        <net name="ar[22]"/>
        <net name="ar[21]"/>
        <net name="ar[20]"/>
        <net name="ar[19]"/>
        <net name="ar[18]"/>
        <net name="ar[17]"/>
        <net name="ar[16]"/>
        <net name="ar[15]"/>
        <net name="ar[14]"/>
        <net name="ar[13]"/>
        <net name="ar[12]"/>
        <net name="ar[11]"/>
        <net name="ar[10]"/>
        <net name="ar[9]"/>
        <net name="ar[8]"/>
        <net name="ar[7]"/>
        <net name="ar[6]"/>
        <net name="ar[5]"/>
        <net name="ar[4]"/>
        <net name="ar[3]"/>
        <net name="ar[2]"/>
        <net name="ar[1]"/>
        <net name="ar[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="cm"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="ai[31]"/>
        <net name="ai[30]"/>
        <net name="ai[29]"/>
        <net name="ai[28]"/>
        <net name="ai[27]"/>
        <net name="ai[26]"/>
        <net name="ai[25]"/>
        <net name="ai[24]"/>
        <net name="ai[23]"/>
        <net name="ai[22]"/>
        <net name="ai[21]"/>
        <net name="ai[20]"/>
        <net name="ai[19]"/>
        <net name="ai[18]"/>
        <net name="ai[17]"/>
        <net name="ai[16]"/>
        <net name="ai[15]"/>
        <net name="ai[14]"/>
        <net name="ai[13]"/>
        <net name="ai[12]"/>
        <net name="ai[11]"/>
        <net name="ai[10]"/>
        <net name="ai[9]"/>
        <net name="ai[8]"/>
        <net name="ai[7]"/>
        <net name="ai[6]"/>
        <net name="ai[5]"/>
        <net name="ai[4]"/>
        <net name="ai[3]"/>
        <net name="ai[2]"/>
        <net name="ai[1]"/>
        <net name="ai[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
