INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/WriteBack_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WriteBack_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WriteBack_stagetb
