verilog xil_defaultlib --include "../../../../Lab05.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Lab05.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../Lab05.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_0_1/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/system/ipshared/17dc/src/lab3_user_logic.v" \
"../../../bd/system/ipshared/17dc/hdl/led_IP_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/17dc/hdl/led_IP_v1_0.v" \
"../../../bd/system/ip/system_led_IP_0_2/sim/system_led_IP_0_2.v" \
"../../../bd/system/ip/system_auto_pc_3_1/sim/system_auto_pc_3.v" \
"../../../bd/system/ip/system_auto_pc_0_1/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_2_1/sim/system_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
