

================================================================
== Vitis HLS Report for 'kernel_bicg'
================================================================
* Date:           Thu Dec 12 20:12:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_bicg
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.944 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1284957|  1284957|  5.140 ms|  5.140 ms|  1284958|  1284958|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_bicg_Pipeline_L2_fu_1374        |kernel_bicg_Pipeline_L2        |      198|      198|   0.792 us|   0.792 us|    198|    198|       no|
        |grp_kernel_bicg_Pipeline_L21_fu_1411       |kernel_bicg_Pipeline_L21       |       29|       29|   0.116 us|   0.116 us|     29|     29|       no|
        |grp_kernel_bicg_Pipeline_L22_fu_1434       |kernel_bicg_Pipeline_L22       |       29|       29|   0.116 us|   0.116 us|     29|     29|       no|
        |grp_kernel_bicg_Pipeline_L23_fu_1457       |kernel_bicg_Pipeline_L23       |    79954|    79954|   0.320 ms|   0.320 ms|  79954|  79954|       no|
        |grp_kernel_bicg_Pipeline_L25_fu_1494       |kernel_bicg_Pipeline_L25       |      198|      198|   0.792 us|   0.792 us|    198|    198|       no|
        |grp_kernel_bicg_Pipeline_merlinL4_fu_1531  |kernel_bicg_Pipeline_merlinL4  |       15|       15|  60.000 ns|  60.000 ns|     15|     15|       no|
        |grp_kernel_bicg_Pipeline_L24_fu_1565       |kernel_bicg_Pipeline_L24       |    79954|    79954|   0.320 ms|   0.320 ms|  79954|  79954|       no|
        |grp_kernel_bicg_Pipeline_merlinL1_fu_1602  |kernel_bicg_Pipeline_merlinL1  |     2737|     2737|  10.948 us|  10.948 us|   2737|   2737|       no|
        |grp_kernel_bicg_Pipeline_L3_fu_1729        |kernel_bicg_Pipeline_L3        |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_bicg_Pipeline_L36_fu_1752       |kernel_bicg_Pipeline_L36       |      198|      198|   0.792 us|   0.792 us|    198|    198|       no|
        +-------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL2  |  1124630|  1124630|      2743|          -|          -|   410|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       76|     7|    19294|    14449|    0|
|Memory               |      960|     -|     2944|     3036|    0|
|Multiplexer          |        -|     -|        -|     9617|    -|
|Register             |        -|     -|     1258|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1036|     7|    23496|    27239|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       71|    ~0|        2|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       23|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                        |        0|   0|   386|   680|    0|
    |grp_kernel_bicg_Pipeline_L2_fu_1374        |kernel_bicg_Pipeline_L2              |        0|   0|   152|   320|    0|
    |grp_kernel_bicg_Pipeline_L21_fu_1411       |kernel_bicg_Pipeline_L21             |        0|   0|   533|    85|    0|
    |grp_kernel_bicg_Pipeline_L22_fu_1434       |kernel_bicg_Pipeline_L22             |        0|   0|   533|    85|    0|
    |grp_kernel_bicg_Pipeline_L23_fu_1457       |kernel_bicg_Pipeline_L23             |        0|   1|   547|   566|    0|
    |grp_kernel_bicg_Pipeline_L24_fu_1565       |kernel_bicg_Pipeline_L24             |        0|   1|   547|   566|    0|
    |grp_kernel_bicg_Pipeline_L25_fu_1494       |kernel_bicg_Pipeline_L25             |        0|   0|   152|   320|    0|
    |grp_kernel_bicg_Pipeline_L3_fu_1729        |kernel_bicg_Pipeline_L3              |        0|   0|   522|    73|    0|
    |grp_kernel_bicg_Pipeline_L36_fu_1752       |kernel_bicg_Pipeline_L36             |        0|   0|   210|   566|    0|
    |grp_kernel_bicg_Pipeline_merlinL1_fu_1602  |kernel_bicg_Pipeline_merlinL1        |        0|   5|  5727|  2633|    0|
    |grp_kernel_bicg_Pipeline_merlinL4_fu_1531  |kernel_bicg_Pipeline_merlinL4        |        0|   0|     6|    51|    0|
    |merlin_gmem_kernel_bicg_512_0_m_axi_U      |merlin_gmem_kernel_bicg_512_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_bicg_512_q_m_axi_U      |merlin_gmem_kernel_bicg_512_q_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_bicg_64_0_m_axi_U       |merlin_gmem_kernel_bicg_64_0_m_axi   |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_bicg_64_1_m_axi_U       |merlin_gmem_kernel_bicg_64_1_m_axi   |        4|   0|   878|   966|    0|
    |merlin_gmem_kernel_bicg_64_s_m_axi_U       |merlin_gmem_kernel_bicg_64_s_m_axi   |        4|   0|   878|   966|    0|
    |sparsemux_33_4_32_1_1_U378                 |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                      |                                     |       76|   7| 19294| 14449|    0|
    +-------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_6_1_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_30_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_31_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_32_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_33_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_34_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_35_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_36_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_37_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_38_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_39_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_40_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_41_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_42_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_43_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_44_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_45_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_46_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_47_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_48_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_49_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_50_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_51_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_52_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_53_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_54_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_55_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_56_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_57_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_1_buf_58_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_U     |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_30_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_31_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_32_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_33_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_34_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_35_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_36_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_37_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_38_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_39_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_40_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_41_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_42_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_43_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_44_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_45_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_46_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_47_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_48_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_49_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_50_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_51_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_52_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_53_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_54_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_55_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_56_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_57_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |A_6_0_buf_58_U  |A_6_1_buf_RAM_AUTO_1R1W  |       16|   0|   0|    0|  5330|   32|     1|       170560|
    |p_6_0_buf_U     |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_30_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_31_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_32_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_33_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_34_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_35_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_36_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_37_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_38_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_39_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_40_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_41_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_42_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_43_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_44_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_45_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_46_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_47_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_48_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_49_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_50_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_51_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_52_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_53_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_54_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_55_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_56_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_57_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |p_6_0_buf_58_U  |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_U         |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_30_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_31_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_32_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_33_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_34_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_35_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_36_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_37_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_38_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_39_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_40_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_41_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_42_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_43_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_44_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_45_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_46_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_47_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_48_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_49_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_50_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_51_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_52_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_53_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_54_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_55_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_56_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_57_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |s_buf_58_U      |p_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    13|   32|     1|          416|
    |r_6_0_buf_U     |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_16_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_17_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_18_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_19_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_20_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_21_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_22_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_23_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_24_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_25_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_26_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_27_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_28_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_29_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |r_6_0_buf_30_U  |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_U         |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_16_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_17_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_18_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_19_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_20_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_21_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_22_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_23_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_24_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_25_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_26_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_27_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_28_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_29_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    |q_buf_30_U      |r_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    26|   32|     1|          832|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                         |      960|2944|3036|    0|321412| 4864|   152|     10285184|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln132_1_fu_1905_p2             |         +|   0|  0|  20|          13|           4|
    |add_ln132_fu_1917_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_1957_p2                |         +|   0|  0|  71|          64|          11|
    |icmp_ln132_fu_1911_p2              |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state154_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state156_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state224                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 137|         102|          31|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_6_0_buf_30_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_30_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_30_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_31_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_31_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_31_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_32_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_32_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_32_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_33_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_33_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_33_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_34_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_34_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_34_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_35_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_35_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_35_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_36_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_36_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_36_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_37_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_37_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_37_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_38_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_38_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_38_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_39_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_39_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_39_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_40_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_40_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_40_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_41_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_41_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_41_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_42_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_42_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_42_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_43_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_43_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_43_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_44_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_44_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_44_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_45_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_45_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_45_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_46_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_46_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_46_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_47_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_47_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_47_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_48_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_48_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_48_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_49_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_49_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_49_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_50_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_50_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_50_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_51_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_51_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_51_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_52_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_52_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_52_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_53_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_53_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_53_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_54_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_54_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_54_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_55_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_55_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_55_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_56_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_56_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_56_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_57_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_57_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_57_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_58_address0                   |    14|          3|   13|         39|
    |A_6_0_buf_58_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_58_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_address0                      |    14|          3|   13|         39|
    |A_6_0_buf_ce0                           |    14|          3|    1|          3|
    |A_6_0_buf_we0                           |     9|          2|    1|          2|
    |A_6_1_buf_30_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_30_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_30_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_31_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_31_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_31_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_32_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_32_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_32_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_33_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_33_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_33_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_34_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_34_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_34_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_35_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_35_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_35_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_36_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_36_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_36_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_37_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_37_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_37_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_38_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_38_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_38_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_39_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_39_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_39_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_40_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_40_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_40_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_41_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_41_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_41_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_42_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_42_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_42_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_43_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_43_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_43_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_44_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_44_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_44_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_45_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_45_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_45_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_46_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_46_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_46_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_47_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_47_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_47_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_48_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_48_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_48_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_49_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_49_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_49_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_50_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_50_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_50_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_51_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_51_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_51_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_52_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_52_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_52_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_53_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_53_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_53_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_54_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_54_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_54_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_55_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_55_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_55_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_56_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_56_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_56_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_57_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_57_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_57_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_58_address0                   |    14|          3|   13|         39|
    |A_6_1_buf_58_ce0                        |    14|          3|    1|          3|
    |A_6_1_buf_58_we0                        |     9|          2|    1|          2|
    |A_6_1_buf_address0                      |    14|          3|   13|         39|
    |A_6_1_buf_ce0                           |    14|          3|    1|          3|
    |A_6_1_buf_we0                           |     9|          2|    1|          2|
    |ap_NS_fsm                               |  1211|        228|    1|        228|
    |ap_done                                 |     9|          2|    1|          2|
    |i_11_fu_208                             |     9|          2|    9|         18|
    |merlin_gmem_kernel_bicg_512_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_512_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_q_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_512_q_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_AWADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_bicg_512_q_AWLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_bicg_512_q_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_WDATA     |    14|          3|  512|       1536|
    |merlin_gmem_kernel_bicg_512_q_WSTRB     |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_512_q_WVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_512_q_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_512_q_blk_n_W   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_0_ARADDR     |    26|          5|   64|        320|
    |merlin_gmem_kernel_bicg_64_0_ARLEN      |    20|          4|   32|        128|
    |merlin_gmem_kernel_bicg_64_0_ARVALID    |    20|          4|    1|          4|
    |merlin_gmem_kernel_bicg_64_0_RREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_64_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_1_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_64_1_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_64_1_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_64_1_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_1_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_s_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_64_s_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_64_s_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_64_s_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_bicg_64_s_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_bicg_64_s_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_64_s_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_bicg_64_s_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_s_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_s_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_s_blk_n_AW   |     9|          2|    1|          2|
    |merlin_gmem_kernel_bicg_64_s_blk_n_B    |     9|          2|    1|          2|
    |p_6_0_buf_30_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_30_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_30_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_31_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_31_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_31_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_32_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_32_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_32_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_33_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_33_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_33_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_34_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_34_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_34_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_35_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_35_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_35_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_36_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_36_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_36_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_37_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_37_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_37_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_38_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_38_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_38_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_39_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_39_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_39_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_40_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_40_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_40_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_41_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_41_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_41_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_42_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_42_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_42_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_43_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_43_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_43_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_44_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_44_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_44_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_45_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_45_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_45_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_46_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_46_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_46_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_47_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_47_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_47_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_48_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_48_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_48_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_49_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_49_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_49_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_50_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_50_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_50_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_51_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_51_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_51_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_52_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_52_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_52_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_53_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_53_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_53_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_54_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_54_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_54_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_55_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_55_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_55_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_56_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_56_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_56_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_57_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_57_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_57_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_58_address0                   |    14|          3|    4|         12|
    |p_6_0_buf_58_ce0                        |    14|          3|    1|          3|
    |p_6_0_buf_58_we0                        |     9|          2|    1|          2|
    |p_6_0_buf_address0                      |    14|          3|    4|         12|
    |p_6_0_buf_ce0                           |    14|          3|    1|          3|
    |p_6_0_buf_we0                           |     9|          2|    1|          2|
    |phi_mul_fu_204                          |     9|          2|   13|         26|
    |q_buf_16_address0                       |    26|          5|    5|         25|
    |q_buf_16_ce0                            |    20|          4|    1|          4|
    |q_buf_16_d0                             |    14|          3|   32|         96|
    |q_buf_16_we0                            |    14|          3|    1|          3|
    |q_buf_17_address0                       |    26|          5|    5|         25|
    |q_buf_17_ce0                            |    20|          4|    1|          4|
    |q_buf_17_d0                             |    14|          3|   32|         96|
    |q_buf_17_we0                            |    14|          3|    1|          3|
    |q_buf_18_address0                       |    26|          5|    5|         25|
    |q_buf_18_ce0                            |    20|          4|    1|          4|
    |q_buf_18_d0                             |    14|          3|   32|         96|
    |q_buf_18_we0                            |    14|          3|    1|          3|
    |q_buf_19_address0                       |    26|          5|    5|         25|
    |q_buf_19_ce0                            |    20|          4|    1|          4|
    |q_buf_19_d0                             |    14|          3|   32|         96|
    |q_buf_19_we0                            |    14|          3|    1|          3|
    |q_buf_20_address0                       |    26|          5|    5|         25|
    |q_buf_20_ce0                            |    20|          4|    1|          4|
    |q_buf_20_d0                             |    14|          3|   32|         96|
    |q_buf_20_we0                            |    14|          3|    1|          3|
    |q_buf_21_address0                       |    26|          5|    5|         25|
    |q_buf_21_ce0                            |    20|          4|    1|          4|
    |q_buf_21_d0                             |    14|          3|   32|         96|
    |q_buf_21_we0                            |    14|          3|    1|          3|
    |q_buf_22_address0                       |    26|          5|    5|         25|
    |q_buf_22_ce0                            |    20|          4|    1|          4|
    |q_buf_22_d0                             |    14|          3|   32|         96|
    |q_buf_22_we0                            |    14|          3|    1|          3|
    |q_buf_23_address0                       |    26|          5|    5|         25|
    |q_buf_23_ce0                            |    20|          4|    1|          4|
    |q_buf_23_d0                             |    14|          3|   32|         96|
    |q_buf_23_we0                            |    14|          3|    1|          3|
    |q_buf_24_address0                       |    26|          5|    5|         25|
    |q_buf_24_ce0                            |    20|          4|    1|          4|
    |q_buf_24_d0                             |    14|          3|   32|         96|
    |q_buf_24_we0                            |    14|          3|    1|          3|
    |q_buf_25_address0                       |    20|          4|    5|         20|
    |q_buf_25_ce0                            |    20|          4|    1|          4|
    |q_buf_25_d0                             |    14|          3|   32|         96|
    |q_buf_25_we0                            |    14|          3|    1|          3|
    |q_buf_26_address0                       |    20|          4|    5|         20|
    |q_buf_26_ce0                            |    20|          4|    1|          4|
    |q_buf_26_d0                             |    14|          3|   32|         96|
    |q_buf_26_we0                            |    14|          3|    1|          3|
    |q_buf_27_address0                       |    20|          4|    5|         20|
    |q_buf_27_ce0                            |    20|          4|    1|          4|
    |q_buf_27_d0                             |    14|          3|   32|         96|
    |q_buf_27_we0                            |    14|          3|    1|          3|
    |q_buf_28_address0                       |    20|          4|    5|         20|
    |q_buf_28_ce0                            |    20|          4|    1|          4|
    |q_buf_28_d0                             |    14|          3|   32|         96|
    |q_buf_28_we0                            |    14|          3|    1|          3|
    |q_buf_29_address0                       |    20|          4|    5|         20|
    |q_buf_29_ce0                            |    20|          4|    1|          4|
    |q_buf_29_d0                             |    14|          3|   32|         96|
    |q_buf_29_we0                            |    14|          3|    1|          3|
    |q_buf_30_address0                       |    20|          4|    5|         20|
    |q_buf_30_ce0                            |    20|          4|    1|          4|
    |q_buf_30_d0                             |    14|          3|   32|         96|
    |q_buf_30_we0                            |    14|          3|    1|          3|
    |q_buf_address0                          |    26|          5|    5|         25|
    |q_buf_ce0                               |    20|          4|    1|          4|
    |q_buf_d0                                |    14|          3|   32|         96|
    |q_buf_we0                               |    14|          3|    1|          3|
    |r_6_0_buf_16_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_16_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_16_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_17_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_17_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_17_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_18_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_18_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_18_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_19_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_19_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_19_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_20_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_20_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_20_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_21_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_21_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_21_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_22_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_22_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_22_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_23_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_23_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_23_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_24_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_24_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_24_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_25_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_25_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_25_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_26_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_26_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_26_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_27_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_27_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_27_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_28_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_28_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_28_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_29_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_29_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_29_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_30_address0                   |    14|          3|    5|         15|
    |r_6_0_buf_30_ce0                        |    14|          3|    1|          3|
    |r_6_0_buf_30_we0                        |     9|          2|    1|          2|
    |r_6_0_buf_address0                      |    14|          3|    5|         15|
    |r_6_0_buf_ce0                           |    14|          3|    1|          3|
    |r_6_0_buf_we0                           |     9|          2|    1|          2|
    |s_buf_30_address0                       |    26|          5|    4|         20|
    |s_buf_30_ce0                            |    26|          5|    1|          5|
    |s_buf_30_d0                             |    20|          4|   32|        128|
    |s_buf_30_we0                            |    20|          4|    1|          4|
    |s_buf_31_address0                       |    26|          5|    4|         20|
    |s_buf_31_ce0                            |    26|          5|    1|          5|
    |s_buf_31_d0                             |    20|          4|   32|        128|
    |s_buf_31_we0                            |    20|          4|    1|          4|
    |s_buf_32_address0                       |    26|          5|    4|         20|
    |s_buf_32_ce0                            |    26|          5|    1|          5|
    |s_buf_32_d0                             |    20|          4|   32|        128|
    |s_buf_32_we0                            |    20|          4|    1|          4|
    |s_buf_33_address0                       |    26|          5|    4|         20|
    |s_buf_33_ce0                            |    26|          5|    1|          5|
    |s_buf_33_d0                             |    20|          4|   32|        128|
    |s_buf_33_we0                            |    20|          4|    1|          4|
    |s_buf_34_address0                       |    26|          5|    4|         20|
    |s_buf_34_ce0                            |    26|          5|    1|          5|
    |s_buf_34_d0                             |    20|          4|   32|        128|
    |s_buf_34_we0                            |    20|          4|    1|          4|
    |s_buf_35_address0                       |    26|          5|    4|         20|
    |s_buf_35_ce0                            |    26|          5|    1|          5|
    |s_buf_35_d0                             |    20|          4|   32|        128|
    |s_buf_35_we0                            |    20|          4|    1|          4|
    |s_buf_36_address0                       |    26|          5|    4|         20|
    |s_buf_36_ce0                            |    26|          5|    1|          5|
    |s_buf_36_d0                             |    20|          4|   32|        128|
    |s_buf_36_we0                            |    20|          4|    1|          4|
    |s_buf_37_address0                       |    26|          5|    4|         20|
    |s_buf_37_ce0                            |    26|          5|    1|          5|
    |s_buf_37_d0                             |    20|          4|   32|        128|
    |s_buf_37_we0                            |    20|          4|    1|          4|
    |s_buf_38_address0                       |    26|          5|    4|         20|
    |s_buf_38_ce0                            |    26|          5|    1|          5|
    |s_buf_38_d0                             |    20|          4|   32|        128|
    |s_buf_38_we0                            |    20|          4|    1|          4|
    |s_buf_39_address0                       |    26|          5|    4|         20|
    |s_buf_39_ce0                            |    26|          5|    1|          5|
    |s_buf_39_d0                             |    20|          4|   32|        128|
    |s_buf_39_we0                            |    20|          4|    1|          4|
    |s_buf_40_address0                       |    26|          5|    4|         20|
    |s_buf_40_ce0                            |    26|          5|    1|          5|
    |s_buf_40_d0                             |    20|          4|   32|        128|
    |s_buf_40_we0                            |    20|          4|    1|          4|
    |s_buf_41_address0                       |    26|          5|    4|         20|
    |s_buf_41_ce0                            |    26|          5|    1|          5|
    |s_buf_41_d0                             |    20|          4|   32|        128|
    |s_buf_41_we0                            |    20|          4|    1|          4|
    |s_buf_42_address0                       |    26|          5|    4|         20|
    |s_buf_42_ce0                            |    26|          5|    1|          5|
    |s_buf_42_d0                             |    20|          4|   32|        128|
    |s_buf_42_we0                            |    20|          4|    1|          4|
    |s_buf_43_address0                       |    26|          5|    4|         20|
    |s_buf_43_ce0                            |    26|          5|    1|          5|
    |s_buf_43_d0                             |    20|          4|   32|        128|
    |s_buf_43_we0                            |    20|          4|    1|          4|
    |s_buf_44_address0                       |    26|          5|    4|         20|
    |s_buf_44_ce0                            |    26|          5|    1|          5|
    |s_buf_44_d0                             |    20|          4|   32|        128|
    |s_buf_44_we0                            |    20|          4|    1|          4|
    |s_buf_45_address0                       |    26|          5|    4|         20|
    |s_buf_45_ce0                            |    26|          5|    1|          5|
    |s_buf_45_d0                             |    20|          4|   32|        128|
    |s_buf_45_we0                            |    20|          4|    1|          4|
    |s_buf_46_address0                       |    26|          5|    4|         20|
    |s_buf_46_ce0                            |    26|          5|    1|          5|
    |s_buf_46_d0                             |    20|          4|   32|        128|
    |s_buf_46_we0                            |    20|          4|    1|          4|
    |s_buf_47_address0                       |    26|          5|    4|         20|
    |s_buf_47_ce0                            |    26|          5|    1|          5|
    |s_buf_47_d0                             |    20|          4|   32|        128|
    |s_buf_47_we0                            |    20|          4|    1|          4|
    |s_buf_48_address0                       |    26|          5|    4|         20|
    |s_buf_48_ce0                            |    26|          5|    1|          5|
    |s_buf_48_d0                             |    20|          4|   32|        128|
    |s_buf_48_we0                            |    20|          4|    1|          4|
    |s_buf_49_address0                       |    26|          5|    4|         20|
    |s_buf_49_ce0                            |    26|          5|    1|          5|
    |s_buf_49_d0                             |    20|          4|   32|        128|
    |s_buf_49_we0                            |    20|          4|    1|          4|
    |s_buf_50_address0                       |    26|          5|    4|         20|
    |s_buf_50_ce0                            |    26|          5|    1|          5|
    |s_buf_50_d0                             |    20|          4|   32|        128|
    |s_buf_50_we0                            |    20|          4|    1|          4|
    |s_buf_51_address0                       |    26|          5|    4|         20|
    |s_buf_51_ce0                            |    26|          5|    1|          5|
    |s_buf_51_d0                             |    20|          4|   32|        128|
    |s_buf_51_we0                            |    20|          4|    1|          4|
    |s_buf_52_address0                       |    26|          5|    4|         20|
    |s_buf_52_ce0                            |    26|          5|    1|          5|
    |s_buf_52_d0                             |    20|          4|   32|        128|
    |s_buf_52_we0                            |    20|          4|    1|          4|
    |s_buf_53_address0                       |    26|          5|    4|         20|
    |s_buf_53_ce0                            |    26|          5|    1|          5|
    |s_buf_53_d0                             |    20|          4|   32|        128|
    |s_buf_53_we0                            |    20|          4|    1|          4|
    |s_buf_54_address0                       |    26|          5|    4|         20|
    |s_buf_54_ce0                            |    26|          5|    1|          5|
    |s_buf_54_d0                             |    20|          4|   32|        128|
    |s_buf_54_we0                            |    20|          4|    1|          4|
    |s_buf_55_address0                       |    26|          5|    4|         20|
    |s_buf_55_ce0                            |    26|          5|    1|          5|
    |s_buf_55_d0                             |    20|          4|   32|        128|
    |s_buf_55_we0                            |    20|          4|    1|          4|
    |s_buf_56_address0                       |    26|          5|    4|         20|
    |s_buf_56_ce0                            |    26|          5|    1|          5|
    |s_buf_56_d0                             |    20|          4|   32|        128|
    |s_buf_56_we0                            |    20|          4|    1|          4|
    |s_buf_57_address0                       |    26|          5|    4|         20|
    |s_buf_57_ce0                            |    26|          5|    1|          5|
    |s_buf_57_d0                             |    20|          4|   32|        128|
    |s_buf_57_we0                            |    20|          4|    1|          4|
    |s_buf_58_address0                       |    26|          5|    4|         20|
    |s_buf_58_ce0                            |    26|          5|    1|          5|
    |s_buf_58_d0                             |    20|          4|   32|        128|
    |s_buf_58_we0                            |    20|          4|    1|          4|
    |s_buf_address0                          |    26|          5|    4|         20|
    |s_buf_ce0                               |    26|          5|    1|          5|
    |s_buf_d0                                |    20|          4|   32|        128|
    |s_buf_we0                               |    20|          4|    1|          4|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  9617|       1973| 4254|      14536|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |add_ln132_1_reg_2225                                    |   13|   0|   13|          0|
    |add_ln132_reg_2233                                      |    9|   0|    9|          0|
    |ap_CS_fsm                                               |  227|   0|  227|          0|
    |ap_done_reg                                             |    1|   0|    1|          0|
    |ap_rst_n_inv                                            |    1|   0|    1|          0|
    |ap_rst_reg_1                                            |    1|   0|    1|          0|
    |ap_rst_reg_2                                            |    1|   0|    1|          0|
    |buf_tmp_17_reg_2408                                     |   32|   0|   32|          0|
    |buf_tmp_18_reg_2413                                     |   32|   0|   32|          0|
    |buf_tmp_19_reg_2418                                     |   32|   0|   32|          0|
    |buf_tmp_20_reg_2423                                     |   32|   0|   32|          0|
    |buf_tmp_21_reg_2428                                     |   32|   0|   32|          0|
    |buf_tmp_22_reg_2433                                     |   32|   0|   32|          0|
    |buf_tmp_23_reg_2438                                     |   32|   0|   32|          0|
    |buf_tmp_24_reg_2443                                     |   32|   0|   32|          0|
    |buf_tmp_25_reg_2448                                     |   32|   0|   32|          0|
    |buf_tmp_reg_2403                                        |   32|   0|   32|          0|
    |grp_kernel_bicg_Pipeline_L21_fu_1411_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L22_fu_1434_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L23_fu_1457_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L24_fu_1565_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L25_fu_1494_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L2_fu_1374_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L36_fu_1752_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_L3_fu_1729_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_merlinL1_fu_1602_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_bicg_Pipeline_merlinL4_fu_1531_ap_start_reg  |    1|   0|    1|          0|
    |i_11_fu_208                                             |    9|   0|    9|          0|
    |merlin_gmem_kernel_bicg_512_q_addr_reg_2202             |   64|   0|   64|          0|
    |merlin_gmem_kernel_bicg_64_0_addr_reg_2212              |   64|   0|   64|          0|
    |merlin_gmem_kernel_bicg_64_s_addr_reg_2197              |   64|   0|   64|          0|
    |phi_mul_fu_204                                          |   13|   0|   13|          0|
    |q_read_reg_2153                                         |   64|   0|   64|          0|
    |tmp_reg_2348                                            |   32|   0|   32|          0|
    |trunc_ln132_reg_2238                                    |    4|   0|    4|          0|
    |trunc_ln1376_1_reg_2191                                 |   61|   0|   61|          0|
    |trunc_ln2_reg_2171                                      |   58|   0|   58|          0|
    |trunc_ln3421_1_reg_2178                                 |   58|   0|   58|          0|
    |trunc_ln3_reg_2184                                      |   60|   0|   60|          0|
    |trunc_ln95_s_reg_2343                                   |   58|   0|   58|          0|
    |trunc_ln_reg_2164                                       |   61|   0|   61|          0|
    |zext_ln70_reg_2243                                      |    5|   0|   64|         59|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   | 1258|   0| 1317|         59|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_bicg|  return value|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WDATA      |  out|  128|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WSTRB      |  out|   16|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RDATA      |   in|  128|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WDATA      |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WSTRB      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RDATA      |   in|   64|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_s_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_s|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_q_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_q|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WDATA      |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WSTRB      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RDATA      |   in|   64|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_64_1_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_bicg_64_1|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
|m_axi_merlin_gmem_kernel_bicg_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_bicg_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

