#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 16:26:58 2019
# Process ID: 24323
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1
# Command line: vivado -log Zynq_Design_hls_macc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_Design_hls_macc_0_0.tcl
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/Zynq_Design_hls_macc_0_0.vds
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Zynq_Design_hls_macc_0_0.tcl -notrace
Command: synth_design -top Zynq_Design_hls_macc_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24373 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1258.031 ; gain = 82.996 ; free physical = 370 ; free virtual = 4059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Zynq_Design_hls_macc_0_0' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/synth/Zynq_Design_hls_macc_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_macc_top' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_top.v:9]
	Parameter C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_macc' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:52]
INFO: [Synth 8-638] synthesizing module 'hls_macc_mul_32s_bkb' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:43]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hls_macc_mul_32s_bkb_MulnS_0' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'hls_macc_mul_32s_bkb_MulnS_0' (1#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'hls_macc_mul_32s_bkb' (2#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:180]
INFO: [Synth 8-256] done synthesizing module 'hls_macc' (3#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:12]
INFO: [Synth 8-638] synthesizing module 'hls_macc_HLS_MACC_PERIPH_BUS_if' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_HLS_MACC_PERIPH_BUS_if.v:9]
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_BITS bound to: 6 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_CTRL bound to: 6'b010000 
	Parameter ADDR_A_DATA_0 bound to: 6'b010100 
	Parameter ADDR_B_CTRL bound to: 6'b011000 
	Parameter ADDR_B_DATA_0 bound to: 6'b011100 
	Parameter ADDR_ACCUM_CTRL bound to: 6'b100000 
	Parameter ADDR_ACCUM_DATA_0 bound to: 6'b100100 
	Parameter ADDR_ACCUM_CLR_CTRL bound to: 6'b101000 
	Parameter ADDR_ACCUM_CLR_DATA_0 bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_HLS_MACC_PERIPH_BUS_if.v:228]
INFO: [Synth 8-256] done synthesizing module 'hls_macc_HLS_MACC_PERIPH_BUS_if' (4#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_HLS_MACC_PERIPH_BUS_if.v:9]
INFO: [Synth 8-638] synthesizing module 'hls_macc_ap_rst_if' [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hls_macc_ap_rst_if' (5#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'hls_macc_top' (6#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'Zynq_Design_hls_macc_0_0' (7#1) [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/synth/Zynq_Design_hls_macc_0_0.v:57]
WARNING: [Synth 8-3331] design hls_macc_mul_32s_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1300.562 ; gain = 125.527 ; free physical = 345 ; free virtual = 4035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1300.562 ; gain = 125.527 ; free physical = 397 ; free virtual = 4088
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/constraints/hls_macc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/constraints/hls_macc_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1648.562 ; gain = 0.000 ; free physical = 109 ; free virtual = 3576
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1648.562 ; gain = 473.527 ; free physical = 245 ; free virtual = 3717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1648.562 ; gain = 473.527 ; free physical = 245 ; free virtual = 3717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1648.562 ; gain = 473.527 ; free physical = 246 ; free virtual = 3718
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element acc_reg_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:19 . Memory (MB): peak = 1648.562 ; gain = 473.527 ; free physical = 237 ; free virtual = 3708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hls_macc_mul_32s_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module hls_macc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module hls_macc_HLS_MACC_PERIPH_BUS_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:36]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:27]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:36]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:27]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:35]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc_mul_32s_bkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element hls_macc_U/acc_reg_reg was removed.  [/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ipshared/ac1f/hdl/verilog/hls_macc.v:94]
DSP Report: Generating DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[47]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[46]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[45]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[44]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[43]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[42]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[41]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[40]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[39]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[38]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[37]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[36]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[35]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[34]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[33]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[32]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[31]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[30]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[29]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[28]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[27]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[26]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[25]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[24]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[23]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[22]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[21]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[20]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[19]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[18]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[17]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module hls_macc_top.
WARNING: [Synth 8-3332] Sequential element (hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module hls_macc_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:21 . Memory (MB): peak = 1648.562 ; gain = 473.527 ; free physical = 218 ; free virtual = 3694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_macc_top | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hls_macc_top | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|hls_macc_top | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.562 ; gain = 482.527 ; free physical = 108 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 1681.594 ; gain = 506.559 ; free physical = 125 ; free virtual = 3236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 125 ; free virtual = 3236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_macc_top | hls_macc_U/hls_macc_mul_32s_bkb_U1/hls_macc_mul_32s_bkb_MulnS_0_U/buff4_reg[16] | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    16|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |     2|
|6     |LUT2      |     8|
|7     |LUT3      |   135|
|8     |LUT4      |     7|
|9     |LUT5      |    17|
|10    |LUT6      |    42|
|11    |SRL16E    |    17|
|12    |FDRE      |   248|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------+------+
|      |Instance                               |Module                          |Cells |
+------+---------------------------------------+--------------------------------+------+
|1     |top                                    |                                |   496|
|2     |  inst                                 |hls_macc_top                    |   496|
|3     |    hls_macc_HLS_MACC_PERIPH_BUS_if_U  |hls_macc_HLS_MACC_PERIPH_BUS_if |   257|
|4     |    hls_macc_U                         |hls_macc                        |   239|
|5     |      hls_macc_mul_32s_bkb_U1          |hls_macc_mul_32s_bkb            |    82|
|6     |        hls_macc_mul_32s_bkb_MulnS_0_U |hls_macc_mul_32s_bkb_MulnS_0    |    82|
+------+---------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 1683.609 ; gain = 508.574 ; free physical = 124 ; free virtual = 3236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1683.609 ; gain = 160.574 ; free physical = 196 ; free virtual = 3309
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 1683.617 ; gain = 508.574 ; free physical = 196 ; free virtual = 3309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:49 . Memory (MB): peak = 1683.617 ; gain = 521.957 ; free physical = 367 ; free virtual = 3504
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/Zynq_Design_hls_macc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_hls_macc_0_0/Zynq_Design_hls_macc_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1/Zynq_Design_hls_macc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_Design_hls_macc_0_0_utilization_synth.rpt -pb Zynq_Design_hls_macc_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1707.621 ; gain = 0.000 ; free physical = 337 ; free virtual = 3505
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 16:30:30 2019...
