zynq_processing_system7_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v,incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl"incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl"
zynq.v,verilog,xil_defaultlib,../../../bd/zynq/sim/zynq.v,incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl"incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog"incdir="../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
