# vsim -gui -l msim_transcript work.testbench 
# Start time: 20:01:31 on Dec 13,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(basic)
# Loading ieee.numeric_std(body)
# Loading work.mainfsm(basic)
# Loading work.sinlut(basic)
# Loading work.configureadc(basic)
# Loading work.configrom(basic)
add wave  \
sim:/testbench/clock \
sim:/testbench/outputValue \
sim:/testbench/writeConfig \
sim:/testbench/configOK \
sim:/testbench/SDENB \
sim:/testbench/SCLK \
sim:/testbench/SDIO
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of TestBench.vhd was successful with warnings.
# Compile of ConfigROM.vhd was successful.
# Compile of ConfigureADC.vhd was successful.
# Compile of MainFSM.vhd was successful.
# Compile of SynthesisCircuitry.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench(basic)
# Loading work.mainfsm(basic)
# Loading work.configureadc(basic)
# Loading work.configrom(basic)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/DUT/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of TestBench.vhd was successful with warnings.
# Compile of ConfigROM.vhd was successful.
# Compile of ConfigureADC.vhd was successful.
# Compile of MainFSM.vhd was successful.
# Compile of SynthesisCircuitry.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench(basic)
# Loading work.mainfsm(basic)
# Loading work.configureadc(basic)
# Loading work.configrom(basic)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/DUT/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
run
run
run
run
run
run
# Compile of TestBench.vhd was successful with warnings.
# Compile of ConfigROM.vhd was successful.
# Compile of ConfigureADC.vhd was successful.
# Compile of MainFSM.vhd was successful.
# Compile of SynthesisCircuitry.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench(basic)
# Loading work.mainfsm(basic)
# Loading work.configureadc(basic)
# Loading work.configrom(basic)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/DUT/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
run
run
run
run
run
run
run
run
# End time: 20:21:11 on Dec 13,2025, Elapsed time: 0:19:40
# Errors: 0, Warnings: 3
