

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Wed Sep 30 22:09:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  9050603|    2|  9050604|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+---------+-------------+-----------+-----------+------+----------+
        |               |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------+-------+---------+-------------+-----------+-----------+------+----------+
        |- Row_load     |  10200|    10200|          102|          -|          -|   100|    no    |
        | + Col_load    |    100|      100|            1|          -|          -|   100|    no    |
        |- Row          |  20200|  9020200| 202 ~ 90202 |          -|          -|   100|    no    |
        | + Col         |    200|    90200|   2 ~ 902   |          -|          -|   100|    no    |
        |  ++ Product   |    200|      900|    2 ~ 9    |          -|          -|   100|    no    |
        |- Row_Assign   |  20200|    20200|          202|          -|          -|   100|    no    |
        | + Col_Assign  |    200|      200|            2|          -|          -|   100|    no    |
        +---------------+-------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_4)
	15  / (!tmp_4)
2 --> 
	4  / (exitcond6)
	3  / (!exitcond6)
3 --> 
	3  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	15  / (exitcond4)
	5  / (!exitcond4)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	7  / (tmp_15 & !exitcond2 & tmp_22)
	14  / (tmp_15 & !exitcond2 & !tmp_22)
	5  / (!tmp_15) | (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
15 --> 
	16  / (tmp_4 & !exitcond1)
16 --> 
	17  / (!exitcond)
	15  / (exitcond)
17 --> 
	16  / true
* FSM state operations: 

 <State 1>: 6.83ns
ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

ST_1: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

ST_1: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

ST_1: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

ST_1: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

ST_1: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

ST_1: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

ST_1: arrayA [1/1] 2.71ns
:16  %arrayA = alloca [10000 x i32], align 4

ST_1: arrayB [1/1] 2.71ns
:17  %arrayB = alloca [10000 x i32], align 4

ST_1: arrayC [1/1] 2.71ns
:18  %arrayC = alloca [10000 x i64], align 8

ST_1: stg_37 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp [1/1] 2.52ns
:22  %tmp = icmp eq i32 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.52ns
:23  %tmp_1 = icmp eq i32 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.52ns
:24  %tmp_3 = icmp eq i32 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:25  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:26  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_45 [1/1] 1.57ns
:27  br i1 %tmp_4, label %.preheader11, label %.loopexit


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
.preheader11:0  %i = phi i7 [ %i_3, %7 ], [ 0, %0 ]

ST_2: phi_mul [1/1] 0.00ns
.preheader11:1  %phi_mul = phi i14 [ %next_mul2, %7 ], [ 0, %0 ]

ST_2: phi_mul1 [1/1] 0.00ns
.preheader11:2  %phi_mul1 = phi i14 [ %next_mul1, %7 ], [ 0, %0 ]

ST_2: phi_mul2 [1/1] 0.00ns
.preheader11:3  %phi_mul2 = phi i14 [ %next_mul, %7 ], [ 0, %0 ]

ST_2: next_mul [1/1] 1.96ns
.preheader11:4  %next_mul = add i14 %phi_mul2, 100

ST_2: next_mul1 [1/1] 1.96ns
.preheader11:5  %next_mul1 = add i14 %phi_mul1, 100

ST_2: next_mul2 [1/1] 1.96ns
.preheader11:6  %next_mul2 = add i14 %phi_mul, 100

ST_2: i_cast1 [1/1] 0.00ns
.preheader11:7  %i_cast1 = zext i7 %i to i32

ST_2: exitcond6 [1/1] 1.97ns
.preheader11:8  %exitcond6 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.preheader11:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_3 [1/1] 1.72ns
.preheader11:10  %i_3 = add i7 %i, 1

ST_2: stg_57 [1/1] 1.57ns
.preheader11:11  br i1 %exitcond6, label %.preheader10, label %1

ST_2: stg_58 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

ST_2: tmp_5 [1/1] 2.52ns
:2  %tmp_5 = icmp ult i32 %i_cast1, %mC_read

ST_2: tmp_8 [1/1] 2.52ns
:3  %tmp_8 = icmp ult i32 %i_cast1, %mB_read

ST_2: stg_62 [1/1] 1.57ns
:4  br label %2


 <State 3>: 7.08ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %1 ], [ %j_3, %._crit_edge13 ]

ST_3: j_cast9 [1/1] 0.00ns
:1  %j_cast9 = zext i7 %j to i32

ST_3: j_cast9_cast [1/1] 0.00ns
:2  %j_cast9_cast = zext i7 %j to i14

ST_3: exitcond5 [1/1] 1.97ns
:3  %exitcond5 = icmp eq i7 %j, -28

ST_3: empty_4 [1/1] 0.00ns
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_3 [1/1] 1.72ns
:5  %j_3 = add i7 %j, 1

ST_3: stg_69 [1/1] 0.00ns
:6  br i1 %exitcond5, label %7, label %3

ST_3: stg_70 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

ST_3: tmp_7 [1/1] 2.52ns
:1  %tmp_7 = icmp ult i32 %j_cast9, %mB_read

ST_3: or_cond [1/1] 1.37ns
:2  %or_cond = and i1 %tmp_5, %tmp_7

ST_3: stg_73 [1/1] 0.00ns
:3  br i1 %or_cond, label %4, label %._crit_edge

ST_3: A_read [1/1] 4.38ns
:0  %A_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A) nounwind

ST_3: p_addr3 [1/1] 1.96ns
:1  %p_addr3 = add i14 %j_cast9_cast, %phi_mul

ST_3: tmp_12 [1/1] 0.00ns
:2  %tmp_12 = zext i14 %p_addr3 to i64

ST_3: arrayA_addr [1/1] 0.00ns
:3  %arrayA_addr = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_12

ST_3: stg_78 [1/1] 2.71ns
:4  store i32 %A_read, i32* %arrayA_addr, align 4

ST_3: stg_79 [1/1] 0.00ns
:5  br label %._crit_edge

ST_3: tmp_13 [1/1] 2.52ns
._crit_edge:0  %tmp_13 = icmp ult i32 %j_cast9, %nC_read

ST_3: or_cond7 [1/1] 1.37ns
._crit_edge:1  %or_cond7 = and i1 %tmp_8, %tmp_13

ST_3: stg_82 [1/1] 0.00ns
._crit_edge:2  br i1 %or_cond7, label %5, label %._crit_edge12

ST_3: B_read [1/1] 4.38ns
:0  %B_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B) nounwind

ST_3: p_addr9 [1/1] 1.96ns
:1  %p_addr9 = add i14 %j_cast9_cast, %phi_mul1

ST_3: tmp_19 [1/1] 0.00ns
:2  %tmp_19 = zext i14 %p_addr9 to i64

ST_3: arrayB_addr [1/1] 0.00ns
:3  %arrayB_addr = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_19

ST_3: stg_87 [1/1] 2.71ns
:4  store i32 %B_read, i32* %arrayB_addr, align 4

ST_3: stg_88 [1/1] 0.00ns
:5  br label %._crit_edge12

ST_3: or_cond8 [1/1] 1.37ns
._crit_edge12:0  %or_cond8 = and i1 %tmp_5, %tmp_13

ST_3: stg_90 [1/1] 0.00ns
._crit_edge12:1  br i1 %or_cond8, label %6, label %._crit_edge13

ST_3: p_addr4 [1/1] 1.96ns
:0  %p_addr4 = add i14 %j_cast9_cast, %phi_mul2

ST_3: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = zext i14 %p_addr4 to i64

ST_3: arrayC_addr_1 [1/1] 0.00ns
:2  %arrayC_addr_1 = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_21

ST_3: stg_94 [1/1] 2.71ns
:3  store i64 0, i64* %arrayC_addr_1, align 8

ST_3: stg_95 [1/1] 0.00ns
:4  br label %._crit_edge13

ST_3: stg_96 [1/1] 0.00ns
._crit_edge13:0  br label %2

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind

ST_3: stg_98 [1/1] 0.00ns
:1  br label %.preheader11


 <State 4>: 3.54ns
ST_4: i_1 [1/1] 0.00ns
.preheader10:0  %i_1 = phi i7 [ %i_4, %15 ], [ 0, %.preheader11 ]

ST_4: phi_mul3 [1/1] 0.00ns
.preheader10:1  %phi_mul3 = phi i14 [ %next_mul3, %15 ], [ 0, %.preheader11 ]

ST_4: next_mul3 [1/1] 1.96ns
.preheader10:2  %next_mul3 = add i14 %phi_mul3, 100

ST_4: i_1_cast8 [1/1] 0.00ns
.preheader10:3  %i_1_cast8 = zext i7 %i_1 to i32

ST_4: exitcond4 [1/1] 1.97ns
.preheader10:4  %exitcond4 = icmp eq i7 %i_1, -28

ST_4: empty_6 [1/1] 0.00ns
.preheader10:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: i_4 [1/1] 1.72ns
.preheader10:6  %i_4 = add i7 %i_1, 1

ST_4: stg_106 [1/1] 1.57ns
.preheader10:7  br i1 %exitcond4, label %.preheader, label %8

ST_4: stg_107 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_4: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

ST_4: tmp_9 [1/1] 2.52ns
:2  %tmp_9 = icmp ult i32 %i_1_cast8, %mC_read

ST_4: stg_110 [1/1] 1.57ns
:3  br label %9


 <State 5>: 4.67ns
ST_5: j_1 [1/1] 0.00ns
:0  %j_1 = phi i7 [ 0, %8 ], [ %j_5, %.loopexit9 ]

ST_5: j_1_cast7 [1/1] 0.00ns
:1  %j_1_cast7 = zext i7 %j_1 to i32

ST_5: j_1_cast7_cast [1/1] 0.00ns
:2  %j_1_cast7_cast = zext i7 %j_1 to i14

ST_5: exitcond3 [1/1] 1.97ns
:3  %exitcond3 = icmp eq i7 %j_1, -28

ST_5: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_5: j_5 [1/1] 1.72ns
:5  %j_5 = add i7 %j_1, 1

ST_5: stg_117 [1/1] 0.00ns
:6  br i1 %exitcond3, label %15, label %10

ST_5: stg_118 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_5: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_5: tmp_14 [1/1] 2.52ns
:2  %tmp_14 = icmp ult i32 %j_1_cast7, %nC_read

ST_5: tmp_15 [1/1] 1.37ns
:3  %tmp_15 = and i1 %tmp_9, %tmp_14

ST_5: stg_122 [1/1] 0.00ns
:4  br i1 %tmp_15, label %11, label %.loopexit9

ST_5: p_addr [1/1] 1.96ns
:0  %p_addr = add i14 %j_1_cast7_cast, %phi_mul3

ST_5: tmp_18 [1/1] 0.00ns
:1  %tmp_18 = zext i14 %p_addr to i64

ST_5: arrayC_addr [1/1] 0.00ns
:2  %arrayC_addr = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_18

ST_5: stg_126 [1/1] 2.71ns
:3  store i64 0, i64* %arrayC_addr, align 8

ST_5: stg_127 [1/1] 1.57ns
:4  br label %12

ST_5: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_s) nounwind

ST_5: stg_129 [1/1] 0.00ns
:1  br label %.preheader10


 <State 6>: 4.67ns
ST_6: k [1/1] 0.00ns
:0  %k = phi i7 [ 0, %11 ], [ %k_1, %._crit_edge14 ]

ST_6: phi_mul5 [1/1] 0.00ns
:1  %phi_mul5 = phi i14 [ 0, %11 ], [ %next_mul5, %._crit_edge14 ]

ST_6: k_cast6 [1/1] 0.00ns
:2  %k_cast6 = zext i7 %k to i32

ST_6: k_cast6_cast [1/1] 0.00ns
:3  %k_cast6_cast = zext i7 %k to i14

ST_6: exitcond2 [1/1] 1.97ns
:4  %exitcond2 = icmp eq i7 %k, -28

ST_6: empty_8 [1/1] 0.00ns
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_6: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_6: stg_137 [1/1] 0.00ns
:7  br i1 %exitcond2, label %.loopexit9, label %13

ST_6: stg_138 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_6: tmp_22 [1/1] 2.52ns
:1  %tmp_22 = icmp ult i32 %k_cast6, %mB_read

ST_6: next_mul5 [1/1] 1.96ns
:2  %next_mul5 = add i14 %phi_mul5, 100

ST_6: stg_141 [1/1] 0.00ns
:3  br i1 %tmp_22, label %14, label %._crit_edge14

ST_6: p_addr1 [1/1] 1.96ns
:0  %p_addr1 = add i14 %k_cast6_cast, %phi_mul3

ST_6: tmp_23 [1/1] 0.00ns
:1  %tmp_23 = zext i14 %p_addr1 to i64

ST_6: arrayA_addr_1 [1/1] 0.00ns
:2  %arrayA_addr_1 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %tmp_23

ST_6: arrayA_load [2/2] 2.71ns
:3  %arrayA_load = load i32* %arrayA_addr_1, align 4

ST_6: p_addr6 [1/1] 1.96ns
:4  %p_addr6 = add i14 %j_1_cast7_cast, %phi_mul5

ST_6: tmp_24 [1/1] 0.00ns
:5  %tmp_24 = zext i14 %p_addr6 to i64

ST_6: arrayB_addr_1 [1/1] 0.00ns
:6  %arrayB_addr_1 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %tmp_24

ST_6: arrayB_load [2/2] 2.71ns
:7  %arrayB_load = load i32* %arrayB_addr_1, align 4

ST_6: empty_9 [1/1] 0.00ns
.loopexit9:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_11) nounwind

ST_6: stg_151 [1/1] 0.00ns
.loopexit9:1  br label %9


 <State 7>: 2.71ns
ST_7: arrayA_load [1/2] 2.71ns
:3  %arrayA_load = load i32* %arrayA_addr_1, align 4

ST_7: arrayB_load [1/2] 2.71ns
:7  %arrayB_load = load i32* %arrayB_addr_1, align 4


 <State 8>: 6.08ns
ST_8: tmp_25 [6/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 9>: 6.08ns
ST_9: tmp_25 [5/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 10>: 6.08ns
ST_10: tmp_25 [4/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 11>: 6.08ns
ST_11: tmp_25 [3/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 12>: 6.08ns
ST_12: tmp_25 [2/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load

ST_12: arrayC_load_1 [2/2] 2.71ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 13>: 6.08ns
ST_13: tmp_25 [1/6] 6.08ns
:8  %tmp_25 = mul nsw i32 %arrayB_load, %arrayA_load

ST_13: arrayC_load_1 [1/2] 2.71ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 14>: 6.11ns
ST_14: tmp_26 [1/1] 0.00ns
:9  %tmp_26 = sext i32 %tmp_25 to i64

ST_14: tmp_27 [1/1] 3.40ns
:11  %tmp_27 = add nsw i64 %arrayC_load_1, %tmp_26

ST_14: stg_164 [1/1] 2.71ns
:12  store i64 %tmp_27, i64* %arrayC_addr, align 8

ST_14: stg_165 [1/1] 0.00ns
:13  br label %._crit_edge14

ST_14: stg_166 [1/1] 0.00ns
._crit_edge14:0  br label %12


 <State 15>: 2.52ns
ST_15: i_2 [1/1] 0.00ns
.preheader:0  %i_2 = phi i7 [ %i_5, %20 ], [ 0, %.preheader10 ]

ST_15: phi_mul4 [1/1] 0.00ns
.preheader:1  %phi_mul4 = phi i14 [ %next_mul4, %20 ], [ 0, %.preheader10 ]

ST_15: next_mul4 [1/1] 1.96ns
.preheader:2  %next_mul4 = add i14 %phi_mul4, 100

ST_15: i_2_cast4 [1/1] 0.00ns
.preheader:3  %i_2_cast4 = zext i7 %i_2 to i32

ST_15: exitcond1 [1/1] 1.97ns
.preheader:4  %exitcond1 = icmp eq i7 %i_2, -28

ST_15: empty_11 [1/1] 0.00ns
.preheader:5  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_15: i_5 [1/1] 1.72ns
.preheader:6  %i_5 = add i7 %i_2, 1

ST_15: stg_174 [1/1] 0.00ns
.preheader:7  br i1 %exitcond1, label %.loopexit, label %16

ST_15: stg_175 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_15: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind

ST_15: tmp_10 [1/1] 2.52ns
:2  %tmp_10 = icmp ult i32 %i_2_cast4, %mC_read

ST_15: stg_178 [1/1] 1.57ns
:3  br label %17

ST_15: stg_179 [1/1] 0.00ns
.loopexit:0  ret void


 <State 16>: 4.67ns
ST_16: j_2 [1/1] 0.00ns
:0  %j_2 = phi i7 [ 0, %16 ], [ %j_4, %._crit_edge15 ]

ST_16: j_2_cast2 [1/1] 0.00ns
:1  %j_2_cast2 = zext i7 %j_2 to i32

ST_16: j_2_cast2_cast [1/1] 0.00ns
:2  %j_2_cast2_cast = zext i7 %j_2 to i14

ST_16: exitcond [1/1] 1.97ns
:3  %exitcond = icmp eq i7 %j_2, -28

ST_16: empty_12 [1/1] 0.00ns
:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_16: j_4 [1/1] 1.72ns
:5  %j_4 = add i7 %j_2, 1

ST_16: stg_186 [1/1] 0.00ns
:6  br i1 %exitcond, label %20, label %18

ST_16: stg_187 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

ST_16: tmp_16 [1/1] 2.52ns
:1  %tmp_16 = icmp ult i32 %j_2_cast2, %nC_read

ST_16: tmp_17 [1/1] 1.37ns
:2  %tmp_17 = and i1 %tmp_10, %tmp_16

ST_16: stg_190 [1/1] 0.00ns
:3  br i1 %tmp_17, label %19, label %._crit_edge15

ST_16: p_addr2 [1/1] 1.96ns
:0  %p_addr2 = add i14 %j_2_cast2_cast, %phi_mul4

ST_16: tmp_20 [1/1] 0.00ns
:1  %tmp_20 = zext i14 %p_addr2 to i64

ST_16: arrayC_addr_2 [1/1] 0.00ns
:2  %arrayC_addr_2 = getelementptr [10000 x i64]* %arrayC, i64 0, i64 %tmp_20

ST_16: arrayC_load [2/2] 2.71ns
:3  %arrayC_load = load i64* %arrayC_addr_2, align 8

ST_16: empty_13 [1/1] 0.00ns
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_6) nounwind

ST_16: stg_196 [1/1] 0.00ns
:1  br label %.preheader


 <State 17>: 7.08ns
ST_17: arrayC_load [1/2] 2.71ns
:3  %arrayC_load = load i64* %arrayC_addr_2, align 8

ST_17: stg_198 [1/1] 4.38ns
:4  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load) nounwind

ST_17: stg_199 [1/1] 0.00ns
:5  br label %._crit_edge15

ST_17: stg_200 [1/1] 0.00ns
._crit_edge15:0  br label %17



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f4c965fe300; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f4c96a3a180; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f4c96b03c90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96bbdf10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96ae8730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96b62ca0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96c6d530; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96973c80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4c96985d40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_18         (specbitsmap      ) [ 000000000000000000]
stg_19         (specbitsmap      ) [ 000000000000000000]
stg_20         (specbitsmap      ) [ 000000000000000000]
stg_21         (specbitsmap      ) [ 000000000000000000]
stg_22         (specbitsmap      ) [ 000000000000000000]
stg_23         (specbitsmap      ) [ 000000000000000000]
stg_24         (specbitsmap      ) [ 000000000000000000]
stg_25         (specbitsmap      ) [ 000000000000000000]
stg_26         (specbitsmap      ) [ 000000000000000000]
stg_27         (spectopmodule    ) [ 000000000000000000]
nC_read        (read             ) [ 001111111111111111]
mC_read        (read             ) [ 001111111111111111]
nB_read        (read             ) [ 000000000000000000]
mB_read        (read             ) [ 001111111111111000]
nA_read        (read             ) [ 000000000000000000]
mA_read        (read             ) [ 000000000000000000]
arrayA         (alloca           ) [ 001111111111111000]
arrayB         (alloca           ) [ 001111111111111000]
arrayC         (alloca           ) [ 001111111111111111]
stg_37         (specinterface    ) [ 000000000000000000]
stg_38         (specinterface    ) [ 000000000000000000]
stg_39         (specinterface    ) [ 000000000000000000]
tmp            (icmp             ) [ 000000000000000000]
tmp_1          (icmp             ) [ 000000000000000000]
tmp_3          (icmp             ) [ 000000000000000000]
tmp1           (and              ) [ 000000000000000000]
tmp_4          (and              ) [ 011111111111111111]
stg_45         (br               ) [ 011100000000000000]
i              (phi              ) [ 001000000000000000]
phi_mul        (phi              ) [ 001100000000000000]
phi_mul1       (phi              ) [ 001100000000000000]
phi_mul2       (phi              ) [ 001100000000000000]
next_mul       (add              ) [ 011100000000000000]
next_mul1      (add              ) [ 011100000000000000]
next_mul2      (add              ) [ 011100000000000000]
i_cast1        (zext             ) [ 000000000000000000]
exitcond6      (icmp             ) [ 001100000000000000]
empty          (speclooptripcount) [ 000000000000000000]
i_3            (add              ) [ 011100000000000000]
stg_57         (br               ) [ 001111111111111000]
stg_58         (specloopname     ) [ 000000000000000000]
tmp_2          (specregionbegin  ) [ 000100000000000000]
tmp_5          (icmp             ) [ 000100000000000000]
tmp_8          (icmp             ) [ 000100000000000000]
stg_62         (br               ) [ 001100000000000000]
j              (phi              ) [ 000100000000000000]
j_cast9        (zext             ) [ 000000000000000000]
j_cast9_cast   (zext             ) [ 000000000000000000]
exitcond5      (icmp             ) [ 001100000000000000]
empty_4        (speclooptripcount) [ 000000000000000000]
j_3            (add              ) [ 001100000000000000]
stg_69         (br               ) [ 000000000000000000]
stg_70         (specloopname     ) [ 000000000000000000]
tmp_7          (icmp             ) [ 000000000000000000]
or_cond        (and              ) [ 001100000000000000]
stg_73         (br               ) [ 000000000000000000]
A_read         (read             ) [ 000000000000000000]
p_addr3        (add              ) [ 000000000000000000]
tmp_12         (zext             ) [ 000000000000000000]
arrayA_addr    (getelementptr    ) [ 000000000000000000]
stg_78         (store            ) [ 000000000000000000]
stg_79         (br               ) [ 000000000000000000]
tmp_13         (icmp             ) [ 000000000000000000]
or_cond7       (and              ) [ 001100000000000000]
stg_82         (br               ) [ 000000000000000000]
B_read         (read             ) [ 000000000000000000]
p_addr9        (add              ) [ 000000000000000000]
tmp_19         (zext             ) [ 000000000000000000]
arrayB_addr    (getelementptr    ) [ 000000000000000000]
stg_87         (store            ) [ 000000000000000000]
stg_88         (br               ) [ 000000000000000000]
or_cond8       (and              ) [ 001100000000000000]
stg_90         (br               ) [ 000000000000000000]
p_addr4        (add              ) [ 000000000000000000]
tmp_21         (zext             ) [ 000000000000000000]
arrayC_addr_1  (getelementptr    ) [ 000000000000000000]
stg_94         (store            ) [ 000000000000000000]
stg_95         (br               ) [ 000000000000000000]
stg_96         (br               ) [ 001100000000000000]
empty_5        (specregionend    ) [ 000000000000000000]
stg_98         (br               ) [ 011100000000000000]
i_1            (phi              ) [ 000010000000000000]
phi_mul3       (phi              ) [ 000011111111111000]
next_mul3      (add              ) [ 001011111111111000]
i_1_cast8      (zext             ) [ 000000000000000000]
exitcond4      (icmp             ) [ 000011111111111000]
empty_6        (speclooptripcount) [ 000000000000000000]
i_4            (add              ) [ 001011111111111000]
stg_106        (br               ) [ 000011111111111111]
stg_107        (specloopname     ) [ 000000000000000000]
tmp_s          (specregionbegin  ) [ 000001111111111000]
tmp_9          (icmp             ) [ 000001111111111000]
stg_110        (br               ) [ 000011111111111000]
j_1            (phi              ) [ 000001000000000000]
j_1_cast7      (zext             ) [ 000000000000000000]
j_1_cast7_cast (zext             ) [ 000000111111111000]
exitcond3      (icmp             ) [ 000011111111111000]
empty_7        (speclooptripcount) [ 000000000000000000]
j_5            (add              ) [ 000011111111111000]
stg_117        (br               ) [ 000000000000000000]
stg_118        (specloopname     ) [ 000000000000000000]
tmp_11         (specregionbegin  ) [ 000000111111111000]
tmp_14         (icmp             ) [ 000000000000000000]
tmp_15         (and              ) [ 000011111111111000]
stg_122        (br               ) [ 000000000000000000]
p_addr         (add              ) [ 000000000000000000]
tmp_18         (zext             ) [ 000000000000000000]
arrayC_addr    (getelementptr    ) [ 000000111111111000]
stg_126        (store            ) [ 000000000000000000]
stg_127        (br               ) [ 000011111111111000]
empty_10       (specregionend    ) [ 000000000000000000]
stg_129        (br               ) [ 001011111111111000]
k              (phi              ) [ 000000100000000000]
phi_mul5       (phi              ) [ 000000100000000000]
k_cast6        (zext             ) [ 000000000000000000]
k_cast6_cast   (zext             ) [ 000000000000000000]
exitcond2      (icmp             ) [ 000011111111111000]
empty_8        (speclooptripcount) [ 000000000000000000]
k_1            (add              ) [ 000011111111111000]
stg_137        (br               ) [ 000000000000000000]
stg_138        (specloopname     ) [ 000000000000000000]
tmp_22         (icmp             ) [ 000011111111111000]
next_mul5      (add              ) [ 000011111111111000]
stg_141        (br               ) [ 000000000000000000]
p_addr1        (add              ) [ 000000000000000000]
tmp_23         (zext             ) [ 000000000000000000]
arrayA_addr_1  (getelementptr    ) [ 000000010000000000]
p_addr6        (add              ) [ 000000000000000000]
tmp_24         (zext             ) [ 000000000000000000]
arrayB_addr_1  (getelementptr    ) [ 000000010000000000]
empty_9        (specregionend    ) [ 000000000000000000]
stg_151        (br               ) [ 000011111111111000]
arrayA_load    (load             ) [ 000000001111110000]
arrayB_load    (load             ) [ 000000001111110000]
tmp_25         (mul              ) [ 000011100000001000]
arrayC_load_1  (load             ) [ 000011100000001000]
tmp_26         (sext             ) [ 000000000000000000]
tmp_27         (add              ) [ 000000000000000000]
stg_164        (store            ) [ 000000000000000000]
stg_165        (br               ) [ 000000000000000000]
stg_166        (br               ) [ 000011111111111000]
i_2            (phi              ) [ 000000000000000100]
phi_mul4       (phi              ) [ 000000000000000111]
next_mul4      (add              ) [ 000010000000000111]
i_2_cast4      (zext             ) [ 000000000000000000]
exitcond1      (icmp             ) [ 000000000000000111]
empty_11       (speclooptripcount) [ 000000000000000000]
i_5            (add              ) [ 000010000000000111]
stg_174        (br               ) [ 000000000000000000]
stg_175        (specloopname     ) [ 000000000000000000]
tmp_6          (specregionbegin  ) [ 000000000000000011]
tmp_10         (icmp             ) [ 000000000000000011]
stg_178        (br               ) [ 000000000000000111]
stg_179        (ret              ) [ 000000000000000000]
j_2            (phi              ) [ 000000000000000010]
j_2_cast2      (zext             ) [ 000000000000000000]
j_2_cast2_cast (zext             ) [ 000000000000000000]
exitcond       (icmp             ) [ 000000000000000111]
empty_12       (speclooptripcount) [ 000000000000000000]
j_4            (add              ) [ 000000000000000111]
stg_186        (br               ) [ 000000000000000000]
stg_187        (specloopname     ) [ 000000000000000000]
tmp_16         (icmp             ) [ 000000000000000000]
tmp_17         (and              ) [ 000000000000000111]
stg_190        (br               ) [ 000000000000000000]
p_addr2        (add              ) [ 000000000000000000]
tmp_20         (zext             ) [ 000000000000000000]
arrayC_addr_2  (getelementptr    ) [ 000000000000000001]
empty_13       (specregionend    ) [ 000000000000000000]
stg_196        (br               ) [ 000010000000000111]
arrayC_load    (load             ) [ 000000000000000000]
stg_198        (write            ) [ 000000000000000000]
stg_199        (br               ) [ 000000000000000000]
stg_200        (br               ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="arrayA_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arrayB_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arrayC_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="nC_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mC_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nB_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mB_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="nA_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mA_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stg_198_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_198/17 "/>
</bind>
</comp>

<comp id="143" class="1004" name="arrayA_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_78/3 arrayA_load/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="arrayB_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="14" slack="0"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_87/3 arrayB_load/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="arrayC_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="14" slack="0"/>
<pin id="171" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_94/3 stg_126/5 arrayC_load_1/12 stg_164/14 arrayC_load/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arrayC_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="arrayA_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="14" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr_1/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="arrayB_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="14" slack="0"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr_1/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arrayC_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_2/16 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="phi_mul_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="1"/>
<pin id="221" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="phi_mul_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="phi_mul1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="1"/>
<pin id="233" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_mul1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="phi_mul2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="phi_mul2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="1"/>
<pin id="257" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_mul3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="1"/>
<pin id="279" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_mul3_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="14" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_1_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="k_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="k_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="311" class="1005" name="phi_mul5_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="phi_mul5_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="14" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/6 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="1"/>
<pin id="324" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_2_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/15 "/>
</bind>
</comp>

<comp id="333" class="1005" name="phi_mul4_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="phi_mul4_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/15 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="1"/>
<pin id="347" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_2_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="next_mul_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="next_mul1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="next_mul2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_cast1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="j_cast9_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="j_cast9_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9_cast/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="j_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_7_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_cond_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_addr3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="14" slack="1"/>
<pin id="464" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_12_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_13_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_cond7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_addr9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="14" slack="1"/>
<pin id="485" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_19_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_cond8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond8/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_addr4_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="14" slack="1"/>
<pin id="501" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_21_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="next_mul3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_1_cast8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast8/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="exitcond4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="6" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="2"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="j_1_cast7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast7/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="j_1_cast7_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast7_cast/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="exitcond3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="j_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_14_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="3"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_addr_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="0" index="1" bw="14" slack="1"/>
<pin id="569" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_18_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="k_cast6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="k_cast6_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6_cast/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="exitcond2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="k_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_22_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="4"/>
<pin id="600" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="next_mul5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_addr1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="0" index="1" bw="14" slack="2"/>
<pin id="611" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_23_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_addr6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="1"/>
<pin id="621" dir="0" index="1" bw="14" slack="0"/>
<pin id="622" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr6/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_24_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_26_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_27_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="642" class="1004" name="next_mul4_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/15 "/>
</bind>
</comp>

<comp id="648" class="1004" name="i_2_cast4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast4/15 "/>
</bind>
</comp>

<comp id="652" class="1004" name="exitcond1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/15 "/>
</bind>
</comp>

<comp id="658" class="1004" name="i_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/15 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="3"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="669" class="1004" name="j_2_cast2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast2/16 "/>
</bind>
</comp>

<comp id="673" class="1004" name="j_2_cast2_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast2_cast/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="exitcond_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="0" index="1" bw="6" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="683" class="1004" name="j_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/16 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_16_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="4"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_17_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_addr2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="14" slack="1"/>
<pin id="702" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr2/16 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_20_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/16 "/>
</bind>
</comp>

<comp id="710" class="1005" name="nC_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="mC_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="mB_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_4_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="3"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="735" class="1005" name="next_mul_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="0"/>
<pin id="737" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="740" class="1005" name="next_mul1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="14" slack="0"/>
<pin id="742" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="next_mul2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="0"/>
<pin id="747" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="i_3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_5_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_8_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="772" class="1005" name="j_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="0"/>
<pin id="774" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="next_mul3_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="0"/>
<pin id="788" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="794" class="1005" name="i_4_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_9_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="804" class="1005" name="j_1_cast7_cast_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="1"/>
<pin id="806" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast7_cast "/>
</bind>
</comp>

<comp id="812" class="1005" name="j_5_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_15_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="821" class="1005" name="arrayC_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="7"/>
<pin id="823" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="arrayC_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="k_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_22_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="8"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="838" class="1005" name="next_mul5_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="0"/>
<pin id="840" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="843" class="1005" name="arrayA_addr_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="1"/>
<pin id="845" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="arrayB_addr_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="1"/>
<pin id="850" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="arrayA_load_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_load "/>
</bind>
</comp>

<comp id="858" class="1005" name="arrayB_load_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_load "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_25_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="868" class="1005" name="arrayC_load_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_load_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="next_mul4_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="0"/>
<pin id="875" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="i_5_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="0"/>
<pin id="883" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_10_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="894" class="1005" name="j_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="0"/>
<pin id="896" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_17_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="903" class="1005" name="arrayC_addr_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="1"/>
<pin id="905" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="124" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="130" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="173" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="361"><net_src comp="112" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="106" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="118" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="94" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="100" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="88" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="363" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="357" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="247" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="235" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="223" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="212" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="212" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="212" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="405" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="405" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="259" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="259" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="259" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="259" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="431" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="435" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="219" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="476"><net_src comp="431" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="435" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="231" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="497"><net_src comp="472" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="435" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="243" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="513"><net_src comp="281" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="270" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="270" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="270" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="515" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="293" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="293" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="293" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="293" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="536" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="540" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="277" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="580"><net_src comp="304" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="304" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="304" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="304" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="48" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="577" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="315" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="40" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="581" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="277" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="623"><net_src comp="315" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="641"><net_src comp="636" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="646"><net_src comp="337" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="326" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="326" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="42" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="326" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="48" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="648" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="349" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="349" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="349" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="42" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="349" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="48" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="669" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="673" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="333" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="713"><net_src comp="88" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="720"><net_src comp="94" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="727"><net_src comp="106" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="734"><net_src comp="381" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="387" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="743"><net_src comp="393" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="748"><net_src comp="399" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="756"><net_src comp="415" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="761"><net_src comp="421" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="767"><net_src comp="426" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="775"><net_src comp="445" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="789"><net_src comp="509" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="797"><net_src comp="525" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="802"><net_src comp="531" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="807"><net_src comp="540" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="815"><net_src comp="550" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="820"><net_src comp="561" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="179" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="832"><net_src comp="591" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="837"><net_src comp="597" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="602" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="846"><net_src comp="186" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="851"><net_src comp="193" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="856"><net_src comp="149" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="861"><net_src comp="161" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="866"><net_src comp="629" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="871"><net_src comp="173" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="876"><net_src comp="642" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="884"><net_src comp="658" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="889"><net_src comp="664" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="897"><net_src comp="683" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="902"><net_src comp="694" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="200" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {17 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_45 : 1
	State 2
		next_mul : 1
		next_mul1 : 1
		next_mul2 : 1
		i_cast1 : 1
		exitcond6 : 1
		i_3 : 1
		stg_57 : 2
		tmp_5 : 2
		tmp_8 : 2
	State 3
		j_cast9 : 1
		j_cast9_cast : 1
		exitcond5 : 1
		j_3 : 1
		stg_69 : 2
		tmp_7 : 2
		or_cond : 3
		stg_73 : 3
		p_addr3 : 2
		tmp_12 : 3
		arrayA_addr : 4
		stg_78 : 5
		tmp_13 : 2
		or_cond7 : 3
		stg_82 : 3
		p_addr9 : 2
		tmp_19 : 3
		arrayB_addr : 4
		stg_87 : 5
		or_cond8 : 3
		stg_90 : 3
		p_addr4 : 2
		tmp_21 : 3
		arrayC_addr_1 : 4
		stg_94 : 5
	State 4
		next_mul3 : 1
		i_1_cast8 : 1
		exitcond4 : 1
		i_4 : 1
		stg_106 : 2
		tmp_9 : 2
	State 5
		j_1_cast7 : 1
		j_1_cast7_cast : 1
		exitcond3 : 1
		j_5 : 1
		stg_117 : 2
		tmp_14 : 2
		tmp_15 : 3
		stg_122 : 3
		p_addr : 2
		tmp_18 : 3
		arrayC_addr : 4
		stg_126 : 5
	State 6
		k_cast6 : 1
		k_cast6_cast : 1
		exitcond2 : 1
		k_1 : 1
		stg_137 : 2
		tmp_22 : 2
		next_mul5 : 1
		stg_141 : 3
		p_addr1 : 2
		tmp_23 : 3
		arrayA_addr_1 : 4
		arrayA_load : 5
		p_addr6 : 1
		tmp_24 : 2
		arrayB_addr_1 : 3
		arrayB_load : 4
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_27 : 1
		stg_164 : 2
	State 15
		next_mul4 : 1
		i_2_cast4 : 1
		exitcond1 : 1
		i_5 : 1
		stg_174 : 2
		tmp_10 : 2
	State 16
		j_2_cast2 : 1
		j_2_cast2_cast : 1
		exitcond : 1
		j_4 : 1
		stg_186 : 2
		tmp_16 : 2
		tmp_17 : 3
		stg_190 : 3
		p_addr2 : 2
		tmp_20 : 3
		arrayC_addr_2 : 4
		arrayC_load : 5
	State 17
		stg_198 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    next_mul_fu_387    |    0    |    0    |    14   |
|          |    next_mul1_fu_393   |    0    |    0    |    14   |
|          |    next_mul2_fu_399   |    0    |    0    |    14   |
|          |       i_3_fu_415      |    0    |    0    |    7    |
|          |       j_3_fu_445      |    0    |    0    |    7    |
|          |     p_addr3_fu_461    |    0    |    0    |    14   |
|          |     p_addr9_fu_482    |    0    |    0    |    14   |
|          |     p_addr4_fu_498    |    0    |    0    |    14   |
|          |    next_mul3_fu_509   |    0    |    0    |    14   |
|          |       i_4_fu_525      |    0    |    0    |    7    |
|    add   |       j_5_fu_550      |    0    |    0    |    7    |
|          |     p_addr_fu_566     |    0    |    0    |    14   |
|          |       k_1_fu_591      |    0    |    0    |    7    |
|          |    next_mul5_fu_602   |    0    |    0    |    14   |
|          |     p_addr1_fu_608    |    0    |    0    |    14   |
|          |     p_addr6_fu_619    |    0    |    0    |    14   |
|          |     tmp_27_fu_636     |    0    |    0    |    64   |
|          |    next_mul4_fu_642   |    0    |    0    |    14   |
|          |       i_5_fu_658      |    0    |    0    |    7    |
|          |       j_4_fu_683      |    0    |    0    |    7    |
|          |     p_addr2_fu_699    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_357      |    0    |    0    |    11   |
|          |      tmp_1_fu_363     |    0    |    0    |    11   |
|          |      tmp_3_fu_369     |    0    |    0    |    11   |
|          |    exitcond6_fu_409   |    0    |    0    |    3    |
|          |      tmp_5_fu_421     |    0    |    0    |    11   |
|          |      tmp_8_fu_426     |    0    |    0    |    11   |
|          |    exitcond5_fu_439   |    0    |    0    |    3    |
|          |      tmp_7_fu_451     |    0    |    0    |    11   |
|          |     tmp_13_fu_472     |    0    |    0    |    11   |
|   icmp   |    exitcond4_fu_519   |    0    |    0    |    3    |
|          |      tmp_9_fu_531     |    0    |    0    |    11   |
|          |    exitcond3_fu_544   |    0    |    0    |    3    |
|          |     tmp_14_fu_556     |    0    |    0    |    11   |
|          |    exitcond2_fu_585   |    0    |    0    |    3    |
|          |     tmp_22_fu_597     |    0    |    0    |    11   |
|          |    exitcond1_fu_652   |    0    |    0    |    3    |
|          |     tmp_10_fu_664     |    0    |    0    |    11   |
|          |    exitcond_fu_677    |    0    |    0    |    3    |
|          |     tmp_16_fu_689     |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp1_fu_375      |    0    |    0    |    1    |
|          |      tmp_4_fu_381     |    0    |    0    |    1    |
|          |     or_cond_fu_456    |    0    |    0    |    1    |
|    and   |    or_cond7_fu_477    |    0    |    0    |    1    |
|          |    or_cond8_fu_493    |    0    |    0    |    1    |
|          |     tmp_15_fu_561     |    0    |    0    |    1    |
|          |     tmp_17_fu_694     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_629      |    4    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   nC_read_read_fu_88  |    0    |    0    |    0    |
|          |   mC_read_read_fu_94  |    0    |    0    |    0    |
|          |  nB_read_read_fu_100  |    0    |    0    |    0    |
|   read   |  mB_read_read_fu_106  |    0    |    0    |    0    |
|          |  nA_read_read_fu_112  |    0    |    0    |    0    |
|          |  mA_read_read_fu_118  |    0    |    0    |    0    |
|          |   A_read_read_fu_124  |    0    |    0    |    0    |
|          |   B_read_read_fu_130  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |  stg_198_write_fu_136 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     i_cast1_fu_405    |    0    |    0    |    0    |
|          |     j_cast9_fu_431    |    0    |    0    |    0    |
|          |  j_cast9_cast_fu_435  |    0    |    0    |    0    |
|          |     tmp_12_fu_467     |    0    |    0    |    0    |
|          |     tmp_19_fu_488     |    0    |    0    |    0    |
|          |     tmp_21_fu_504     |    0    |    0    |    0    |
|          |    i_1_cast8_fu_515   |    0    |    0    |    0    |
|          |    j_1_cast7_fu_536   |    0    |    0    |    0    |
|   zext   | j_1_cast7_cast_fu_540 |    0    |    0    |    0    |
|          |     tmp_18_fu_572     |    0    |    0    |    0    |
|          |     k_cast6_fu_577    |    0    |    0    |    0    |
|          |  k_cast6_cast_fu_581  |    0    |    0    |    0    |
|          |     tmp_23_fu_614     |    0    |    0    |    0    |
|          |     tmp_24_fu_624     |    0    |    0    |    0    |
|          |    i_2_cast4_fu_648   |    0    |    0    |    0    |
|          |    j_2_cast2_fu_669   |    0    |    0    |    0    |
|          | j_2_cast2_cast_fu_673 |    0    |    0    |    0    |
|          |     tmp_20_fu_705     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |     tmp_26_fu_633     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   455   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|arrayA|   32   |    0   |    0   |
|arrayB|   32   |    0   |    0   |
|arrayC|   64   |    0   |    0   |
+------+--------+--------+--------+
| Total|   128  |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| arrayA_addr_1_reg_843|   14   |
|  arrayA_load_reg_853 |   32   |
| arrayB_addr_1_reg_848|   14   |
|  arrayB_load_reg_858 |   32   |
| arrayC_addr_2_reg_903|   14   |
|  arrayC_addr_reg_821 |   14   |
| arrayC_load_1_reg_868|   64   |
|      i_1_reg_266     |    7   |
|      i_2_reg_322     |    7   |
|      i_3_reg_753     |    7   |
|      i_4_reg_794     |    7   |
|      i_5_reg_881     |    7   |
|       i_reg_208      |    7   |
|j_1_cast7_cast_reg_804|   14   |
|      j_1_reg_289     |    7   |
|      j_2_reg_345     |    7   |
|      j_3_reg_772     |    7   |
|      j_4_reg_894     |    7   |
|      j_5_reg_812     |    7   |
|       j_reg_255      |    7   |
|      k_1_reg_829     |    7   |
|       k_reg_300      |    7   |
|    mB_read_reg_724   |   32   |
|    mC_read_reg_717   |   32   |
|    nC_read_reg_710   |   32   |
|   next_mul1_reg_740  |   14   |
|   next_mul2_reg_745  |   14   |
|   next_mul3_reg_786  |   14   |
|   next_mul4_reg_873  |   14   |
|   next_mul5_reg_838  |   14   |
|   next_mul_reg_735   |   14   |
|   phi_mul1_reg_231   |   14   |
|   phi_mul2_reg_243   |   14   |
|   phi_mul3_reg_277   |   14   |
|   phi_mul4_reg_333   |   14   |
|   phi_mul5_reg_311   |   14   |
|    phi_mul_reg_219   |   14   |
|    tmp_10_reg_886    |    1   |
|    tmp_15_reg_817    |    1   |
|    tmp_17_reg_899    |    1   |
|    tmp_22_reg_834    |    1   |
|    tmp_25_reg_863    |   32   |
|     tmp_4_reg_731    |    1   |
|     tmp_5_reg_758    |    1   |
|     tmp_8_reg_764    |    1   |
|     tmp_9_reg_799    |    1   |
+----------------------+--------+
|         Total        |   600  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_161 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_173 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_173 |  p1  |   2  |  64  |   128  ||    64   |
|  phi_mul_reg_219  |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul1_reg_231 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul2_reg_243 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul3_reg_277 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul4_reg_333 |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   422  ||  14.507 ||   176   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   455  |
|   Memory  |   128  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   176  |
|  Register |    -   |    -   |    -   |   600  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   128  |    4   |   14   |   600  |   631  |
+-----------+--------+--------+--------+--------+--------+
