[options]
isa rv32i

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30
csrw            30
cover     1     15

[sort]
reg_ch0

[csrs]
mcycle

[deponlyfiles]
@cfgdir@/rvfi_wrapper.sv
@cfgdir@/../../rtl/*.sv
@cfgdir@/../../rtl/*.svi

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define YOSYS

[defines liveness]
`define PICORV32_FAIRNESS

[script-sources]
read_verilog -sv @cfgdir@/rvfi_wrapper.sv
read_verilog -sv -I@cfgdir@/../../rtl -I@cfgdir@/../.. @cfgdir@/../../rtl/*.sv

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);