

================================================================
== Vivado HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Thu Aug 24 04:13:50 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28459370|  28459370| 0.285 sec | 0.285 sec |  28459370|  28459370|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |     36888|     36888|      3074|          -|          -|       12|    no    |
        | + Loop 1.1          |      3072|      3072|         1|          -|          -|     3072|    no    |
        |- l_bias_i9          |  28422480|  28422480|   2368540|          -|          -|       12|    no    |
        | + l_j_init4         |      3072|      3072|         1|          1|          1|     3072|    yes   |
        | + l_S_k_0_k4_l_j12  |   2359309|   2359309|        15|          1|          1|  2359296|    yes   |
        | + l_j_back4         |      3072|      3072|         2|          1|          1|     3072|    yes   |
        | + l_j13             |      3078|      3078|         8|          1|          1|     3072|    yes   |
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    460|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    293|    -|
|Register         |        0|      -|     844|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      5|    1192|   1656|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U64  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U65  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v170_U  |Linear_layer_ds1_mb6  |        8|  0|   0|    0|  3072|   32|     1|        98304|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                      |        8|  0|   0|    0|  3072|   32|     1|        98304|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln329_fu_363_p2       |     +    |      0|  0|  24|          17|          17|
    |add_ln338_fu_460_p2       |     +    |      0|  0|  29|          22|           1|
    |add_ln341_fu_545_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln342_fu_531_p2       |     +    |      0|  0|  17|          23|          23|
    |add_ln352_fu_580_p2       |     +    |      0|  0|  24|          17|          17|
    |add_ln357_fu_610_p2       |     +    |      0|  0|  24|          17|          17|
    |i9_fu_379_p2              |     +    |      0|  0|  13|           4|           1|
    |j12_fu_494_p2             |     +    |      0|  0|  12|          12|           1|
    |j13_fu_595_p2             |     +    |      0|  0|  12|          12|           1|
    |j_back4_fu_565_p2         |     +    |      0|  0|  12|          12|           1|
    |j_init4_fu_391_p2         |     +    |      0|  0|  12|          12|           1|
    |k4_fu_466_p2              |     +    |      0|  0|  14|          10|           1|
    |v167_fu_311_p2            |     +    |      0|  0|  13|           4|           1|
    |v168_fu_353_p2            |     +    |      0|  0|  12|          12|           1|
    |sub_ln329_fu_341_p2       |     -    |      0|  0|  24|          17|          17|
    |sub_ln341_fu_430_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln342_fu_525_p2       |     -    |      0|  0|  17|          23|          23|
    |sub_ln352_fu_448_p2       |     -    |      0|  0|  24|          17|          17|
    |icmp_ln327_fu_305_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln328_fu_347_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln332_fu_373_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln334_fu_385_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln338_fu_454_p2      |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln339_fu_472_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln349_fu_559_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln354_fu_589_p2      |   icmp   |      0|  0|  13|          12|          12|
    |select_ln341_1_fu_486_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln341_fu_478_p3    |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 460|         362|         280|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7        |   9|          2|    1|          2|
    |ap_phi_mux_k4_0_phi_fu_251_p4  |   9|          2|   10|         20|
    |grp_fu_291_p0                  |  15|          3|   32|         96|
    |grp_fu_291_p1                  |  15|          3|   32|         96|
    |i9_0_reg_213                   |   9|          2|    4|          8|
    |indvar_flatten_reg_236         |   9|          2|   22|         44|
    |j12_0_reg_258                  |   9|          2|   12|         24|
    |j13_0_reg_280                  |   9|          2|   12|         24|
    |j_back4_0_reg_269              |   9|          2|   12|         24|
    |j_init4_0_reg_225              |   9|          2|   12|         24|
    |k4_0_reg_247                   |   9|          2|   10|         20|
    |v166_address0                  |  21|          4|   16|         64|
    |v166_d0                        |  15|          3|   32|         96|
    |v167_0_reg_191                 |   9|          2|    4|          8|
    |v168_0_reg_202                 |   9|          2|   12|         24|
    |v170_address0                  |  15|          3|   12|         36|
    |v170_address1                  |  15|          3|   12|         36|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 293|         63|  252|        668|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln352_reg_742         |  17|   0|   17|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |i9_0_reg_213              |   4|   0|    4|          0|
    |i9_reg_645                |   4|   0|    4|          0|
    |icmp_ln338_reg_669        |   1|   0|    1|          0|
    |icmp_ln349_reg_733        |   1|   0|    1|          0|
    |icmp_ln354_reg_752        |   1|   0|    1|          0|
    |indvar_flatten_reg_236    |  22|   0|   22|          0|
    |j12_0_reg_258             |  12|   0|   12|          0|
    |j13_0_reg_280             |  12|   0|   12|          0|
    |j_back4_0_reg_269         |  12|   0|   12|          0|
    |j_init4_0_reg_225         |  12|   0|   12|          0|
    |k4_0_reg_247              |  10|   0|   10|          0|
    |reg_299                   |  32|   0|   32|          0|
    |select_ln341_1_reg_685    |  10|   0|   10|          0|
    |select_ln341_reg_678      |  12|   0|   12|          0|
    |sub_ln329_reg_628         |   7|   0|   17|         10|
    |sub_ln341_reg_658         |   7|   0|   15|          8|
    |sub_ln352_reg_663         |   7|   0|   17|         10|
    |v163_load_reg_707         |  32|   0|   32|          0|
    |v166_addr_2_reg_761       |  16|   0|   16|          0|
    |v167_0_reg_191            |   4|   0|    4|          0|
    |v167_reg_623              |   4|   0|    4|          0|
    |v168_0_reg_202            |  12|   0|   12|          0|
    |v170_addr_2_reg_717       |  12|   0|   12|          0|
    |v175_reg_712              |  32|   0|   32|          0|
    |v176_reg_723              |  32|   0|   32|          0|
    |v177_reg_728              |  32|   0|   32|          0|
    |v182_reg_772              |  32|   0|   32|          0|
    |v183_reg_777              |  32|   0|   32|          0|
    |icmp_ln338_reg_669        |  64|  32|    1|          0|
    |icmp_ln354_reg_752        |  64|  32|    1|          0|
    |select_ln341_1_reg_685    |  64|  32|   10|          0|
    |select_ln341_reg_678      |  64|  32|   12|          0|
    |v166_addr_2_reg_761       |  64|  32|   16|          0|
    |v170_addr_2_reg_717       |  64|  32|   12|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 844| 192|  540|         28|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_done        | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|v163_address0  | out |   14|  ap_memory |       v163       |     array    |
|v163_ce0       | out |    1|  ap_memory |       v163       |     array    |
|v163_q0        |  in |   32|  ap_memory |       v163       |     array    |
|v164_address0  | out |   22|  ap_memory |       v164       |     array    |
|v164_ce0       | out |    1|  ap_memory |       v164       |     array    |
|v164_q0        |  in |   32|  ap_memory |       v164       |     array    |
|v165_address0  | out |   12|  ap_memory |       v165       |     array    |
|v165_ce0       | out |    1|  ap_memory |       v165       |     array    |
|v165_q0        |  in |   32|  ap_memory |       v165       |     array    |
|v166_address0  | out |   16|  ap_memory |       v166       |     array    |
|v166_ce0       | out |    1|  ap_memory |       v166       |     array    |
|v166_we0       | out |    1|  ap_memory |       v166       |     array    |
|v166_d0        | out |   32|  ap_memory |       v166       |     array    |
|v166_q0        |  in |   32|  ap_memory |       v166       |     array    |
|v166_address1  | out |   16|  ap_memory |       v166       |     array    |
|v166_ce1       | out |    1|  ap_memory |       v166       |     array    |
|v166_we1       | out |    1|  ap_memory |       v166       |     array    |
|v166_d1        | out |   32|  ap_memory |       v166       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

