// Copyright (c) 2022 W-Mai
// 
// This software is released under the MIT License.
// https://opensource.org/licenses/MIT

`include "../core/defines.v"

module core_id(
    input rst,

    // æ¥è‡ªcore_if_idçš„ä¿¡å·
    input wire[`InstByteBus]            inst_in,                // æŒ‡ä»¤å†…å®¹
    input wire[`InstAddressBus]         inst_addr_in,           // æŒ‡ä»¤åœ°å€

    // ä»core_regsè·å–çš„ä¿¡å·
    input wire[`RegistersByteBus]       read_reg1_data_in,      // é€šç”¨å¯„å­˜å™¨1è¾“å…¥æ•°æ®
    input wire[`RegistersByteBus]       read_reg2_data_in,      // é€šç”¨å¯„å­˜å™¨2è¾“å…¥æ•°æ®

    // å‘core_regså†™å…¥çš„ä¿¡å·
    output reg[`RegistersAddressBus]    write_reg1_addr_out,    // è¯»é€šç”¨å¯„å­˜å™¨1åœ°å€
    output reg[`RegistersAddressBus]    write_reg2_addr_out,    // è¯»é€šç”¨å¯„å­˜å™¨2åœ°å€

    // å‘core_exæ¨¡å—å†™å…¥çš„ä¿¡å·
        // inst
    output reg[`InstByteBus]            inst_out,               // æŒ‡ä»¤å†…å®¹
    output reg[`InstAddressBus]         inst_addr_out,          // æŒ‡ä»¤åœ°å€
        // regs
    output reg                          reg_we_out,             // å†™é€šç”¨å¯„å­˜å™¨æ ‡å¿—
    output reg[`RegistersAddressBus]    reg_write_addr_out,     // å†™é€šç”¨å¯„å­˜å™¨åœ°å€
    output reg[`RegistersByteBus]       reg1_data_out,          // é€šç”¨å¯„å­˜å™¨1æ•°æ®
    output reg[`RegistersByteBus]       reg2_data_out           // é€šç”¨å¯„å­˜å™¨2æ•°æ®
);

wire[`INST_OPCODEBus]   opcode;                         // æŒ‡ä»¤æ“ä½œç 
wire[`INST_FUNC3Bus]    func3;                          // func3
wire[`INST_FUNC7Bus]    func7;                          // func7
wire[`INST_REGBus]      rs1, rs2, rd;                   // æŒ‡ä»¤æ“ä½œæ•°
wire[`INST_IMMBus]      immI, immS, immB, immU, immJ;   // æŒ‡ä»¤ç«‹å³æ•°
wire[`INST_SHAMTBus]    shamt;                          // æŒ‡ä»¤ç§»ä½æ•°

// è¿™ä¸€å¤§å¨å¯¹ç€æ‰‹å†Œå†™äº†åŠä¸ªå¤šå°æ—¶ï¼Œçœ‹åäº†ğŸ¤®
assign opcode   =       inst_in[6:0];
assign func3    =       inst_in[14:12];
assign func7    =       inst_in[31:25];
assign rs1      =       inst_in[19:15];
assign rs2      =       inst_in[24:20];
assign rd       =       inst_in[11:7];
assign immI     =       {{20{inst_in[31]}}, inst_in[31:20]}; 
assign immS     =       {{20{inst_in[31]}}, inst_in[31:25], inst_in[11:7]};
assign immB     =       {{20{inst_in[12]}}, inst_in[11], inst_in[30:25], inst_in[11:8], 1'b0};
assign immU     =       inst_in[31:12];
assign immJ     =       {{12{inst_in[31]}}, inst_in[19:12], inst_in[20], inst_in[30:21], 1'b0};
assign shamt    =       {27'b0, inst_in[24:20]};

// ä¸€ä¸ªå·¨å¤§çš„ç»„åˆé€»è¾‘ç”µè·¯ç”¨æ¥è§£ææŒ‡ä»¤
always @(*) begin
    inst_out            = inst_in;
    inst_addr_out       = inst_addr_in;
    reg1_data_out       = read_reg1_data_in;
    reg2_data_out       = read_reg2_data_in;

    // åˆ¤æ–­æŒ‡ä»¤æ“ä½œç 
    case(opcode)
        `INST_TYPE_R      : begin
            casex (func3)
                
            endcase
        end

        `INST_TYPE_I      : begin
            
        end

        default:
            reg_we_out          = `WriteDisable;
            reg_write_addr_out  = `ZeroReg;
            write_reg1_addr_out = `ZeroReg,
            write_reg2_addr_out = `ZeroReg;,
    endcase
end

endmodule
