(edif SCPU_ctrl
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2021 03 23 14 09 17)
  (program "Vivado" (version "2017.4"))
  (comment "Built on 'Fri Dec 15 20:55:39 MST 2017'")
  (comment "Built by 'xbuild'")
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell LUT5 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
       )
     )
   )
   (cell LUT4 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
       )
     )
   )
   (cell LUT6 (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I0 (direction INPUT))
        (port I1 (direction INPUT))
        (port I2 (direction INPUT))
        (port I3 (direction INPUT))
        (port I4 (direction INPUT))
        (port I5 (direction INPUT))
       )
     )
   )
   (cell GND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port G (direction OUTPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell SCPU_ctrl (celltype GENERIC)
     (view SCPU_ctrl (viewtype NETLIST)
       (interface 
        (port ALUSrc_B (direction OUTPUT))
        (port Branch (direction OUTPUT))
        (port CPU_MIO (direction OUTPUT))
        (port Fun7 (direction INPUT))
        (port Jump (direction OUTPUT))
        (port MIO_ready (direction INPUT))
        (port MemRW (direction OUTPUT))
        (port RegWrite (direction OUTPUT))
        (port (array (rename ALU_Control "ALU_Control[2:0]") 3) (direction OUTPUT))
        (port (array (rename Fun3 "Fun3[2:0]") 3) (direction INPUT))
        (port (array (rename ImmSel "ImmSel[1:0]") 2) (direction OUTPUT))
        (port (array (rename MemtoReg "MemtoReg[1:0]") 2) (direction OUTPUT))
        (port (array (rename OPcode "OPcode[4:0]") 5) (direction INPUT))
       )
       (contents
         (instance ALUSrc_B_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000007"))
         )
         (instance (rename ALU_Control_0__INST_0 "ALU_Control[0]_INST_0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'h0454"))
         )
         (instance (rename ALU_Control_1__INST_0 "ALU_Control[1]_INST_0") (viewref netlist (cellref LUT4 (libraryref hdi_primitives)))
           (property INIT (string "16'hFF57"))
         )
         (instance (rename ALU_Control_2__INST_0 "ALU_Control[2]_INST_0") (viewref netlist (cellref LUT6 (libraryref hdi_primitives)))
           (property INIT (string "64'h9898DD98DDDDDD98"))
         )
         (instance (rename ALU_Control_2__INST_0_i_1 "ALU_Control[2]_INST_0_i_1") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00001101"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
         )
         (instance (rename ALU_Control_2__INST_0_i_2 "ALU_Control[2]_INST_0_i_2") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00011000"))
           (property SOFT_HLUTNM (string "soft_lutpair0"))
         )
         (instance Branch_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000040"))
         )
         (instance GND (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance (rename ImmSel_0__INST_0 "ImmSel[0]_INST_0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00008100"))
         )
         (instance (rename ImmSel_1__INST_0 "ImmSel[1]_INST_0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h40000040"))
         )
         (instance Jump_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00008000"))
         )
         (instance MemRW_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000010"))
         )
         (instance (rename MemtoReg_0__INST_0 "MemtoReg[0]_INST_0") (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h00000001"))
         )
         (instance RegWrite_INST_0 (viewref netlist (cellref LUT5 (libraryref hdi_primitives)))
           (property INIT (string "32'h08000051"))
         )
         (net (rename &_const0_ "<const0>") (joined
          (portref G (instanceref GND))
          (portref CPU_MIO)
          )
         )
         (net ALUSrc_B (joined
          (portref O (instanceref ALUSrc_B_INST_0))
          (portref ALUSrc_B)
          )
         )
         (net (rename ALU_Control_0_ "ALU_Control[0]") (joined
          (portref O (instanceref ALU_Control_0__INST_0))
          (portref (member ALU_Control 2))
          )
         )
         (net (rename ALU_Control_1_ "ALU_Control[1]") (joined
          (portref O (instanceref ALU_Control_1__INST_0))
          (portref (member ALU_Control 1))
          )
         )
         (net (rename ALU_Control_2_ "ALU_Control[2]") (joined
          (portref O (instanceref ALU_Control_2__INST_0))
          (portref (member ALU_Control 0))
          )
         )
         (net (rename ALU_Control_2__INST_0_i_1_n_0 "ALU_Control[2]_INST_0_i_1_n_0") (joined
          (portref I0 (instanceref ALU_Control_0__INST_0))
          (portref I0 (instanceref ALU_Control_2__INST_0))
          (portref I3 (instanceref ALU_Control_1__INST_0))
          (portref O (instanceref ALU_Control_2__INST_0_i_1))
          )
         )
         (net (rename ALU_Control_2__INST_0_i_2_n_0 "ALU_Control[2]_INST_0_i_2_n_0") (joined
          (portref I1 (instanceref ALU_Control_2__INST_0))
          (portref O (instanceref ALU_Control_2__INST_0_i_2))
          )
         )
         (net Branch (joined
          (portref O (instanceref Branch_INST_0))
          (portref Branch)
          )
         )
         (net (rename Fun3_0_ "Fun3[0]") (joined
          (portref I1 (instanceref ALU_Control_1__INST_0))
          (portref I3 (instanceref ALU_Control_0__INST_0))
          (portref I3 (instanceref ALU_Control_2__INST_0))
          (portref (member Fun3 2))
          )
         )
         (net (rename Fun3_1_ "Fun3[1]") (joined
          (portref I2 (instanceref ALU_Control_0__INST_0))
          (portref I2 (instanceref ALU_Control_1__INST_0))
          (portref I4 (instanceref ALU_Control_2__INST_0))
          (portref (member Fun3 1))
          )
         )
         (net (rename Fun3_2_ "Fun3[2]") (joined
          (portref I0 (instanceref ALU_Control_1__INST_0))
          (portref I1 (instanceref ALU_Control_0__INST_0))
          (portref I5 (instanceref ALU_Control_2__INST_0))
          (portref (member Fun3 0))
          )
         )
         (net Fun7 (joined
          (portref I2 (instanceref ALU_Control_2__INST_0))
          (portref Fun7)
          )
         )
         (net (rename ImmSel_0_ "ImmSel[0]") (joined
          (portref O (instanceref ImmSel_0__INST_0))
          (portref (member ImmSel 1))
          )
         )
         (net (rename ImmSel_1_ "ImmSel[1]") (joined
          (portref O (instanceref ImmSel_1__INST_0))
          (portref (member ImmSel 0))
          )
         )
         (net MemRW (joined
          (portref O (instanceref MemRW_INST_0))
          (portref MemRW)
          )
         )
         (net (rename MemtoReg_0_ "MemtoReg[0]") (joined
          (portref O (instanceref MemtoReg_0__INST_0))
          (portref (member MemtoReg 1))
          )
         )
         (net (rename MemtoReg_1_ "MemtoReg[1]") (joined
          (portref O (instanceref Jump_INST_0))
          (portref Jump)
          (portref (member MemtoReg 0))
          )
         )
         (net (rename OPcode_0_ "OPcode[0]") (joined
          (portref I0 (instanceref ALU_Control_2__INST_0_i_1))
          (portref I0 (instanceref ALU_Control_2__INST_0_i_2))
          (portref I0 (instanceref RegWrite_INST_0))
          (portref I1 (instanceref Jump_INST_0))
          (portref I1 (instanceref MemRW_INST_0))
          (portref I2 (instanceref ALUSrc_B_INST_0))
          (portref I2 (instanceref ImmSel_0__INST_0))
          (portref I2 (instanceref MemtoReg_0__INST_0))
          (portref I3 (instanceref Branch_INST_0))
          (portref I4 (instanceref ImmSel_1__INST_0))
          (portref (member OPcode 4))
          )
         )
         (net (rename OPcode_1_ "OPcode[1]") (joined
          (portref I0 (instanceref Branch_INST_0))
          (portref I0 (instanceref ImmSel_0__INST_0))
          (portref I0 (instanceref Jump_INST_0))
          (portref I1 (instanceref ALU_Control_2__INST_0_i_2))
          (portref I1 (instanceref MemtoReg_0__INST_0))
          (portref I3 (instanceref ALUSrc_B_INST_0))
          (portref I3 (instanceref ImmSel_1__INST_0))
          (portref I3 (instanceref MemRW_INST_0))
          (portref I3 (instanceref RegWrite_INST_0))
          (portref I4 (instanceref ALU_Control_2__INST_0_i_1))
          (portref (member OPcode 3))
          )
         )
         (net (rename OPcode_2_ "OPcode[2]") (joined
          (portref I0 (instanceref ALUSrc_B_INST_0))
          (portref I0 (instanceref ImmSel_1__INST_0))
          (portref I0 (instanceref MemRW_INST_0))
          (portref I1 (instanceref ALU_Control_2__INST_0_i_1))
          (portref I2 (instanceref RegWrite_INST_0))
          (portref I3 (instanceref MemtoReg_0__INST_0))
          (portref I4 (instanceref ALU_Control_2__INST_0_i_2))
          (portref I4 (instanceref Branch_INST_0))
          (portref I4 (instanceref ImmSel_0__INST_0))
          (portref I4 (instanceref Jump_INST_0))
          (portref (member OPcode 2))
          )
         )
         (net (rename OPcode_3_ "OPcode[3]") (joined
          (portref I1 (instanceref ALUSrc_B_INST_0))
          (portref I1 (instanceref Branch_INST_0))
          (portref I1 (instanceref RegWrite_INST_0))
          (portref I2 (instanceref ImmSel_1__INST_0))
          (portref I2 (instanceref MemRW_INST_0))
          (portref I3 (instanceref ALU_Control_2__INST_0_i_1))
          (portref I3 (instanceref ALU_Control_2__INST_0_i_2))
          (portref I3 (instanceref ImmSel_0__INST_0))
          (portref I3 (instanceref Jump_INST_0))
          (portref I4 (instanceref MemtoReg_0__INST_0))
          (portref (member OPcode 1))
          )
         )
         (net (rename OPcode_4_ "OPcode[4]") (joined
          (portref I0 (instanceref MemtoReg_0__INST_0))
          (portref I1 (instanceref ImmSel_0__INST_0))
          (portref I1 (instanceref ImmSel_1__INST_0))
          (portref I2 (instanceref ALU_Control_2__INST_0_i_1))
          (portref I2 (instanceref ALU_Control_2__INST_0_i_2))
          (portref I2 (instanceref Branch_INST_0))
          (portref I2 (instanceref Jump_INST_0))
          (portref I4 (instanceref ALUSrc_B_INST_0))
          (portref I4 (instanceref MemRW_INST_0))
          (portref I4 (instanceref RegWrite_INST_0))
          (portref (member OPcode 0))
          )
         )
         (net RegWrite (joined
          (portref O (instanceref RegWrite_INST_0))
          (portref RegWrite)
          )
         )
       )
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design SCPU_ctrl
    (cellref SCPU_ctrl (libraryref work))
    (property XLNX_PROJ_DIR (string "C:/Users/ASUS/Desktop/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl"))
    (property part (string "xc7k160tffg676-2L"))
  )
)
