/*
 * stm32f4xx.h
 *
 *  Created on: 21 Dec 2025
 *      Author: Sayad Hassan
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR				0x08000000U
#define SRAM1_BASEADDR				0x20000000U  // 112KB
#define SRAM2_BASEADDR				0x2001C000U  // after SRAM1_BASEADDR + 112KB (K = 1024)
#define SRAM_BASEADDR				SRAM1_BASEADDR
#define ROM_BASEADDR				0x1FFF0000U



#endif /* INC_STM32F407XX_H_ */
