$date
	Tue Oct 21 18:41:24 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module TESTANDO $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
b101 %
b11 $
0#
0"
x!
$end
#1
b11 %
b100 $
1"
1&
#2
0(
0!
0"
0&
#3
1"
1&
#4
0"
0&
#5
1"
1&
#6
0"
0&
#7
1"
1&
1#
1'
#8
1(
1!
0"
0&
#9
1"
1&
#10
0"
0&
0#
0'
#11
1"
1&
1#
1'
#12
0"
0&
#13
1"
1&
#14
0"
0&
#15
1"
1&
#16
0"
0&
#17
1"
1&
#18
0"
0&
#19
1"
1&
0#
0'
#20
0(
0!
0"
0&
#21
1"
1&
#22
0"
0&
1#
1'
#23
1"
1&
#24
1(
1!
0"
0&
#25
1"
1&
#26
0"
0&
#27
1"
1&
0#
0'
#28
0(
0!
0"
0&
#29
1"
1&
#30
0"
0&
#31
1"
1&
#32
0"
0&
#33
1"
1&
#34
0"
0&
#35
1"
1&
#36
0"
0&
#37
1"
1&
#38
0"
0&
#39
1"
1&
#40
0"
0&
#41
1"
1&
#42
0"
0&
#43
1"
1&
#44
0"
0&
#45
1"
1&
#46
0"
0&
#47
1"
1&
#48
0"
0&
#49
1"
1&
#50
0"
0&
