// Seed: 1518071669
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3,
    output wand id_4
);
  assign id_3 = id_6;
  assign module_2.type_7 = 0;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2
    , id_5,
    output supply1 id_3
);
  assign id_1 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1,
    input  uwire id_2,
    output tri1  id_3
);
  initial id_0 = #1 id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
