// Seed: 1584267252
module module_0;
  assign id_1 = 1 << id_1 || id_1 || id_1 < id_1;
  wire id_5;
  always @(*) begin : LABEL_0
    id_1 <= 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = id_4;
  tri0 id_7;
  always @(posedge ~id_7) begin : LABEL_0
    wait (1);
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
