
cv05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bc4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08003c84  08003c84  00013c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f78  08003f78  00013f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f7c  08003f7c  00013f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000070  08003ff0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  08003ff0  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008593  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000170d  00000000  00000000  0002862b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f8  00000000  00000000  00029d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000660  00000000  00000000  0002a430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010462  00000000  00000000  0002aa90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000090dc  00000000  00000000  0003aef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005e4ae  00000000  00000000  00043fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a247c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021f0  00000000  00000000  000a24cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c6c 	.word	0x08003c6c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003c6c 	.word	0x08003c6c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	b29a      	uxth	r2, r3
 8000244:	2301      	movs	r3, #1
 8000246:	425b      	negs	r3, r3
 8000248:	68b9      	ldr	r1, [r7, #8]
 800024a:	4804      	ldr	r0, [pc, #16]	; (800025c <_write+0x28>)
 800024c:	f001 fd52 	bl	8001cf4 <HAL_UART_Transmit>
	return n;
 8000250:	687b      	ldr	r3, [r7, #4]
}
 8000252:	0018      	movs	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	200000d0 	.word	0x200000d0

08000260 <uart_process_command>:

void uart_process_command(char cmd[CMD_BUFFER_LEN])
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
	char *token;
	token = strtok(cmd, " ");
 8000268:	4a52      	ldr	r2, [pc, #328]	; (80003b4 <uart_process_command+0x154>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	0011      	movs	r1, r2
 800026e:	0018      	movs	r0, r3
 8000270:	f002 fc50 	bl	8002b14 <strtok>
 8000274:	0003      	movs	r3, r0
 8000276:	60fb      	str	r3, [r7, #12]
	if (strcasecmp(token, "HELLO") == 0) {
 8000278:	4a4f      	ldr	r2, [pc, #316]	; (80003b8 <uart_process_command+0x158>)
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	0011      	movs	r1, r2
 800027e:	0018      	movs	r0, r3
 8000280:	f002 fc2e 	bl	8002ae0 <strcasecmp>
 8000284:	1e03      	subs	r3, r0, #0
 8000286:	d104      	bne.n	8000292 <uart_process_command+0x32>
		printf("Komunikace OK\n");
 8000288:	4b4c      	ldr	r3, [pc, #304]	; (80003bc <uart_process_command+0x15c>)
 800028a:	0018      	movs	r0, r3
 800028c:	f002 fc1e 	bl	8002acc <puts>
			printf("LED2 is OFF\n");
		}
		else printf("LED2 is ON\n");
	}
	//printf("prijato: '%s'\n", cmd);
}
 8000290:	e08c      	b.n	80003ac <uart_process_command+0x14c>
	else if (strcasecmp(token, "LED1") == 0) {
 8000292:	4a4b      	ldr	r2, [pc, #300]	; (80003c0 <uart_process_command+0x160>)
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	0011      	movs	r1, r2
 8000298:	0018      	movs	r0, r3
 800029a:	f002 fc21 	bl	8002ae0 <strcasecmp>
 800029e:	1e03      	subs	r3, r0, #0
 80002a0:	d12a      	bne.n	80002f8 <uart_process_command+0x98>
		token = strtok(NULL, " ");
 80002a2:	4b44      	ldr	r3, [pc, #272]	; (80003b4 <uart_process_command+0x154>)
 80002a4:	0019      	movs	r1, r3
 80002a6:	2000      	movs	r0, #0
 80002a8:	f002 fc34 	bl	8002b14 <strtok>
 80002ac:	0003      	movs	r3, r0
 80002ae:	60fb      	str	r3, [r7, #12]
		if (strcasecmp(token, "ON") == 0){
 80002b0:	4a44      	ldr	r2, [pc, #272]	; (80003c4 <uart_process_command+0x164>)
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	0011      	movs	r1, r2
 80002b6:	0018      	movs	r0, r3
 80002b8:	f002 fc12 	bl	8002ae0 <strcasecmp>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d107      	bne.n	80002d0 <uart_process_command+0x70>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80002c0:	2390      	movs	r3, #144	; 0x90
 80002c2:	05db      	lsls	r3, r3, #23
 80002c4:	2201      	movs	r2, #1
 80002c6:	2110      	movs	r1, #16
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 f836 	bl	800133a <HAL_GPIO_WritePin>
 80002ce:	e00e      	b.n	80002ee <uart_process_command+0x8e>
		else if (strcasecmp(token, "OFF") == 0) {
 80002d0:	4a3d      	ldr	r2, [pc, #244]	; (80003c8 <uart_process_command+0x168>)
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	0011      	movs	r1, r2
 80002d6:	0018      	movs	r0, r3
 80002d8:	f002 fc02 	bl	8002ae0 <strcasecmp>
 80002dc:	1e03      	subs	r3, r0, #0
 80002de:	d106      	bne.n	80002ee <uart_process_command+0x8e>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 80002e0:	2390      	movs	r3, #144	; 0x90
 80002e2:	05db      	lsls	r3, r3, #23
 80002e4:	2200      	movs	r2, #0
 80002e6:	2110      	movs	r1, #16
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 f826 	bl	800133a <HAL_GPIO_WritePin>
		printf("OK\n");
 80002ee:	4b37      	ldr	r3, [pc, #220]	; (80003cc <uart_process_command+0x16c>)
 80002f0:	0018      	movs	r0, r3
 80002f2:	f002 fbeb 	bl	8002acc <puts>
}
 80002f6:	e059      	b.n	80003ac <uart_process_command+0x14c>
	else if (strcasecmp(token, "LED2") == 0) {
 80002f8:	4a35      	ldr	r2, [pc, #212]	; (80003d0 <uart_process_command+0x170>)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	0011      	movs	r1, r2
 80002fe:	0018      	movs	r0, r3
 8000300:	f002 fbee 	bl	8002ae0 <strcasecmp>
 8000304:	1e03      	subs	r3, r0, #0
 8000306:	d128      	bne.n	800035a <uart_process_command+0xfa>
		token = strtok(NULL, " ");
 8000308:	4b2a      	ldr	r3, [pc, #168]	; (80003b4 <uart_process_command+0x154>)
 800030a:	0019      	movs	r1, r3
 800030c:	2000      	movs	r0, #0
 800030e:	f002 fc01 	bl	8002b14 <strtok>
 8000312:	0003      	movs	r3, r0
 8000314:	60fb      	str	r3, [r7, #12]
		if (strcasecmp(token, "ON") == 0){
 8000316:	4a2b      	ldr	r2, [pc, #172]	; (80003c4 <uart_process_command+0x164>)
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	0011      	movs	r1, r2
 800031c:	0018      	movs	r0, r3
 800031e:	f002 fbdf 	bl	8002ae0 <strcasecmp>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d106      	bne.n	8000334 <uart_process_command+0xd4>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000326:	4b2b      	ldr	r3, [pc, #172]	; (80003d4 <uart_process_command+0x174>)
 8000328:	2201      	movs	r2, #1
 800032a:	2101      	movs	r1, #1
 800032c:	0018      	movs	r0, r3
 800032e:	f001 f804 	bl	800133a <HAL_GPIO_WritePin>
 8000332:	e00d      	b.n	8000350 <uart_process_command+0xf0>
		else if (strcasecmp(token, "OFF") == 0) {
 8000334:	4a24      	ldr	r2, [pc, #144]	; (80003c8 <uart_process_command+0x168>)
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	0011      	movs	r1, r2
 800033a:	0018      	movs	r0, r3
 800033c:	f002 fbd0 	bl	8002ae0 <strcasecmp>
 8000340:	1e03      	subs	r3, r0, #0
 8000342:	d105      	bne.n	8000350 <uart_process_command+0xf0>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000344:	4b23      	ldr	r3, [pc, #140]	; (80003d4 <uart_process_command+0x174>)
 8000346:	2200      	movs	r2, #0
 8000348:	2101      	movs	r1, #1
 800034a:	0018      	movs	r0, r3
 800034c:	f000 fff5 	bl	800133a <HAL_GPIO_WritePin>
		printf("OK\n");
 8000350:	4b1e      	ldr	r3, [pc, #120]	; (80003cc <uart_process_command+0x16c>)
 8000352:	0018      	movs	r0, r3
 8000354:	f002 fbba 	bl	8002acc <puts>
}
 8000358:	e028      	b.n	80003ac <uart_process_command+0x14c>
	else if (strcasecmp(token, "STATUS") == 0){
 800035a:	4a1f      	ldr	r2, [pc, #124]	; (80003d8 <uart_process_command+0x178>)
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	0011      	movs	r1, r2
 8000360:	0018      	movs	r0, r3
 8000362:	f002 fbbd 	bl	8002ae0 <strcasecmp>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d120      	bne.n	80003ac <uart_process_command+0x14c>
		if (HAL_GPIO_ReadPin(LED1_GPIO_Port, LED1_Pin) == 0) {
 800036a:	2390      	movs	r3, #144	; 0x90
 800036c:	05db      	lsls	r3, r3, #23
 800036e:	2110      	movs	r1, #16
 8000370:	0018      	movs	r0, r3
 8000372:	f000 ffc5 	bl	8001300 <HAL_GPIO_ReadPin>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d104      	bne.n	8000384 <uart_process_command+0x124>
			printf("LED1 is OFF\n");
 800037a:	4b18      	ldr	r3, [pc, #96]	; (80003dc <uart_process_command+0x17c>)
 800037c:	0018      	movs	r0, r3
 800037e:	f002 fba5 	bl	8002acc <puts>
 8000382:	e003      	b.n	800038c <uart_process_command+0x12c>
		else printf("LED1 is ON\n");
 8000384:	4b16      	ldr	r3, [pc, #88]	; (80003e0 <uart_process_command+0x180>)
 8000386:	0018      	movs	r0, r3
 8000388:	f002 fba0 	bl	8002acc <puts>
		if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == 0) {
 800038c:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <uart_process_command+0x174>)
 800038e:	2101      	movs	r1, #1
 8000390:	0018      	movs	r0, r3
 8000392:	f000 ffb5 	bl	8001300 <HAL_GPIO_ReadPin>
 8000396:	1e03      	subs	r3, r0, #0
 8000398:	d104      	bne.n	80003a4 <uart_process_command+0x144>
			printf("LED2 is OFF\n");
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <uart_process_command+0x184>)
 800039c:	0018      	movs	r0, r3
 800039e:	f002 fb95 	bl	8002acc <puts>
}
 80003a2:	e003      	b.n	80003ac <uart_process_command+0x14c>
		else printf("LED2 is ON\n");
 80003a4:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <uart_process_command+0x188>)
 80003a6:	0018      	movs	r0, r3
 80003a8:	f002 fb90 	bl	8002acc <puts>
}
 80003ac:	46c0      	nop			; (mov r8, r8)
 80003ae:	46bd      	mov	sp, r7
 80003b0:	b004      	add	sp, #16
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	08003c84 	.word	0x08003c84
 80003b8:	08003c88 	.word	0x08003c88
 80003bc:	08003c90 	.word	0x08003c90
 80003c0:	08003ca0 	.word	0x08003ca0
 80003c4:	08003ca8 	.word	0x08003ca8
 80003c8:	08003cac 	.word	0x08003cac
 80003cc:	08003cb0 	.word	0x08003cb0
 80003d0:	08003cb4 	.word	0x08003cb4
 80003d4:	48000400 	.word	0x48000400
 80003d8:	08003cbc 	.word	0x08003cbc
 80003dc:	08003cc4 	.word	0x08003cc4
 80003e0:	08003cd0 	.word	0x08003cd0
 80003e4:	08003cdc 	.word	0x08003cdc
 80003e8:	08003ce8 	.word	0x08003ce8

080003ec <uart_byte_available>:




static void uart_byte_available(uint8_t c)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	0002      	movs	r2, r0
 80003f4:	1dfb      	adds	r3, r7, #7
 80003f6:	701a      	strb	r2, [r3, #0]
	static uint16_t cnt;
	static char data[CMD_BUFFER_LEN];
	if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 80003f8:	4b19      	ldr	r3, [pc, #100]	; (8000460 <uart_byte_available+0x74>)
 80003fa:	881b      	ldrh	r3, [r3, #0]
 80003fc:	2bff      	cmp	r3, #255	; 0xff
 80003fe:	d812      	bhi.n	8000426 <uart_byte_available+0x3a>
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b1f      	cmp	r3, #31
 8000406:	d90e      	bls.n	8000426 <uart_byte_available+0x3a>
 8000408:	1dfb      	adds	r3, r7, #7
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b7e      	cmp	r3, #126	; 0x7e
 800040e:	d80a      	bhi.n	8000426 <uart_byte_available+0x3a>
 8000410:	4b13      	ldr	r3, [pc, #76]	; (8000460 <uart_byte_available+0x74>)
 8000412:	881b      	ldrh	r3, [r3, #0]
 8000414:	1c5a      	adds	r2, r3, #1
 8000416:	b291      	uxth	r1, r2
 8000418:	4a11      	ldr	r2, [pc, #68]	; (8000460 <uart_byte_available+0x74>)
 800041a:	8011      	strh	r1, [r2, #0]
 800041c:	0019      	movs	r1, r3
 800041e:	4b11      	ldr	r3, [pc, #68]	; (8000464 <uart_byte_available+0x78>)
 8000420:	1dfa      	adds	r2, r7, #7
 8000422:	7812      	ldrb	r2, [r2, #0]
 8000424:	545a      	strb	r2, [r3, r1]
	if ((c == '\n' || c == '\r') && cnt > 0) {
 8000426:	1dfb      	adds	r3, r7, #7
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b0a      	cmp	r3, #10
 800042c:	d003      	beq.n	8000436 <uart_byte_available+0x4a>
 800042e:	1dfb      	adds	r3, r7, #7
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b0d      	cmp	r3, #13
 8000434:	d110      	bne.n	8000458 <uart_byte_available+0x6c>
 8000436:	4b0a      	ldr	r3, [pc, #40]	; (8000460 <uart_byte_available+0x74>)
 8000438:	881b      	ldrh	r3, [r3, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d00c      	beq.n	8000458 <uart_byte_available+0x6c>
		data[cnt] = '\0';
 800043e:	4b08      	ldr	r3, [pc, #32]	; (8000460 <uart_byte_available+0x74>)
 8000440:	881b      	ldrh	r3, [r3, #0]
 8000442:	001a      	movs	r2, r3
 8000444:	4b07      	ldr	r3, [pc, #28]	; (8000464 <uart_byte_available+0x78>)
 8000446:	2100      	movs	r1, #0
 8000448:	5499      	strb	r1, [r3, r2]
		uart_process_command(data);
 800044a:	4b06      	ldr	r3, [pc, #24]	; (8000464 <uart_byte_available+0x78>)
 800044c:	0018      	movs	r0, r3
 800044e:	f7ff ff07 	bl	8000260 <uart_process_command>
		cnt = 0;
 8000452:	4b03      	ldr	r3, [pc, #12]	; (8000460 <uart_byte_available+0x74>)
 8000454:	2200      	movs	r2, #0
 8000456:	801a      	strh	r2, [r3, #0]
	}
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	b002      	add	sp, #8
 800045e:	bd80      	pop	{r7, pc}
 8000460:	20000198 	.word	0x20000198
 8000464:	2000019c 	.word	0x2000019c

08000468 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800046e:	f000 fafd 	bl	8000a6c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000472:	f000 f83b 	bl	80004ec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000476:	f000 f8d1 	bl	800061c <MX_GPIO_Init>
	MX_DMA_Init();
 800047a:	f000 f8b1 	bl	80005e0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800047e:	f000 f87f 	bl	8000580 <MX_USART2_UART_Init>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000482:	4916      	ldr	r1, [pc, #88]	; (80004dc <main+0x74>)
 8000484:	4b16      	ldr	r3, [pc, #88]	; (80004e0 <main+0x78>)
 8000486:	2240      	movs	r2, #64	; 0x40
 8000488:	0018      	movs	r0, r3
 800048a:	f001 fcdc 	bl	8001e46 <HAL_UART_Receive_DMA>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 800048e:	e019      	b.n	80004c4 <main+0x5c>
			uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8000490:	4b14      	ldr	r3, [pc, #80]	; (80004e4 <main+0x7c>)
 8000492:	881b      	ldrh	r3, [r3, #0]
 8000494:	b29b      	uxth	r3, r3
 8000496:	0019      	movs	r1, r3
 8000498:	1dfb      	adds	r3, r7, #7
 800049a:	4a10      	ldr	r2, [pc, #64]	; (80004dc <main+0x74>)
 800049c:	5c52      	ldrb	r2, [r2, r1]
 800049e:	701a      	strb	r2, [r3, #0]
			if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 80004a0:	4b10      	ldr	r3, [pc, #64]	; (80004e4 <main+0x7c>)
 80004a2:	881b      	ldrh	r3, [r3, #0]
 80004a4:	b29b      	uxth	r3, r3
 80004a6:	3301      	adds	r3, #1
 80004a8:	b29b      	uxth	r3, r3
 80004aa:	4a0e      	ldr	r2, [pc, #56]	; (80004e4 <main+0x7c>)
 80004ac:	1c19      	adds	r1, r3, #0
 80004ae:	8011      	strh	r1, [r2, #0]
 80004b0:	2b3f      	cmp	r3, #63	; 0x3f
 80004b2:	d902      	bls.n	80004ba <main+0x52>
 80004b4:	4b0b      	ldr	r3, [pc, #44]	; (80004e4 <main+0x7c>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	801a      	strh	r2, [r3, #0]
			uart_byte_available(b); // process every received byte with the RX state machine
 80004ba:	1dfb      	adds	r3, r7, #7
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	0018      	movs	r0, r3
 80004c0:	f7ff ff94 	bl	80003ec <uart_byte_available>
		while (uart_rx_read_ptr != uart_rx_write_ptr) {
 80004c4:	4b07      	ldr	r3, [pc, #28]	; (80004e4 <main+0x7c>)
 80004c6:	881b      	ldrh	r3, [r3, #0]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	0019      	movs	r1, r3
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <main+0x80>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	2240      	movs	r2, #64	; 0x40
 80004d4:	1ad3      	subs	r3, r2, r3
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d1da      	bne.n	8000490 <main+0x28>
		HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 80004da:	e7d2      	b.n	8000482 <main+0x1a>
 80004dc:	2000008c 	.word	0x2000008c
 80004e0:	200000d0 	.word	0x200000d0
 80004e4:	200000cc 	.word	0x200000cc
 80004e8:	20000154 	.word	0x20000154

080004ec <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80004ec:	b590      	push	{r4, r7, lr}
 80004ee:	b091      	sub	sp, #68	; 0x44
 80004f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	2410      	movs	r4, #16
 80004f4:	193b      	adds	r3, r7, r4
 80004f6:	0018      	movs	r0, r3
 80004f8:	2330      	movs	r3, #48	; 0x30
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f002 fa6b 	bl	80029d8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000502:	003b      	movs	r3, r7
 8000504:	0018      	movs	r0, r3
 8000506:	2310      	movs	r3, #16
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f002 fa64 	bl	80029d8 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000510:	0021      	movs	r1, r4
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2202      	movs	r2, #2
 8000516:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2201      	movs	r2, #1
 800051c:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2210      	movs	r2, #16
 8000522:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2202      	movs	r2, #2
 8000528:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	22a0      	movs	r2, #160	; 0xa0
 8000534:	0392      	lsls	r2, r2, #14
 8000536:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	187b      	adds	r3, r7, r1
 8000540:	0018      	movs	r0, r3
 8000542:	f000 ff17 	bl	8001374 <HAL_RCC_OscConfig>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x62>
	{
		Error_Handler();
 800054a:	f000 f8f9 	bl	8000740 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	003b      	movs	r3, r7
 8000550:	2207      	movs	r2, #7
 8000552:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000554:	003b      	movs	r3, r7
 8000556:	2202      	movs	r2, #2
 8000558:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	003b      	movs	r3, r7
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000560:	003b      	movs	r3, r7
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000566:	003b      	movs	r3, r7
 8000568:	2101      	movs	r1, #1
 800056a:	0018      	movs	r0, r3
 800056c:	f001 fa1c 	bl	80019a8 <HAL_RCC_ClockConfig>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0x8c>
	{
		Error_Handler();
 8000574:	f000 f8e4 	bl	8000740 <Error_Handler>
	}
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b011      	add	sp, #68	; 0x44
 800057e:	bd90      	pop	{r4, r7, pc}

08000580 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000584:	4b14      	ldr	r3, [pc, #80]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 8000586:	4a15      	ldr	r2, [pc, #84]	; (80005dc <MX_USART2_UART_Init+0x5c>)
 8000588:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 800058a:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 800058c:	2296      	movs	r2, #150	; 0x96
 800058e:	0212      	lsls	r2, r2, #8
 8000590:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000592:	4b11      	ldr	r3, [pc, #68]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 800059a:	2200      	movs	r2, #0
 800059c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800059e:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005a6:	220c      	movs	r2, #12
 80005a8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005be:	2200      	movs	r2, #0
 80005c0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80005c2:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <MX_USART2_UART_Init+0x58>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f001 fb41 	bl	8001c4c <HAL_UART_Init>
 80005ca:	1e03      	subs	r3, r0, #0
 80005cc:	d001      	beq.n	80005d2 <MX_USART2_UART_Init+0x52>
	{
		Error_Handler();
 80005ce:	f000 f8b7 	bl	8000740 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	200000d0 	.word	0x200000d0
 80005dc:	40004400 	.word	0x40004400

080005e0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005e6:	4b0c      	ldr	r3, [pc, #48]	; (8000618 <MX_DMA_Init+0x38>)
 80005e8:	695a      	ldr	r2, [r3, #20]
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <MX_DMA_Init+0x38>)
 80005ec:	2101      	movs	r1, #1
 80005ee:	430a      	orrs	r2, r1
 80005f0:	615a      	str	r2, [r3, #20]
 80005f2:	4b09      	ldr	r3, [pc, #36]	; (8000618 <MX_DMA_Init+0x38>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	2201      	movs	r2, #1
 80005f8:	4013      	ands	r3, r2
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80005fe:	2200      	movs	r2, #0
 8000600:	2100      	movs	r1, #0
 8000602:	200b      	movs	r0, #11
 8000604:	f000 fb42 	bl	8000c8c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000608:	200b      	movs	r0, #11
 800060a:	f000 fb54 	bl	8000cb6 <HAL_NVIC_EnableIRQ>

}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	46bd      	mov	sp, r7
 8000612:	b002      	add	sp, #8
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	40021000 	.word	0x40021000

0800061c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b08b      	sub	sp, #44	; 0x2c
 8000620:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	2414      	movs	r4, #20
 8000624:	193b      	adds	r3, r7, r4
 8000626:	0018      	movs	r0, r3
 8000628:	2314      	movs	r3, #20
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f002 f9d3 	bl	80029d8 <memset>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000632:	4b40      	ldr	r3, [pc, #256]	; (8000734 <MX_GPIO_Init+0x118>)
 8000634:	695a      	ldr	r2, [r3, #20]
 8000636:	4b3f      	ldr	r3, [pc, #252]	; (8000734 <MX_GPIO_Init+0x118>)
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	0309      	lsls	r1, r1, #12
 800063c:	430a      	orrs	r2, r1
 800063e:	615a      	str	r2, [r3, #20]
 8000640:	4b3c      	ldr	r3, [pc, #240]	; (8000734 <MX_GPIO_Init+0x118>)
 8000642:	695a      	ldr	r2, [r3, #20]
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	031b      	lsls	r3, r3, #12
 8000648:	4013      	ands	r3, r2
 800064a:	613b      	str	r3, [r7, #16]
 800064c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800064e:	4b39      	ldr	r3, [pc, #228]	; (8000734 <MX_GPIO_Init+0x118>)
 8000650:	695a      	ldr	r2, [r3, #20]
 8000652:	4b38      	ldr	r3, [pc, #224]	; (8000734 <MX_GPIO_Init+0x118>)
 8000654:	2180      	movs	r1, #128	; 0x80
 8000656:	03c9      	lsls	r1, r1, #15
 8000658:	430a      	orrs	r2, r1
 800065a:	615a      	str	r2, [r3, #20]
 800065c:	4b35      	ldr	r3, [pc, #212]	; (8000734 <MX_GPIO_Init+0x118>)
 800065e:	695a      	ldr	r2, [r3, #20]
 8000660:	2380      	movs	r3, #128	; 0x80
 8000662:	03db      	lsls	r3, r3, #15
 8000664:	4013      	ands	r3, r2
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	4b32      	ldr	r3, [pc, #200]	; (8000734 <MX_GPIO_Init+0x118>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b31      	ldr	r3, [pc, #196]	; (8000734 <MX_GPIO_Init+0x118>)
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	0289      	lsls	r1, r1, #10
 8000674:	430a      	orrs	r2, r1
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	4b2e      	ldr	r3, [pc, #184]	; (8000734 <MX_GPIO_Init+0x118>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	029b      	lsls	r3, r3, #10
 8000680:	4013      	ands	r3, r2
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b2b      	ldr	r3, [pc, #172]	; (8000734 <MX_GPIO_Init+0x118>)
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	4b2a      	ldr	r3, [pc, #168]	; (8000734 <MX_GPIO_Init+0x118>)
 800068c:	2180      	movs	r1, #128	; 0x80
 800068e:	02c9      	lsls	r1, r1, #11
 8000690:	430a      	orrs	r2, r1
 8000692:	615a      	str	r2, [r3, #20]
 8000694:	4b27      	ldr	r3, [pc, #156]	; (8000734 <MX_GPIO_Init+0x118>)
 8000696:	695a      	ldr	r2, [r3, #20]
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	02db      	lsls	r3, r3, #11
 800069c:	4013      	ands	r3, r2
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80006a2:	2390      	movs	r3, #144	; 0x90
 80006a4:	05db      	lsls	r3, r3, #23
 80006a6:	2200      	movs	r2, #0
 80006a8:	2130      	movs	r1, #48	; 0x30
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fe45 	bl	800133a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80006b0:	4b21      	ldr	r3, [pc, #132]	; (8000738 <MX_GPIO_Init+0x11c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	2101      	movs	r1, #1
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fe3f 	bl	800133a <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2280      	movs	r2, #128	; 0x80
 80006c0:	0192      	lsls	r2, r2, #6
 80006c2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	2284      	movs	r2, #132	; 0x84
 80006c8:	0392      	lsls	r2, r2, #14
 80006ca:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	4a19      	ldr	r2, [pc, #100]	; (800073c <MX_GPIO_Init+0x120>)
 80006d6:	0019      	movs	r1, r3
 80006d8:	0010      	movs	r0, r2
 80006da:	f000 fca1 	bl	8001020 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	2230      	movs	r2, #48	; 0x30
 80006e2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	2201      	movs	r2, #1
 80006e8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f6:	193a      	adds	r2, r7, r4
 80006f8:	2390      	movs	r3, #144	; 0x90
 80006fa:	05db      	lsls	r3, r3, #23
 80006fc:	0011      	movs	r1, r2
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fc8e 	bl	8001020 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000704:	0021      	movs	r1, r4
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2201      	movs	r2, #1
 800070a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2201      	movs	r2, #1
 8000710:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071e:	187b      	adds	r3, r7, r1
 8000720:	4a05      	ldr	r2, [pc, #20]	; (8000738 <MX_GPIO_Init+0x11c>)
 8000722:	0019      	movs	r1, r3
 8000724:	0010      	movs	r0, r2
 8000726:	f000 fc7b 	bl	8001020 <HAL_GPIO_Init>

}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b00b      	add	sp, #44	; 0x2c
 8000730:	bd90      	pop	{r4, r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	40021000 	.word	0x40021000
 8000738:	48000400 	.word	0x48000400
 800073c:	48000800 	.word	0x48000800

08000740 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000744:	b672      	cpsid	i
}
 8000746:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000748:	e7fe      	b.n	8000748 <Error_Handler+0x8>
	...

0800074c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000752:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <HAL_MspInit+0x44>)
 8000754:	699a      	ldr	r2, [r3, #24]
 8000756:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <HAL_MspInit+0x44>)
 8000758:	2101      	movs	r1, #1
 800075a:	430a      	orrs	r2, r1
 800075c:	619a      	str	r2, [r3, #24]
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <HAL_MspInit+0x44>)
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	2201      	movs	r2, #1
 8000764:	4013      	ands	r3, r2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <HAL_MspInit+0x44>)
 800076c:	69da      	ldr	r2, [r3, #28]
 800076e:	4b08      	ldr	r3, [pc, #32]	; (8000790 <HAL_MspInit+0x44>)
 8000770:	2180      	movs	r1, #128	; 0x80
 8000772:	0549      	lsls	r1, r1, #21
 8000774:	430a      	orrs	r2, r1
 8000776:	61da      	str	r2, [r3, #28]
 8000778:	4b05      	ldr	r3, [pc, #20]	; (8000790 <HAL_MspInit+0x44>)
 800077a:	69da      	ldr	r2, [r3, #28]
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	055b      	lsls	r3, r3, #21
 8000780:	4013      	ands	r3, r2
 8000782:	603b      	str	r3, [r7, #0]
 8000784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b002      	add	sp, #8
 800078c:	bd80      	pop	{r7, pc}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	40021000 	.word	0x40021000

08000794 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b08b      	sub	sp, #44	; 0x2c
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079c:	2414      	movs	r4, #20
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	0018      	movs	r0, r3
 80007a2:	2314      	movs	r3, #20
 80007a4:	001a      	movs	r2, r3
 80007a6:	2100      	movs	r1, #0
 80007a8:	f002 f916 	bl	80029d8 <memset>
  if(huart->Instance==USART2)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a2f      	ldr	r2, [pc, #188]	; (8000870 <HAL_UART_MspInit+0xdc>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d158      	bne.n	8000868 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007b6:	4b2f      	ldr	r3, [pc, #188]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007b8:	69da      	ldr	r2, [r3, #28]
 80007ba:	4b2e      	ldr	r3, [pc, #184]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0289      	lsls	r1, r1, #10
 80007c0:	430a      	orrs	r2, r1
 80007c2:	61da      	str	r2, [r3, #28]
 80007c4:	4b2b      	ldr	r3, [pc, #172]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007c6:	69da      	ldr	r2, [r3, #28]
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	029b      	lsls	r3, r3, #10
 80007cc:	4013      	ands	r3, r2
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4b28      	ldr	r3, [pc, #160]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007d4:	695a      	ldr	r2, [r3, #20]
 80007d6:	4b27      	ldr	r3, [pc, #156]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	0289      	lsls	r1, r1, #10
 80007dc:	430a      	orrs	r2, r1
 80007de:	615a      	str	r2, [r3, #20]
 80007e0:	4b24      	ldr	r3, [pc, #144]	; (8000874 <HAL_UART_MspInit+0xe0>)
 80007e2:	695a      	ldr	r2, [r3, #20]
 80007e4:	2380      	movs	r3, #128	; 0x80
 80007e6:	029b      	lsls	r3, r3, #10
 80007e8:	4013      	ands	r3, r2
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007ee:	0021      	movs	r1, r4
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	220c      	movs	r2, #12
 80007f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2202      	movs	r2, #2
 80007fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2200      	movs	r2, #0
 8000806:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2201      	movs	r2, #1
 800080c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080e:	187a      	adds	r2, r7, r1
 8000810:	2390      	movs	r3, #144	; 0x90
 8000812:	05db      	lsls	r3, r3, #23
 8000814:	0011      	movs	r1, r2
 8000816:	0018      	movs	r0, r3
 8000818:	f000 fc02 	bl	8001020 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800081c:	4b16      	ldr	r3, [pc, #88]	; (8000878 <HAL_UART_MspInit+0xe4>)
 800081e:	4a17      	ldr	r2, [pc, #92]	; (800087c <HAL_UART_MspInit+0xe8>)
 8000820:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000822:	4b15      	ldr	r3, [pc, #84]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000824:	2200      	movs	r2, #0
 8000826:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000828:	4b13      	ldr	r3, [pc, #76]	; (8000878 <HAL_UART_MspInit+0xe4>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800082e:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000834:	4b10      	ldr	r3, [pc, #64]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800083a:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <HAL_UART_MspInit+0xe4>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000840:	4b0d      	ldr	r3, [pc, #52]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000842:	2220      	movs	r2, #32
 8000844:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000846:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000848:	2200      	movs	r2, #0
 800084a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800084c:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <HAL_UART_MspInit+0xe4>)
 800084e:	0018      	movs	r0, r3
 8000850:	f000 fa4e 	bl	8000cf0 <HAL_DMA_Init>
 8000854:	1e03      	subs	r3, r0, #0
 8000856:	d001      	beq.n	800085c <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000858:	f7ff ff72 	bl	8000740 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a06      	ldr	r2, [pc, #24]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000860:	671a      	str	r2, [r3, #112]	; 0x70
 8000862:	4b05      	ldr	r3, [pc, #20]	; (8000878 <HAL_UART_MspInit+0xe4>)
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	b00b      	add	sp, #44	; 0x2c
 800086e:	bd90      	pop	{r4, r7, pc}
 8000870:	40004400 	.word	0x40004400
 8000874:	40021000 	.word	0x40021000
 8000878:	20000154 	.word	0x20000154
 800087c:	40020058 	.word	0x40020058

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000884:	e7fe      	b.n	8000884 <NMI_Handler+0x4>

08000886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088a:	e7fe      	b.n	800088a <HardFault_Handler+0x4>

0800088c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000890:	46c0      	nop			; (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a4:	f000 f92a 	bl	8000afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80008b4:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <DMA1_Channel4_5_IRQHandler+0x14>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f000 fac8 	bl	8000e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	20000154 	.word	0x20000154

080008c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	return 1;
 80008cc:	2301      	movs	r3, #1
}
 80008ce:	0018      	movs	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <_kill>:

int _kill(int pid, int sig)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80008de:	f002 f851 	bl	8002984 <__errno>
 80008e2:	0003      	movs	r3, r0
 80008e4:	2216      	movs	r2, #22
 80008e6:	601a      	str	r2, [r3, #0]
	return -1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	425b      	negs	r3, r3
}
 80008ec:	0018      	movs	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b002      	add	sp, #8
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <_exit>:

void _exit (int status)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80008fc:	2301      	movs	r3, #1
 80008fe:	425a      	negs	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	0011      	movs	r1, r2
 8000904:	0018      	movs	r0, r3
 8000906:	f7ff ffe5 	bl	80008d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800090a:	e7fe      	b.n	800090a <_exit+0x16>

0800090c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000918:	2300      	movs	r3, #0
 800091a:	617b      	str	r3, [r7, #20]
 800091c:	e00a      	b.n	8000934 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800091e:	e000      	b.n	8000922 <_read+0x16>
 8000920:	bf00      	nop
 8000922:	0001      	movs	r1, r0
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	1c5a      	adds	r2, r3, #1
 8000928:	60ba      	str	r2, [r7, #8]
 800092a:	b2ca      	uxtb	r2, r1
 800092c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	3301      	adds	r3, #1
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697a      	ldr	r2, [r7, #20]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	429a      	cmp	r2, r3
 800093a:	dbf0      	blt.n	800091e <_read+0x12>
	}

return len;
 800093c:	687b      	ldr	r3, [r7, #4]
}
 800093e:	0018      	movs	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	b006      	add	sp, #24
 8000944:	bd80      	pop	{r7, pc}

08000946 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b082      	sub	sp, #8
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
	return -1;
 800094e:	2301      	movs	r3, #1
 8000950:	425b      	negs	r3, r3
}
 8000952:	0018      	movs	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	b002      	add	sp, #8
 8000958:	bd80      	pop	{r7, pc}

0800095a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
 8000962:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	0192      	lsls	r2, r2, #6
 800096a:	605a      	str	r2, [r3, #4]
	return 0;
 800096c:	2300      	movs	r3, #0
}
 800096e:	0018      	movs	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	b002      	add	sp, #8
 8000974:	bd80      	pop	{r7, pc}

08000976 <_isatty>:

int _isatty(int file)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
	return 1;
 800097e:	2301      	movs	r3, #1
}
 8000980:	0018      	movs	r0, r3
 8000982:	46bd      	mov	sp, r7
 8000984:	b002      	add	sp, #8
 8000986:	bd80      	pop	{r7, pc}

08000988 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
	return 0;
 8000994:	2300      	movs	r3, #0
}
 8000996:	0018      	movs	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	b004      	add	sp, #16
 800099c:	bd80      	pop	{r7, pc}
	...

080009a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b086      	sub	sp, #24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <_sbrk+0x5c>)
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <_sbrk+0x60>)
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <_sbrk+0x64>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <_sbrk+0x64>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <_sbrk+0x68>)
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	18d3      	adds	r3, r2, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d207      	bcs.n	80009e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d0:	f001 ffd8 	bl	8002984 <__errno>
 80009d4:	0003      	movs	r3, r0
 80009d6:	220c      	movs	r2, #12
 80009d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009da:	2301      	movs	r3, #1
 80009dc:	425b      	negs	r3, r3
 80009de:	e009      	b.n	80009f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	18d2      	adds	r2, r2, r3
 80009ee:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <_sbrk+0x64>)
 80009f0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b006      	add	sp, #24
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20002000 	.word	0x20002000
 8000a00:	00000400 	.word	0x00000400
 8000a04:	2000029c 	.word	0x2000029c
 8000a08:	200002b8 	.word	0x200002b8

08000a0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a18:	480d      	ldr	r0, [pc, #52]	; (8000a50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a1a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a1c:	480d      	ldr	r0, [pc, #52]	; (8000a54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a1e:	490e      	ldr	r1, [pc, #56]	; (8000a58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a20:	4a0e      	ldr	r2, [pc, #56]	; (8000a5c <LoopForever+0xe>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a24:	e002      	b.n	8000a2c <LoopCopyDataInit>

08000a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2a:	3304      	adds	r3, #4

08000a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a30:	d3f9      	bcc.n	8000a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a32:	4a0b      	ldr	r2, [pc, #44]	; (8000a60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a34:	4c0b      	ldr	r4, [pc, #44]	; (8000a64 <LoopForever+0x16>)
  movs r3, #0
 8000a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a38:	e001      	b.n	8000a3e <LoopFillZerobss>

08000a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a3c:	3204      	adds	r2, #4

08000a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a40:	d3fb      	bcc.n	8000a3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a42:	f7ff ffe3 	bl	8000a0c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a46:	f001 ffa3 	bl	8002990 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4a:	f7ff fd0d 	bl	8000468 <main>

08000a4e <LoopForever>:

LoopForever:
    b LoopForever
 8000a4e:	e7fe      	b.n	8000a4e <LoopForever>
  ldr   r0, =_estack
 8000a50:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a58:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a5c:	08003f80 	.word	0x08003f80
  ldr r2, =_sbss
 8000a60:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a64:	200002b4 	.word	0x200002b4

08000a68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a68:	e7fe      	b.n	8000a68 <ADC1_IRQHandler>
	...

08000a6c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <HAL_Init+0x24>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_Init+0x24>)
 8000a76:	2110      	movs	r1, #16
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 f809 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a82:	f7ff fe63 	bl	800074c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a86:	2300      	movs	r3, #0
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	40022000 	.word	0x40022000

08000a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a9c:	4b14      	ldr	r3, [pc, #80]	; (8000af0 <HAL_InitTick+0x5c>)
 8000a9e:	681c      	ldr	r4, [r3, #0]
 8000aa0:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <HAL_InitTick+0x60>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	0019      	movs	r1, r3
 8000aa6:	23fa      	movs	r3, #250	; 0xfa
 8000aa8:	0098      	lsls	r0, r3, #2
 8000aaa:	f7ff fb37 	bl	800011c <__udivsi3>
 8000aae:	0003      	movs	r3, r0
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	0020      	movs	r0, r4
 8000ab4:	f7ff fb32 	bl	800011c <__udivsi3>
 8000ab8:	0003      	movs	r3, r0
 8000aba:	0018      	movs	r0, r3
 8000abc:	f000 f90b 	bl	8000cd6 <HAL_SYSTICK_Config>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e00f      	b.n	8000ae8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	d80b      	bhi.n	8000ae6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ace:	6879      	ldr	r1, [r7, #4]
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	425b      	negs	r3, r3
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f000 f8d8 	bl	8000c8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000adc:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <HAL_InitTick+0x64>)
 8000ade:	687a      	ldr	r2, [r7, #4]
 8000ae0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e000      	b.n	8000ae8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b003      	add	sp, #12
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20000008 	.word	0x20000008
 8000af8:	20000004 	.word	0x20000004

08000afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <HAL_IncTick+0x1c>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	001a      	movs	r2, r3
 8000b06:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <HAL_IncTick+0x20>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	18d2      	adds	r2, r2, r3
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <HAL_IncTick+0x20>)
 8000b0e:	601a      	str	r2, [r3, #0]
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	200002a0 	.word	0x200002a0

08000b20 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  return uwTick;
 8000b24:	4b02      	ldr	r3, [pc, #8]	; (8000b30 <HAL_GetTick+0x10>)
 8000b26:	681b      	ldr	r3, [r3, #0]
}
 8000b28:	0018      	movs	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	200002a0 	.word	0x200002a0

08000b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	0002      	movs	r2, r0
 8000b3c:	1dfb      	adds	r3, r7, #7
 8000b3e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b40:	1dfb      	adds	r3, r7, #7
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b7f      	cmp	r3, #127	; 0x7f
 8000b46:	d809      	bhi.n	8000b5c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b48:	1dfb      	adds	r3, r7, #7
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	231f      	movs	r3, #31
 8000b50:	401a      	ands	r2, r3
 8000b52:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <__NVIC_EnableIRQ+0x30>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	4091      	lsls	r1, r2
 8000b58:	000a      	movs	r2, r1
 8000b5a:	601a      	str	r2, [r3, #0]
  }
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b002      	add	sp, #8
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	e000e100 	.word	0xe000e100

08000b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	0002      	movs	r2, r0
 8000b70:	6039      	str	r1, [r7, #0]
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b7f      	cmp	r3, #127	; 0x7f
 8000b7c:	d828      	bhi.n	8000bd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b7e:	4a2f      	ldr	r2, [pc, #188]	; (8000c3c <__NVIC_SetPriority+0xd4>)
 8000b80:	1dfb      	adds	r3, r7, #7
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	b25b      	sxtb	r3, r3
 8000b86:	089b      	lsrs	r3, r3, #2
 8000b88:	33c0      	adds	r3, #192	; 0xc0
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	589b      	ldr	r3, [r3, r2]
 8000b8e:	1dfa      	adds	r2, r7, #7
 8000b90:	7812      	ldrb	r2, [r2, #0]
 8000b92:	0011      	movs	r1, r2
 8000b94:	2203      	movs	r2, #3
 8000b96:	400a      	ands	r2, r1
 8000b98:	00d2      	lsls	r2, r2, #3
 8000b9a:	21ff      	movs	r1, #255	; 0xff
 8000b9c:	4091      	lsls	r1, r2
 8000b9e:	000a      	movs	r2, r1
 8000ba0:	43d2      	mvns	r2, r2
 8000ba2:	401a      	ands	r2, r3
 8000ba4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	019b      	lsls	r3, r3, #6
 8000baa:	22ff      	movs	r2, #255	; 0xff
 8000bac:	401a      	ands	r2, r3
 8000bae:	1dfb      	adds	r3, r7, #7
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	2303      	movs	r3, #3
 8000bb6:	4003      	ands	r3, r0
 8000bb8:	00db      	lsls	r3, r3, #3
 8000bba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bbc:	481f      	ldr	r0, [pc, #124]	; (8000c3c <__NVIC_SetPriority+0xd4>)
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	b25b      	sxtb	r3, r3
 8000bc4:	089b      	lsrs	r3, r3, #2
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	33c0      	adds	r3, #192	; 0xc0
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bce:	e031      	b.n	8000c34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd0:	4a1b      	ldr	r2, [pc, #108]	; (8000c40 <__NVIC_SetPriority+0xd8>)
 8000bd2:	1dfb      	adds	r3, r7, #7
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	0019      	movs	r1, r3
 8000bd8:	230f      	movs	r3, #15
 8000bda:	400b      	ands	r3, r1
 8000bdc:	3b08      	subs	r3, #8
 8000bde:	089b      	lsrs	r3, r3, #2
 8000be0:	3306      	adds	r3, #6
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	18d3      	adds	r3, r2, r3
 8000be6:	3304      	adds	r3, #4
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	1dfa      	adds	r2, r7, #7
 8000bec:	7812      	ldrb	r2, [r2, #0]
 8000bee:	0011      	movs	r1, r2
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	400a      	ands	r2, r1
 8000bf4:	00d2      	lsls	r2, r2, #3
 8000bf6:	21ff      	movs	r1, #255	; 0xff
 8000bf8:	4091      	lsls	r1, r2
 8000bfa:	000a      	movs	r2, r1
 8000bfc:	43d2      	mvns	r2, r2
 8000bfe:	401a      	ands	r2, r3
 8000c00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	019b      	lsls	r3, r3, #6
 8000c06:	22ff      	movs	r2, #255	; 0xff
 8000c08:	401a      	ands	r2, r3
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	0018      	movs	r0, r3
 8000c10:	2303      	movs	r3, #3
 8000c12:	4003      	ands	r3, r0
 8000c14:	00db      	lsls	r3, r3, #3
 8000c16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c18:	4809      	ldr	r0, [pc, #36]	; (8000c40 <__NVIC_SetPriority+0xd8>)
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	001c      	movs	r4, r3
 8000c20:	230f      	movs	r3, #15
 8000c22:	4023      	ands	r3, r4
 8000c24:	3b08      	subs	r3, #8
 8000c26:	089b      	lsrs	r3, r3, #2
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	3306      	adds	r3, #6
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	18c3      	adds	r3, r0, r3
 8000c30:	3304      	adds	r3, #4
 8000c32:	601a      	str	r2, [r3, #0]
}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b003      	add	sp, #12
 8000c3a:	bd90      	pop	{r4, r7, pc}
 8000c3c:	e000e100 	.word	0xe000e100
 8000c40:	e000ed00 	.word	0xe000ed00

08000c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	1e5a      	subs	r2, r3, #1
 8000c50:	2380      	movs	r3, #128	; 0x80
 8000c52:	045b      	lsls	r3, r3, #17
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d301      	bcc.n	8000c5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e010      	b.n	8000c7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <SysTick_Config+0x44>)
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	3a01      	subs	r2, #1
 8000c62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	2103      	movs	r1, #3
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f7ff ff7c 	bl	8000b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c70:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <SysTick_Config+0x44>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c76:	4b04      	ldr	r3, [pc, #16]	; (8000c88 <SysTick_Config+0x44>)
 8000c78:	2207      	movs	r2, #7
 8000c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	0018      	movs	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b002      	add	sp, #8
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	e000e010 	.word	0xe000e010

08000c8c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60b9      	str	r1, [r7, #8]
 8000c94:	607a      	str	r2, [r7, #4]
 8000c96:	210f      	movs	r1, #15
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	1c02      	adds	r2, r0, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	0011      	movs	r1, r2
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f7ff ff5d 	bl	8000b68 <__NVIC_SetPriority>
}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b004      	add	sp, #16
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	0002      	movs	r2, r0
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	b25b      	sxtb	r3, r3
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f7ff ff33 	bl	8000b34 <__NVIC_EnableIRQ>
}
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b002      	add	sp, #8
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff ffaf 	bl	8000c44 <SysTick_Config>
 8000ce6:	0003      	movs	r3, r0
}
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b002      	add	sp, #8
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d101      	bne.n	8000d06 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e036      	b.n	8000d74 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2221      	movs	r2, #33	; 0x21
 8000d0a:	2102      	movs	r1, #2
 8000d0c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	4a18      	ldr	r2, [pc, #96]	; (8000d7c <HAL_DMA_Init+0x8c>)
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	69db      	ldr	r3, [r3, #28]
 8000d44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	68fa      	ldr	r2, [r7, #12]
 8000d52:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	0018      	movs	r0, r3
 8000d58:	f000 f946 	bl	8000fe8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2200      	movs	r2, #0
 8000d60:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2221      	movs	r2, #33	; 0x21
 8000d66:	2101      	movs	r1, #1
 8000d68:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2220      	movs	r2, #32
 8000d6e:	2100      	movs	r1, #0
 8000d70:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000d72:	2300      	movs	r3, #0
}  
 8000d74:	0018      	movs	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	b004      	add	sp, #16
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	ffffc00f 	.word	0xffffc00f

08000d80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
 8000d8c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000d8e:	2317      	movs	r3, #23
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	2220      	movs	r2, #32
 8000d9a:	5c9b      	ldrb	r3, [r3, r2]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d101      	bne.n	8000da4 <HAL_DMA_Start_IT+0x24>
 8000da0:	2302      	movs	r3, #2
 8000da2:	e04f      	b.n	8000e44 <HAL_DMA_Start_IT+0xc4>
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	2220      	movs	r2, #32
 8000da8:	2101      	movs	r1, #1
 8000daa:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2221      	movs	r2, #33	; 0x21
 8000db0:	5c9b      	ldrb	r3, [r3, r2]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d13a      	bne.n	8000e2e <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2221      	movs	r2, #33	; 0x21
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	438a      	bics	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	68b9      	ldr	r1, [r7, #8]
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	f000 f8d7 	bl	8000f90 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d008      	beq.n	8000dfc <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	210e      	movs	r1, #14
 8000df6:	430a      	orrs	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	e00f      	b.n	8000e1c <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	210a      	movs	r1, #10
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2104      	movs	r1, #4
 8000e18:	438a      	bics	r2, r1
 8000e1a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2101      	movs	r1, #1
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	e007      	b.n	8000e3e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	2220      	movs	r2, #32
 8000e32:	2100      	movs	r1, #0
 8000e34:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000e36:	2317      	movs	r3, #23
 8000e38:	18fb      	adds	r3, r7, r3
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000e3e:	2317      	movs	r3, #23
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	781b      	ldrb	r3, [r3, #0]
} 
 8000e44:	0018      	movs	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b006      	add	sp, #24
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e68:	2204      	movs	r2, #4
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4013      	ands	r3, r2
 8000e72:	d024      	beq.n	8000ebe <HAL_DMA_IRQHandler+0x72>
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2204      	movs	r2, #4
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d020      	beq.n	8000ebe <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2220      	movs	r2, #32
 8000e84:	4013      	ands	r3, r2
 8000e86:	d107      	bne.n	8000e98 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2104      	movs	r1, #4
 8000e94:	438a      	bics	r2, r1
 8000e96:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ea0:	2104      	movs	r1, #4
 8000ea2:	4091      	lsls	r1, r2
 8000ea4:	000a      	movs	r2, r1
 8000ea6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d100      	bne.n	8000eb2 <HAL_DMA_IRQHandler+0x66>
 8000eb0:	e06a      	b.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	0010      	movs	r0, r2
 8000eba:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000ebc:	e064      	b.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	409a      	lsls	r2, r3
 8000ec6:	0013      	movs	r3, r2
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d02b      	beq.n	8000f26 <HAL_DMA_IRQHandler+0xda>
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d027      	beq.n	8000f26 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2220      	movs	r2, #32
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d10b      	bne.n	8000efa <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	210a      	movs	r1, #10
 8000eee:	438a      	bics	r2, r1
 8000ef0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2221      	movs	r2, #33	; 0x21
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f02:	2102      	movs	r1, #2
 8000f04:	4091      	lsls	r1, r2
 8000f06:	000a      	movs	r2, r1
 8000f08:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2220      	movs	r2, #32
 8000f0e:	2100      	movs	r1, #0
 8000f10:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d036      	beq.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	0010      	movs	r0, r2
 8000f22:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000f24:	e030      	b.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	0013      	movs	r3, r2
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	4013      	ands	r3, r2
 8000f34:	d028      	beq.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	2208      	movs	r2, #8
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	d024      	beq.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	210e      	movs	r1, #14
 8000f4a:	438a      	bics	r2, r1
 8000f4c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f56:	2101      	movs	r1, #1
 8000f58:	4091      	lsls	r1, r2
 8000f5a:	000a      	movs	r2, r1
 8000f5c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2201      	movs	r2, #1
 8000f62:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2221      	movs	r2, #33	; 0x21
 8000f68:	2101      	movs	r1, #1
 8000f6a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2220      	movs	r2, #32
 8000f70:	2100      	movs	r1, #0
 8000f72:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d005      	beq.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	0010      	movs	r0, r2
 8000f84:	4798      	blx	r3
    }
   }
}  
 8000f86:	e7ff      	b.n	8000f88 <HAL_DMA_IRQHandler+0x13c>
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b004      	add	sp, #16
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
 8000f9c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	4091      	lsls	r1, r2
 8000faa:	000a      	movs	r2, r1
 8000fac:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2b10      	cmp	r3, #16
 8000fbc:	d108      	bne.n	8000fd0 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000fce:	e007      	b.n	8000fe0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	60da      	str	r2, [r3, #12]
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b004      	add	sp, #16
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a08      	ldr	r2, [pc, #32]	; (8001018 <DMA_CalcBaseAndBitshift+0x30>)
 8000ff6:	4694      	mov	ip, r2
 8000ff8:	4463      	add	r3, ip
 8000ffa:	2114      	movs	r1, #20
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f7ff f88d 	bl	800011c <__udivsi3>
 8001002:	0003      	movs	r3, r0
 8001004:	009a      	lsls	r2, r3, #2
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <DMA_CalcBaseAndBitshift+0x34>)
 800100e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001010:	46c0      	nop			; (mov r8, r8)
 8001012:	46bd      	mov	sp, r7
 8001014:	b002      	add	sp, #8
 8001016:	bd80      	pop	{r7, pc}
 8001018:	bffdfff8 	.word	0xbffdfff8
 800101c:	40020000 	.word	0x40020000

08001020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800102e:	e14f      	b.n	80012d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2101      	movs	r1, #1
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	4091      	lsls	r1, r2
 800103a:	000a      	movs	r2, r1
 800103c:	4013      	ands	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d100      	bne.n	8001048 <HAL_GPIO_Init+0x28>
 8001046:	e140      	b.n	80012ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2203      	movs	r2, #3
 800104e:	4013      	ands	r3, r2
 8001050:	2b01      	cmp	r3, #1
 8001052:	d005      	beq.n	8001060 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2203      	movs	r2, #3
 800105a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800105c:	2b02      	cmp	r3, #2
 800105e:	d130      	bne.n	80010c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	2203      	movs	r2, #3
 800106c:	409a      	lsls	r2, r3
 800106e:	0013      	movs	r3, r2
 8001070:	43da      	mvns	r2, r3
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	4013      	ands	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	68da      	ldr	r2, [r3, #12]
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	409a      	lsls	r2, r3
 8001082:	0013      	movs	r3, r2
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001096:	2201      	movs	r2, #1
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	409a      	lsls	r2, r3
 800109c:	0013      	movs	r3, r2
 800109e:	43da      	mvns	r2, r3
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	4013      	ands	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	091b      	lsrs	r3, r3, #4
 80010ac:	2201      	movs	r2, #1
 80010ae:	401a      	ands	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
 80010b4:	0013      	movs	r3, r2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2203      	movs	r2, #3
 80010c8:	4013      	ands	r3, r2
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d017      	beq.n	80010fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	2203      	movs	r2, #3
 80010da:	409a      	lsls	r2, r3
 80010dc:	0013      	movs	r3, r2
 80010de:	43da      	mvns	r2, r3
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	4013      	ands	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	689a      	ldr	r2, [r3, #8]
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	409a      	lsls	r2, r3
 80010f0:	0013      	movs	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2203      	movs	r2, #3
 8001104:	4013      	ands	r3, r2
 8001106:	2b02      	cmp	r3, #2
 8001108:	d123      	bne.n	8001152 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	08da      	lsrs	r2, r3, #3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	3208      	adds	r2, #8
 8001112:	0092      	lsls	r2, r2, #2
 8001114:	58d3      	ldr	r3, [r2, r3]
 8001116:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	2207      	movs	r2, #7
 800111c:	4013      	ands	r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	220f      	movs	r2, #15
 8001122:	409a      	lsls	r2, r3
 8001124:	0013      	movs	r3, r2
 8001126:	43da      	mvns	r2, r3
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	691a      	ldr	r2, [r3, #16]
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	2107      	movs	r1, #7
 8001136:	400b      	ands	r3, r1
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	409a      	lsls	r2, r3
 800113c:	0013      	movs	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	08da      	lsrs	r2, r3, #3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3208      	adds	r2, #8
 800114c:	0092      	lsls	r2, r2, #2
 800114e:	6939      	ldr	r1, [r7, #16]
 8001150:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	2203      	movs	r2, #3
 800115e:	409a      	lsls	r2, r3
 8001160:	0013      	movs	r3, r2
 8001162:	43da      	mvns	r2, r3
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	4013      	ands	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	2203      	movs	r2, #3
 8001170:	401a      	ands	r2, r3
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	409a      	lsls	r2, r3
 8001178:	0013      	movs	r3, r2
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	23c0      	movs	r3, #192	; 0xc0
 800118c:	029b      	lsls	r3, r3, #10
 800118e:	4013      	ands	r3, r2
 8001190:	d100      	bne.n	8001194 <HAL_GPIO_Init+0x174>
 8001192:	e09a      	b.n	80012ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001194:	4b54      	ldr	r3, [pc, #336]	; (80012e8 <HAL_GPIO_Init+0x2c8>)
 8001196:	699a      	ldr	r2, [r3, #24]
 8001198:	4b53      	ldr	r3, [pc, #332]	; (80012e8 <HAL_GPIO_Init+0x2c8>)
 800119a:	2101      	movs	r1, #1
 800119c:	430a      	orrs	r2, r1
 800119e:	619a      	str	r2, [r3, #24]
 80011a0:	4b51      	ldr	r3, [pc, #324]	; (80012e8 <HAL_GPIO_Init+0x2c8>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	2201      	movs	r2, #1
 80011a6:	4013      	ands	r3, r2
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011ac:	4a4f      	ldr	r2, [pc, #316]	; (80012ec <HAL_GPIO_Init+0x2cc>)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	089b      	lsrs	r3, r3, #2
 80011b2:	3302      	adds	r3, #2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	589b      	ldr	r3, [r3, r2]
 80011b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	2203      	movs	r2, #3
 80011be:	4013      	ands	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	220f      	movs	r2, #15
 80011c4:	409a      	lsls	r2, r3
 80011c6:	0013      	movs	r3, r2
 80011c8:	43da      	mvns	r2, r3
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	2390      	movs	r3, #144	; 0x90
 80011d4:	05db      	lsls	r3, r3, #23
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d013      	beq.n	8001202 <HAL_GPIO_Init+0x1e2>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a44      	ldr	r2, [pc, #272]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d00d      	beq.n	80011fe <HAL_GPIO_Init+0x1de>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a43      	ldr	r2, [pc, #268]	; (80012f4 <HAL_GPIO_Init+0x2d4>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d007      	beq.n	80011fa <HAL_GPIO_Init+0x1da>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a42      	ldr	r2, [pc, #264]	; (80012f8 <HAL_GPIO_Init+0x2d8>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d101      	bne.n	80011f6 <HAL_GPIO_Init+0x1d6>
 80011f2:	2303      	movs	r3, #3
 80011f4:	e006      	b.n	8001204 <HAL_GPIO_Init+0x1e4>
 80011f6:	2305      	movs	r3, #5
 80011f8:	e004      	b.n	8001204 <HAL_GPIO_Init+0x1e4>
 80011fa:	2302      	movs	r3, #2
 80011fc:	e002      	b.n	8001204 <HAL_GPIO_Init+0x1e4>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <HAL_GPIO_Init+0x1e4>
 8001202:	2300      	movs	r3, #0
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	2103      	movs	r1, #3
 8001208:	400a      	ands	r2, r1
 800120a:	0092      	lsls	r2, r2, #2
 800120c:	4093      	lsls	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001214:	4935      	ldr	r1, [pc, #212]	; (80012ec <HAL_GPIO_Init+0x2cc>)
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	089b      	lsrs	r3, r3, #2
 800121a:	3302      	adds	r3, #2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001222:	4b36      	ldr	r3, [pc, #216]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	43da      	mvns	r2, r3
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4013      	ands	r3, r2
 8001230:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	4013      	ands	r3, r2
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4313      	orrs	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001246:	4b2d      	ldr	r3, [pc, #180]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800124c:	4b2b      	ldr	r3, [pc, #172]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	43da      	mvns	r2, r3
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	2380      	movs	r3, #128	; 0x80
 8001262:	029b      	lsls	r3, r3, #10
 8001264:	4013      	ands	r3, r2
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001270:	4b22      	ldr	r3, [pc, #136]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001276:	4b21      	ldr	r3, [pc, #132]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	43da      	mvns	r2, r3
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4013      	ands	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	2380      	movs	r3, #128	; 0x80
 800128c:	035b      	lsls	r3, r3, #13
 800128e:	4013      	ands	r3, r2
 8001290:	d003      	beq.n	800129a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800129a:	4b18      	ldr	r3, [pc, #96]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012a0:	4b16      	ldr	r3, [pc, #88]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	43da      	mvns	r2, r3
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685a      	ldr	r2, [r3, #4]
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	039b      	lsls	r3, r3, #14
 80012b8:	4013      	ands	r3, r2
 80012ba:	d003      	beq.n	80012c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <HAL_GPIO_Init+0x2dc>)
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	3301      	adds	r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	40da      	lsrs	r2, r3
 80012d8:	1e13      	subs	r3, r2, #0
 80012da:	d000      	beq.n	80012de <HAL_GPIO_Init+0x2be>
 80012dc:	e6a8      	b.n	8001030 <HAL_GPIO_Init+0x10>
  } 
}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	46c0      	nop			; (mov r8, r8)
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b006      	add	sp, #24
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010000 	.word	0x40010000
 80012f0:	48000400 	.word	0x48000400
 80012f4:	48000800 	.word	0x48000800
 80012f8:	48000c00 	.word	0x48000c00
 80012fc:	40010400 	.word	0x40010400

08001300 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	000a      	movs	r2, r1
 800130a:	1cbb      	adds	r3, r7, #2
 800130c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	691b      	ldr	r3, [r3, #16]
 8001312:	1cba      	adds	r2, r7, #2
 8001314:	8812      	ldrh	r2, [r2, #0]
 8001316:	4013      	ands	r3, r2
 8001318:	d004      	beq.n	8001324 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800131a:	230f      	movs	r3, #15
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	e003      	b.n	800132c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001324:	230f      	movs	r3, #15
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800132c:	230f      	movs	r3, #15
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	781b      	ldrb	r3, [r3, #0]
  }
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b004      	add	sp, #16
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	0008      	movs	r0, r1
 8001344:	0011      	movs	r1, r2
 8001346:	1cbb      	adds	r3, r7, #2
 8001348:	1c02      	adds	r2, r0, #0
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	1c7b      	adds	r3, r7, #1
 800134e:	1c0a      	adds	r2, r1, #0
 8001350:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001352:	1c7b      	adds	r3, r7, #1
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800135a:	1cbb      	adds	r3, r7, #2
 800135c:	881a      	ldrh	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001362:	e003      	b.n	800136c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001364:	1cbb      	adds	r3, r7, #2
 8001366:	881a      	ldrh	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800136c:	46c0      	nop			; (mov r8, r8)
 800136e:	46bd      	mov	sp, r7
 8001370:	b002      	add	sp, #8
 8001372:	bd80      	pop	{r7, pc}

08001374 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e301      	b.n	800198a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2201      	movs	r2, #1
 800138c:	4013      	ands	r3, r2
 800138e:	d100      	bne.n	8001392 <HAL_RCC_OscConfig+0x1e>
 8001390:	e08d      	b.n	80014ae <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001392:	4bc3      	ldr	r3, [pc, #780]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	220c      	movs	r2, #12
 8001398:	4013      	ands	r3, r2
 800139a:	2b04      	cmp	r3, #4
 800139c:	d00e      	beq.n	80013bc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800139e:	4bc0      	ldr	r3, [pc, #768]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	220c      	movs	r2, #12
 80013a4:	4013      	ands	r3, r2
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d116      	bne.n	80013d8 <HAL_RCC_OscConfig+0x64>
 80013aa:	4bbd      	ldr	r3, [pc, #756]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	2380      	movs	r3, #128	; 0x80
 80013b0:	025b      	lsls	r3, r3, #9
 80013b2:	401a      	ands	r2, r3
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	025b      	lsls	r3, r3, #9
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d10d      	bne.n	80013d8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013bc:	4bb8      	ldr	r3, [pc, #736]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	029b      	lsls	r3, r3, #10
 80013c4:	4013      	ands	r3, r2
 80013c6:	d100      	bne.n	80013ca <HAL_RCC_OscConfig+0x56>
 80013c8:	e070      	b.n	80014ac <HAL_RCC_OscConfig+0x138>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d000      	beq.n	80013d4 <HAL_RCC_OscConfig+0x60>
 80013d2:	e06b      	b.n	80014ac <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e2d8      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d107      	bne.n	80013f0 <HAL_RCC_OscConfig+0x7c>
 80013e0:	4baf      	ldr	r3, [pc, #700]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4bae      	ldr	r3, [pc, #696]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	0249      	lsls	r1, r1, #9
 80013ea:	430a      	orrs	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	e02f      	b.n	8001450 <HAL_RCC_OscConfig+0xdc>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d10c      	bne.n	8001412 <HAL_RCC_OscConfig+0x9e>
 80013f8:	4ba9      	ldr	r3, [pc, #676]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4ba8      	ldr	r3, [pc, #672]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80013fe:	49a9      	ldr	r1, [pc, #676]	; (80016a4 <HAL_RCC_OscConfig+0x330>)
 8001400:	400a      	ands	r2, r1
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	4ba6      	ldr	r3, [pc, #664]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4ba5      	ldr	r3, [pc, #660]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800140a:	49a7      	ldr	r1, [pc, #668]	; (80016a8 <HAL_RCC_OscConfig+0x334>)
 800140c:	400a      	ands	r2, r1
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	e01e      	b.n	8001450 <HAL_RCC_OscConfig+0xdc>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b05      	cmp	r3, #5
 8001418:	d10e      	bne.n	8001438 <HAL_RCC_OscConfig+0xc4>
 800141a:	4ba1      	ldr	r3, [pc, #644]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4ba0      	ldr	r3, [pc, #640]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001420:	2180      	movs	r1, #128	; 0x80
 8001422:	02c9      	lsls	r1, r1, #11
 8001424:	430a      	orrs	r2, r1
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	4b9d      	ldr	r3, [pc, #628]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b9c      	ldr	r3, [pc, #624]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	0249      	lsls	r1, r1, #9
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	e00b      	b.n	8001450 <HAL_RCC_OscConfig+0xdc>
 8001438:	4b99      	ldr	r3, [pc, #612]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b98      	ldr	r3, [pc, #608]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800143e:	4999      	ldr	r1, [pc, #612]	; (80016a4 <HAL_RCC_OscConfig+0x330>)
 8001440:	400a      	ands	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	4b96      	ldr	r3, [pc, #600]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b95      	ldr	r3, [pc, #596]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800144a:	4997      	ldr	r1, [pc, #604]	; (80016a8 <HAL_RCC_OscConfig+0x334>)
 800144c:	400a      	ands	r2, r1
 800144e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d014      	beq.n	8001482 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7ff fb62 	bl	8000b20 <HAL_GetTick>
 800145c:	0003      	movs	r3, r0
 800145e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001462:	f7ff fb5d 	bl	8000b20 <HAL_GetTick>
 8001466:	0002      	movs	r2, r0
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b64      	cmp	r3, #100	; 0x64
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e28a      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001474:	4b8a      	ldr	r3, [pc, #552]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	029b      	lsls	r3, r3, #10
 800147c:	4013      	ands	r3, r2
 800147e:	d0f0      	beq.n	8001462 <HAL_RCC_OscConfig+0xee>
 8001480:	e015      	b.n	80014ae <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001482:	f7ff fb4d 	bl	8000b20 <HAL_GetTick>
 8001486:	0003      	movs	r3, r0
 8001488:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800148c:	f7ff fb48 	bl	8000b20 <HAL_GetTick>
 8001490:	0002      	movs	r2, r0
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b64      	cmp	r3, #100	; 0x64
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e275      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800149e:	4b80      	ldr	r3, [pc, #512]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	2380      	movs	r3, #128	; 0x80
 80014a4:	029b      	lsls	r3, r3, #10
 80014a6:	4013      	ands	r3, r2
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0x118>
 80014aa:	e000      	b.n	80014ae <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2202      	movs	r2, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	d100      	bne.n	80014ba <HAL_RCC_OscConfig+0x146>
 80014b8:	e069      	b.n	800158e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014ba:	4b79      	ldr	r3, [pc, #484]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	220c      	movs	r2, #12
 80014c0:	4013      	ands	r3, r2
 80014c2:	d00b      	beq.n	80014dc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014c4:	4b76      	ldr	r3, [pc, #472]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	220c      	movs	r2, #12
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b08      	cmp	r3, #8
 80014ce:	d11c      	bne.n	800150a <HAL_RCC_OscConfig+0x196>
 80014d0:	4b73      	ldr	r3, [pc, #460]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	025b      	lsls	r3, r3, #9
 80014d8:	4013      	ands	r3, r2
 80014da:	d116      	bne.n	800150a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014dc:	4b70      	ldr	r3, [pc, #448]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2202      	movs	r2, #2
 80014e2:	4013      	ands	r3, r2
 80014e4:	d005      	beq.n	80014f2 <HAL_RCC_OscConfig+0x17e>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d001      	beq.n	80014f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e24b      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f2:	4b6b      	ldr	r3, [pc, #428]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	22f8      	movs	r2, #248	; 0xf8
 80014f8:	4393      	bics	r3, r2
 80014fa:	0019      	movs	r1, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	00da      	lsls	r2, r3, #3
 8001502:	4b67      	ldr	r3, [pc, #412]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001504:	430a      	orrs	r2, r1
 8001506:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001508:	e041      	b.n	800158e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d024      	beq.n	800155c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001512:	4b63      	ldr	r3, [pc, #396]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	4b62      	ldr	r3, [pc, #392]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001518:	2101      	movs	r1, #1
 800151a:	430a      	orrs	r2, r1
 800151c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151e:	f7ff faff 	bl	8000b20 <HAL_GetTick>
 8001522:	0003      	movs	r3, r0
 8001524:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001528:	f7ff fafa 	bl	8000b20 <HAL_GetTick>
 800152c:	0002      	movs	r2, r0
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e227      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	4b59      	ldr	r3, [pc, #356]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2202      	movs	r2, #2
 8001540:	4013      	ands	r3, r2
 8001542:	d0f1      	beq.n	8001528 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001544:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	22f8      	movs	r2, #248	; 0xf8
 800154a:	4393      	bics	r3, r2
 800154c:	0019      	movs	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	00da      	lsls	r2, r3, #3
 8001554:	4b52      	ldr	r3, [pc, #328]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001556:	430a      	orrs	r2, r1
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	e018      	b.n	800158e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155c:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b4f      	ldr	r3, [pc, #316]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001562:	2101      	movs	r1, #1
 8001564:	438a      	bics	r2, r1
 8001566:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fada 	bl	8000b20 <HAL_GetTick>
 800156c:	0003      	movs	r3, r0
 800156e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001572:	f7ff fad5 	bl	8000b20 <HAL_GetTick>
 8001576:	0002      	movs	r2, r0
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e202      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001584:	4b46      	ldr	r3, [pc, #280]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2202      	movs	r2, #2
 800158a:	4013      	ands	r3, r2
 800158c:	d1f1      	bne.n	8001572 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2208      	movs	r2, #8
 8001594:	4013      	ands	r3, r2
 8001596:	d036      	beq.n	8001606 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d019      	beq.n	80015d4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a0:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015a4:	4b3e      	ldr	r3, [pc, #248]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015a6:	2101      	movs	r1, #1
 80015a8:	430a      	orrs	r2, r1
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fab8 	bl	8000b20 <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015b6:	f7ff fab3 	bl	8000b20 <HAL_GetTick>
 80015ba:	0002      	movs	r2, r0
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e1e0      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c8:	4b35      	ldr	r3, [pc, #212]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	2202      	movs	r2, #2
 80015ce:	4013      	ands	r3, r2
 80015d0:	d0f1      	beq.n	80015b6 <HAL_RCC_OscConfig+0x242>
 80015d2:	e018      	b.n	8001606 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015d4:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015d8:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015da:	2101      	movs	r1, #1
 80015dc:	438a      	bics	r2, r1
 80015de:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e0:	f7ff fa9e 	bl	8000b20 <HAL_GetTick>
 80015e4:	0003      	movs	r3, r0
 80015e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ea:	f7ff fa99 	bl	8000b20 <HAL_GetTick>
 80015ee:	0002      	movs	r2, r0
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1c6      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fc:	4b28      	ldr	r3, [pc, #160]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	2202      	movs	r2, #2
 8001602:	4013      	ands	r3, r2
 8001604:	d1f1      	bne.n	80015ea <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2204      	movs	r2, #4
 800160c:	4013      	ands	r3, r2
 800160e:	d100      	bne.n	8001612 <HAL_RCC_OscConfig+0x29e>
 8001610:	e0b4      	b.n	800177c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001612:	201f      	movs	r0, #31
 8001614:	183b      	adds	r3, r7, r0
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800161a:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800161c:	69da      	ldr	r2, [r3, #28]
 800161e:	2380      	movs	r3, #128	; 0x80
 8001620:	055b      	lsls	r3, r3, #21
 8001622:	4013      	ands	r3, r2
 8001624:	d110      	bne.n	8001648 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	4b1e      	ldr	r3, [pc, #120]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001628:	69da      	ldr	r2, [r3, #28]
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 800162c:	2180      	movs	r1, #128	; 0x80
 800162e:	0549      	lsls	r1, r1, #21
 8001630:	430a      	orrs	r2, r1
 8001632:	61da      	str	r2, [r3, #28]
 8001634:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001636:	69da      	ldr	r2, [r3, #28]
 8001638:	2380      	movs	r3, #128	; 0x80
 800163a:	055b      	lsls	r3, r3, #21
 800163c:	4013      	ands	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001642:	183b      	adds	r3, r7, r0
 8001644:	2201      	movs	r2, #1
 8001646:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	4b18      	ldr	r3, [pc, #96]	; (80016ac <HAL_RCC_OscConfig+0x338>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	4013      	ands	r3, r2
 8001652:	d11a      	bne.n	800168a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <HAL_RCC_OscConfig+0x338>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_RCC_OscConfig+0x338>)
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	0049      	lsls	r1, r1, #1
 800165e:	430a      	orrs	r2, r1
 8001660:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001662:	f7ff fa5d 	bl	8000b20 <HAL_GetTick>
 8001666:	0003      	movs	r3, r0
 8001668:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166c:	f7ff fa58 	bl	8000b20 <HAL_GetTick>
 8001670:	0002      	movs	r2, r0
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	; 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e185      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_RCC_OscConfig+0x338>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	2380      	movs	r3, #128	; 0x80
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4013      	ands	r3, r2
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d10e      	bne.n	80016b0 <HAL_RCC_OscConfig+0x33c>
 8001692:	4b03      	ldr	r3, [pc, #12]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001694:	6a1a      	ldr	r2, [r3, #32]
 8001696:	4b02      	ldr	r3, [pc, #8]	; (80016a0 <HAL_RCC_OscConfig+0x32c>)
 8001698:	2101      	movs	r1, #1
 800169a:	430a      	orrs	r2, r1
 800169c:	621a      	str	r2, [r3, #32]
 800169e:	e035      	b.n	800170c <HAL_RCC_OscConfig+0x398>
 80016a0:	40021000 	.word	0x40021000
 80016a4:	fffeffff 	.word	0xfffeffff
 80016a8:	fffbffff 	.word	0xfffbffff
 80016ac:	40007000 	.word	0x40007000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d10c      	bne.n	80016d2 <HAL_RCC_OscConfig+0x35e>
 80016b8:	4bb6      	ldr	r3, [pc, #728]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016ba:	6a1a      	ldr	r2, [r3, #32]
 80016bc:	4bb5      	ldr	r3, [pc, #724]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016be:	2101      	movs	r1, #1
 80016c0:	438a      	bics	r2, r1
 80016c2:	621a      	str	r2, [r3, #32]
 80016c4:	4bb3      	ldr	r3, [pc, #716]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016c6:	6a1a      	ldr	r2, [r3, #32]
 80016c8:	4bb2      	ldr	r3, [pc, #712]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016ca:	2104      	movs	r1, #4
 80016cc:	438a      	bics	r2, r1
 80016ce:	621a      	str	r2, [r3, #32]
 80016d0:	e01c      	b.n	800170c <HAL_RCC_OscConfig+0x398>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	d10c      	bne.n	80016f4 <HAL_RCC_OscConfig+0x380>
 80016da:	4bae      	ldr	r3, [pc, #696]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016dc:	6a1a      	ldr	r2, [r3, #32]
 80016de:	4bad      	ldr	r3, [pc, #692]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016e0:	2104      	movs	r1, #4
 80016e2:	430a      	orrs	r2, r1
 80016e4:	621a      	str	r2, [r3, #32]
 80016e6:	4bab      	ldr	r3, [pc, #684]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016e8:	6a1a      	ldr	r2, [r3, #32]
 80016ea:	4baa      	ldr	r3, [pc, #680]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016ec:	2101      	movs	r1, #1
 80016ee:	430a      	orrs	r2, r1
 80016f0:	621a      	str	r2, [r3, #32]
 80016f2:	e00b      	b.n	800170c <HAL_RCC_OscConfig+0x398>
 80016f4:	4ba7      	ldr	r3, [pc, #668]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016f6:	6a1a      	ldr	r2, [r3, #32]
 80016f8:	4ba6      	ldr	r3, [pc, #664]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80016fa:	2101      	movs	r1, #1
 80016fc:	438a      	bics	r2, r1
 80016fe:	621a      	str	r2, [r3, #32]
 8001700:	4ba4      	ldr	r3, [pc, #656]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001702:	6a1a      	ldr	r2, [r3, #32]
 8001704:	4ba3      	ldr	r3, [pc, #652]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001706:	2104      	movs	r1, #4
 8001708:	438a      	bics	r2, r1
 800170a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d014      	beq.n	800173e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001714:	f7ff fa04 	bl	8000b20 <HAL_GetTick>
 8001718:	0003      	movs	r3, r0
 800171a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171c:	e009      	b.n	8001732 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800171e:	f7ff f9ff 	bl	8000b20 <HAL_GetTick>
 8001722:	0002      	movs	r2, r0
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	4a9b      	ldr	r2, [pc, #620]	; (8001998 <HAL_RCC_OscConfig+0x624>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e12b      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001732:	4b98      	ldr	r3, [pc, #608]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	2202      	movs	r2, #2
 8001738:	4013      	ands	r3, r2
 800173a:	d0f0      	beq.n	800171e <HAL_RCC_OscConfig+0x3aa>
 800173c:	e013      	b.n	8001766 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173e:	f7ff f9ef 	bl	8000b20 <HAL_GetTick>
 8001742:	0003      	movs	r3, r0
 8001744:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001746:	e009      	b.n	800175c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001748:	f7ff f9ea 	bl	8000b20 <HAL_GetTick>
 800174c:	0002      	movs	r2, r0
 800174e:	69bb      	ldr	r3, [r7, #24]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	4a91      	ldr	r2, [pc, #580]	; (8001998 <HAL_RCC_OscConfig+0x624>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e116      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800175c:	4b8d      	ldr	r3, [pc, #564]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	2202      	movs	r2, #2
 8001762:	4013      	ands	r3, r2
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001766:	231f      	movs	r3, #31
 8001768:	18fb      	adds	r3, r7, r3
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d105      	bne.n	800177c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001770:	4b88      	ldr	r3, [pc, #544]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001772:	69da      	ldr	r2, [r3, #28]
 8001774:	4b87      	ldr	r3, [pc, #540]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001776:	4989      	ldr	r1, [pc, #548]	; (800199c <HAL_RCC_OscConfig+0x628>)
 8001778:	400a      	ands	r2, r1
 800177a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2210      	movs	r2, #16
 8001782:	4013      	ands	r3, r2
 8001784:	d063      	beq.n	800184e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d12a      	bne.n	80017e4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800178e:	4b81      	ldr	r3, [pc, #516]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001792:	4b80      	ldr	r3, [pc, #512]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001794:	2104      	movs	r1, #4
 8001796:	430a      	orrs	r2, r1
 8001798:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800179a:	4b7e      	ldr	r3, [pc, #504]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800179c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800179e:	4b7d      	ldr	r3, [pc, #500]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017a0:	2101      	movs	r1, #1
 80017a2:	430a      	orrs	r2, r1
 80017a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a6:	f7ff f9bb 	bl	8000b20 <HAL_GetTick>
 80017aa:	0003      	movs	r3, r0
 80017ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017ae:	e008      	b.n	80017c2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80017b0:	f7ff f9b6 	bl	8000b20 <HAL_GetTick>
 80017b4:	0002      	movs	r2, r0
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e0e3      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017c2:	4b74      	ldr	r3, [pc, #464]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017c6:	2202      	movs	r2, #2
 80017c8:	4013      	ands	r3, r2
 80017ca:	d0f1      	beq.n	80017b0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017cc:	4b71      	ldr	r3, [pc, #452]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d0:	22f8      	movs	r2, #248	; 0xf8
 80017d2:	4393      	bics	r3, r2
 80017d4:	0019      	movs	r1, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	00da      	lsls	r2, r3, #3
 80017dc:	4b6d      	ldr	r3, [pc, #436]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017de:	430a      	orrs	r2, r1
 80017e0:	635a      	str	r2, [r3, #52]	; 0x34
 80017e2:	e034      	b.n	800184e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	3305      	adds	r3, #5
 80017ea:	d111      	bne.n	8001810 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80017ec:	4b69      	ldr	r3, [pc, #420]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017f0:	4b68      	ldr	r3, [pc, #416]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017f2:	2104      	movs	r1, #4
 80017f4:	438a      	bics	r2, r1
 80017f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017f8:	4b66      	ldr	r3, [pc, #408]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80017fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fc:	22f8      	movs	r2, #248	; 0xf8
 80017fe:	4393      	bics	r3, r2
 8001800:	0019      	movs	r1, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	00da      	lsls	r2, r3, #3
 8001808:	4b62      	ldr	r3, [pc, #392]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800180a:	430a      	orrs	r2, r1
 800180c:	635a      	str	r2, [r3, #52]	; 0x34
 800180e:	e01e      	b.n	800184e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001810:	4b60      	ldr	r3, [pc, #384]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001812:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001814:	4b5f      	ldr	r3, [pc, #380]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001816:	2104      	movs	r1, #4
 8001818:	430a      	orrs	r2, r1
 800181a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800181c:	4b5d      	ldr	r3, [pc, #372]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800181e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001820:	4b5c      	ldr	r3, [pc, #368]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001822:	2101      	movs	r1, #1
 8001824:	438a      	bics	r2, r1
 8001826:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001828:	f7ff f97a 	bl	8000b20 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001832:	f7ff f975 	bl	8000b20 <HAL_GetTick>
 8001836:	0002      	movs	r2, r0
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e0a2      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001844:	4b53      	ldr	r3, [pc, #332]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001848:	2202      	movs	r2, #2
 800184a:	4013      	ands	r3, r2
 800184c:	d1f1      	bne.n	8001832 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d100      	bne.n	8001858 <HAL_RCC_OscConfig+0x4e4>
 8001856:	e097      	b.n	8001988 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001858:	4b4e      	ldr	r3, [pc, #312]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	220c      	movs	r2, #12
 800185e:	4013      	ands	r3, r2
 8001860:	2b08      	cmp	r3, #8
 8001862:	d100      	bne.n	8001866 <HAL_RCC_OscConfig+0x4f2>
 8001864:	e06b      	b.n	800193e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d14c      	bne.n	8001908 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800186e:	4b49      	ldr	r3, [pc, #292]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	4b48      	ldr	r3, [pc, #288]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001874:	494a      	ldr	r1, [pc, #296]	; (80019a0 <HAL_RCC_OscConfig+0x62c>)
 8001876:	400a      	ands	r2, r1
 8001878:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff f951 	bl	8000b20 <HAL_GetTick>
 800187e:	0003      	movs	r3, r0
 8001880:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001884:	f7ff f94c 	bl	8000b20 <HAL_GetTick>
 8001888:	0002      	movs	r2, r0
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e079      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001896:	4b3f      	ldr	r3, [pc, #252]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	049b      	lsls	r3, r3, #18
 800189e:	4013      	ands	r3, r2
 80018a0:	d1f0      	bne.n	8001884 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018a2:	4b3c      	ldr	r3, [pc, #240]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	220f      	movs	r2, #15
 80018a8:	4393      	bics	r3, r2
 80018aa:	0019      	movs	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b0:	4b38      	ldr	r3, [pc, #224]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018b2:	430a      	orrs	r2, r1
 80018b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80018b6:	4b37      	ldr	r3, [pc, #220]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4a3a      	ldr	r2, [pc, #232]	; (80019a4 <HAL_RCC_OscConfig+0x630>)
 80018bc:	4013      	ands	r3, r2
 80018be:	0019      	movs	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	431a      	orrs	r2, r3
 80018ca:	4b32      	ldr	r3, [pc, #200]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018cc:	430a      	orrs	r2, r1
 80018ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d0:	4b30      	ldr	r3, [pc, #192]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b2f      	ldr	r3, [pc, #188]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018d6:	2180      	movs	r1, #128	; 0x80
 80018d8:	0449      	lsls	r1, r1, #17
 80018da:	430a      	orrs	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff f91f 	bl	8000b20 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e8:	f7ff f91a 	bl	8000b20 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e047      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fa:	4b26      	ldr	r3, [pc, #152]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	049b      	lsls	r3, r3, #18
 8001902:	4013      	ands	r3, r2
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0x574>
 8001906:	e03f      	b.n	8001988 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001908:	4b22      	ldr	r3, [pc, #136]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b21      	ldr	r3, [pc, #132]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800190e:	4924      	ldr	r1, [pc, #144]	; (80019a0 <HAL_RCC_OscConfig+0x62c>)
 8001910:	400a      	ands	r2, r1
 8001912:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001914:	f7ff f904 	bl	8000b20 <HAL_GetTick>
 8001918:	0003      	movs	r3, r0
 800191a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800191e:	f7ff f8ff 	bl	8000b20 <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e02c      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	049b      	lsls	r3, r3, #18
 8001938:	4013      	ands	r3, r2
 800193a:	d1f0      	bne.n	800191e <HAL_RCC_OscConfig+0x5aa>
 800193c:	e024      	b.n	8001988 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d101      	bne.n	800194a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e01f      	b.n	800198a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001950:	4b10      	ldr	r3, [pc, #64]	; (8001994 <HAL_RCC_OscConfig+0x620>)
 8001952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001954:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	025b      	lsls	r3, r3, #9
 800195c:	401a      	ands	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001962:	429a      	cmp	r2, r3
 8001964:	d10e      	bne.n	8001984 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	220f      	movs	r2, #15
 800196a:	401a      	ands	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001970:	429a      	cmp	r2, r3
 8001972:	d107      	bne.n	8001984 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	23f0      	movs	r3, #240	; 0xf0
 8001978:	039b      	lsls	r3, r3, #14
 800197a:	401a      	ands	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b008      	add	sp, #32
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	40021000 	.word	0x40021000
 8001998:	00001388 	.word	0x00001388
 800199c:	efffffff 	.word	0xefffffff
 80019a0:	feffffff 	.word	0xfeffffff
 80019a4:	ffc2ffff 	.word	0xffc2ffff

080019a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0b3      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019bc:	4b5b      	ldr	r3, [pc, #364]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2201      	movs	r2, #1
 80019c2:	4013      	ands	r3, r2
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d911      	bls.n	80019ee <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ca:	4b58      	ldr	r3, [pc, #352]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2201      	movs	r2, #1
 80019d0:	4393      	bics	r3, r2
 80019d2:	0019      	movs	r1, r3
 80019d4:	4b55      	ldr	r3, [pc, #340]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019dc:	4b53      	ldr	r3, [pc, #332]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2201      	movs	r2, #1
 80019e2:	4013      	ands	r3, r2
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d001      	beq.n	80019ee <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e09a      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2202      	movs	r2, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	d015      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2204      	movs	r2, #4
 80019fe:	4013      	ands	r3, r2
 8001a00:	d006      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a02:	4b4b      	ldr	r3, [pc, #300]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	4b4a      	ldr	r3, [pc, #296]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a08:	21e0      	movs	r1, #224	; 0xe0
 8001a0a:	00c9      	lsls	r1, r1, #3
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a10:	4b47      	ldr	r3, [pc, #284]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	22f0      	movs	r2, #240	; 0xf0
 8001a16:	4393      	bics	r3, r2
 8001a18:	0019      	movs	r1, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	4b44      	ldr	r3, [pc, #272]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a20:	430a      	orrs	r2, r1
 8001a22:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d040      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b3e      	ldr	r3, [pc, #248]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	029b      	lsls	r3, r3, #10
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d114      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e06e      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d107      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a4e:	4b38      	ldr	r3, [pc, #224]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	2380      	movs	r3, #128	; 0x80
 8001a54:	049b      	lsls	r3, r3, #18
 8001a56:	4013      	ands	r3, r2
 8001a58:	d108      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e062      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a5e:	4b34      	ldr	r3, [pc, #208]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2202      	movs	r2, #2
 8001a64:	4013      	ands	r3, r2
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e05b      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a6c:	4b30      	ldr	r3, [pc, #192]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2203      	movs	r2, #3
 8001a72:	4393      	bics	r3, r2
 8001a74:	0019      	movs	r1, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a80:	f7ff f84e 	bl	8000b20 <HAL_GetTick>
 8001a84:	0003      	movs	r3, r0
 8001a86:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a88:	e009      	b.n	8001a9e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8a:	f7ff f849 	bl	8000b20 <HAL_GetTick>
 8001a8e:	0002      	movs	r2, r0
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	4a27      	ldr	r2, [pc, #156]	; (8001b34 <HAL_RCC_ClockConfig+0x18c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e042      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9e:	4b24      	ldr	r3, [pc, #144]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	220c      	movs	r2, #12
 8001aa4:	401a      	ands	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d1ec      	bne.n	8001a8a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ab0:	4b1e      	ldr	r3, [pc, #120]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d211      	bcs.n	8001ae2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abe:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad0:	4b16      	ldr	r3, [pc, #88]	; (8001b2c <HAL_RCC_ClockConfig+0x184>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d001      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e020      	b.n	8001b24 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d009      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001aec:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	4a11      	ldr	r2, [pc, #68]	; (8001b38 <HAL_RCC_ClockConfig+0x190>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	0019      	movs	r1, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001afc:	430a      	orrs	r2, r1
 8001afe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b00:	f000 f820 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 8001b04:	0001      	movs	r1, r0
 8001b06:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <HAL_RCC_ClockConfig+0x188>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	091b      	lsrs	r3, r3, #4
 8001b0c:	220f      	movs	r2, #15
 8001b0e:	4013      	ands	r3, r2
 8001b10:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <HAL_RCC_ClockConfig+0x194>)
 8001b12:	5cd3      	ldrb	r3, [r2, r3]
 8001b14:	000a      	movs	r2, r1
 8001b16:	40da      	lsrs	r2, r3
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <HAL_RCC_ClockConfig+0x198>)
 8001b1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7fe ffb9 	bl	8000a94 <HAL_InitTick>
  
  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b004      	add	sp, #16
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40022000 	.word	0x40022000
 8001b30:	40021000 	.word	0x40021000
 8001b34:	00001388 	.word	0x00001388
 8001b38:	fffff8ff 	.word	0xfffff8ff
 8001b3c:	08003d14 	.word	0x08003d14
 8001b40:	20000000 	.word	0x20000000

08001b44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b44:	b590      	push	{r4, r7, lr}
 8001b46:	b08f      	sub	sp, #60	; 0x3c
 8001b48:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001b4a:	2314      	movs	r3, #20
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	4a2b      	ldr	r2, [pc, #172]	; (8001bfc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b50:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b52:	c313      	stmia	r3!, {r0, r1, r4}
 8001b54:	6812      	ldr	r2, [r2, #0]
 8001b56:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	4a29      	ldr	r2, [pc, #164]	; (8001c00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b5c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001b5e:	c313      	stmia	r3!, {r0, r1, r4}
 8001b60:	6812      	ldr	r2, [r2, #0]
 8001b62:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001b70:	2300      	movs	r3, #0
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001b74:	2300      	movs	r3, #0
 8001b76:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001b78:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b80:	220c      	movs	r2, #12
 8001b82:	4013      	ands	r3, r2
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d002      	beq.n	8001b8e <HAL_RCC_GetSysClockFreq+0x4a>
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d003      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0x50>
 8001b8c:	e02d      	b.n	8001bea <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b8e:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b90:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b92:	e02d      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b96:	0c9b      	lsrs	r3, r3, #18
 8001b98:	220f      	movs	r2, #15
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	2214      	movs	r2, #20
 8001b9e:	18ba      	adds	r2, r7, r2
 8001ba0:	5cd3      	ldrb	r3, [r2, r3]
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ba4:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba8:	220f      	movs	r2, #15
 8001baa:	4013      	ands	r3, r2
 8001bac:	1d3a      	adds	r2, r7, #4
 8001bae:	5cd3      	ldrb	r3, [r2, r3]
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bb4:	2380      	movs	r3, #128	; 0x80
 8001bb6:	025b      	lsls	r3, r3, #9
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d009      	beq.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001bbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bbe:	4812      	ldr	r0, [pc, #72]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001bc0:	f7fe faac 	bl	800011c <__udivsi3>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	001a      	movs	r2, r3
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bca:	4353      	muls	r3, r2
 8001bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8001bce:	e009      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001bd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bd2:	000a      	movs	r2, r1
 8001bd4:	0152      	lsls	r2, r2, #5
 8001bd6:	1a52      	subs	r2, r2, r1
 8001bd8:	0193      	lsls	r3, r2, #6
 8001bda:	1a9b      	subs	r3, r3, r2
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	185b      	adds	r3, r3, r1
 8001be0:	021b      	lsls	r3, r3, #8
 8001be2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001be6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001be8:	e002      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bea:	4b07      	ldr	r3, [pc, #28]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001bec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bee:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b00f      	add	sp, #60	; 0x3c
 8001bf8:	bd90      	pop	{r4, r7, pc}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	08003cf4 	.word	0x08003cf4
 8001c00:	08003d04 	.word	0x08003d04
 8001c04:	40021000 	.word	0x40021000
 8001c08:	007a1200 	.word	0x007a1200

08001c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c10:	4b02      	ldr	r3, [pc, #8]	; (8001c1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	46c0      	nop			; (mov r8, r8)
 8001c1c:	20000000 	.word	0x20000000

08001c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001c24:	f7ff fff2 	bl	8001c0c <HAL_RCC_GetHCLKFreq>
 8001c28:	0001      	movs	r1, r0
 8001c2a:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	0a1b      	lsrs	r3, r3, #8
 8001c30:	2207      	movs	r2, #7
 8001c32:	4013      	ands	r3, r2
 8001c34:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c36:	5cd3      	ldrb	r3, [r2, r3]
 8001c38:	40d9      	lsrs	r1, r3
 8001c3a:	000b      	movs	r3, r1
}    
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	40021000 	.word	0x40021000
 8001c48:	08003d24 	.word	0x08003d24

08001c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e044      	b.n	8001ce8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d107      	bne.n	8001c76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2274      	movs	r2, #116	; 0x74
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7fe fd8f 	bl	8000794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2224      	movs	r2, #36	; 0x24
 8001c7a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2101      	movs	r1, #1
 8001c88:	438a      	bics	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f000 f95e 	bl	8001f50 <UART_SetConfig>
 8001c94:	0003      	movs	r3, r0
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d101      	bne.n	8001c9e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e024      	b.n	8001ce8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f000 fa91 	bl	80021d0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	490d      	ldr	r1, [pc, #52]	; (8001cf0 <HAL_UART_Init+0xa4>)
 8001cba:	400a      	ands	r2, r1
 8001cbc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2108      	movs	r1, #8
 8001cca:	438a      	bics	r2, r1
 8001ccc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2101      	movs	r1, #1
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	f000 fb29 	bl	8002338 <UART_CheckIdleState>
 8001ce6:	0003      	movs	r3, r0
}
 8001ce8:	0018      	movs	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b002      	add	sp, #8
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	fffff7ff 	.word	0xfffff7ff

08001cf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	; 0x28
 8001cf8:	af02      	add	r7, sp, #8
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	1dbb      	adds	r3, r7, #6
 8001d02:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d08:	2b20      	cmp	r3, #32
 8001d0a:	d000      	beq.n	8001d0e <HAL_UART_Transmit+0x1a>
 8001d0c:	e096      	b.n	8001e3c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_UART_Transmit+0x28>
 8001d14:	1dbb      	adds	r3, r7, #6
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e08e      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	2380      	movs	r3, #128	; 0x80
 8001d26:	015b      	lsls	r3, r3, #5
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d109      	bne.n	8001d40 <HAL_UART_Transmit+0x4c>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	691b      	ldr	r3, [r3, #16]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d105      	bne.n	8001d40 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2201      	movs	r2, #1
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d001      	beq.n	8001d40 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e07e      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2274      	movs	r2, #116	; 0x74
 8001d44:	5c9b      	ldrb	r3, [r3, r2]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_UART_Transmit+0x5a>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e077      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2274      	movs	r2, #116	; 0x74
 8001d52:	2101      	movs	r1, #1
 8001d54:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2280      	movs	r2, #128	; 0x80
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2221      	movs	r2, #33	; 0x21
 8001d62:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d64:	f7fe fedc 	bl	8000b20 <HAL_GetTick>
 8001d68:	0003      	movs	r3, r0
 8001d6a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1dba      	adds	r2, r7, #6
 8001d70:	2150      	movs	r1, #80	; 0x50
 8001d72:	8812      	ldrh	r2, [r2, #0]
 8001d74:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	1dba      	adds	r2, r7, #6
 8001d7a:	2152      	movs	r1, #82	; 0x52
 8001d7c:	8812      	ldrh	r2, [r2, #0]
 8001d7e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	015b      	lsls	r3, r3, #5
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d108      	bne.n	8001d9e <HAL_UART_Transmit+0xaa>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d104      	bne.n	8001d9e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	e003      	b.n	8001da6 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2274      	movs	r2, #116	; 0x74
 8001daa:	2100      	movs	r1, #0
 8001dac:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001dae:	e02d      	b.n	8001e0c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	68f8      	ldr	r0, [r7, #12]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	0013      	movs	r3, r2
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2180      	movs	r1, #128	; 0x80
 8001dbe:	f000 fb03 	bl	80023c8 <UART_WaitOnFlagUntilTimeout>
 8001dc2:	1e03      	subs	r3, r0, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e039      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d10b      	bne.n	8001de8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	881a      	ldrh	r2, [r3, #0]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	05d2      	lsls	r2, r2, #23
 8001dda:	0dd2      	lsrs	r2, r2, #23
 8001ddc:	b292      	uxth	r2, r2
 8001dde:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	3302      	adds	r3, #2
 8001de4:	61bb      	str	r3, [r7, #24]
 8001de6:	e008      	b.n	8001dfa <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	781a      	ldrb	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	b292      	uxth	r2, r2
 8001df2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	3301      	adds	r3, #1
 8001df8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2252      	movs	r2, #82	; 0x52
 8001dfe:	5a9b      	ldrh	r3, [r3, r2]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	3b01      	subs	r3, #1
 8001e04:	b299      	uxth	r1, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2252      	movs	r2, #82	; 0x52
 8001e0a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2252      	movs	r2, #82	; 0x52
 8001e10:	5a9b      	ldrh	r3, [r3, r2]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1cb      	bne.n	8001db0 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	0013      	movs	r3, r2
 8001e22:	2200      	movs	r2, #0
 8001e24:	2140      	movs	r1, #64	; 0x40
 8001e26:	f000 facf 	bl	80023c8 <UART_WaitOnFlagUntilTimeout>
 8001e2a:	1e03      	subs	r3, r0, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e005      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2220      	movs	r2, #32
 8001e36:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e000      	b.n	8001e3e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001e3c:	2302      	movs	r3, #2
  }
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b008      	add	sp, #32
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b088      	sub	sp, #32
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	1dbb      	adds	r3, r7, #6
 8001e52:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e58:	2b20      	cmp	r3, #32
 8001e5a:	d150      	bne.n	8001efe <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_UART_Receive_DMA+0x24>
 8001e62:	1dbb      	adds	r3, r7, #6
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e048      	b.n	8001f00 <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	2380      	movs	r3, #128	; 0x80
 8001e74:	015b      	lsls	r3, r3, #5
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d109      	bne.n	8001e8e <HAL_UART_Receive_DMA+0x48>
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d105      	bne.n	8001e8e <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2201      	movs	r2, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	d001      	beq.n	8001e8e <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e038      	b.n	8001f00 <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2274      	movs	r2, #116	; 0x74
 8001e92:	5c9b      	ldrb	r3, [r3, r2]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d101      	bne.n	8001e9c <HAL_UART_Receive_DMA+0x56>
 8001e98:	2302      	movs	r3, #2
 8001e9a:	e031      	b.n	8001f00 <HAL_UART_Receive_DMA+0xba>
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2274      	movs	r2, #116	; 0x74
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	041b      	lsls	r3, r3, #16
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d019      	beq.n	8001eec <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8001ebc:	613b      	str	r3, [r7, #16]
  return(result);
 8001ebe:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001ec0:	61fb      	str	r3, [r7, #28]
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f383 8810 	msr	PRIMASK, r3
}
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	04c9      	lsls	r1, r1, #19
 8001edc:	430a      	orrs	r2, r1
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	f383 8810 	msr	PRIMASK, r3
}
 8001eea:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001eec:	1dbb      	adds	r3, r7, #6
 8001eee:	881a      	ldrh	r2, [r3, #0]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f000 fb2b 	bl	8002550 <UART_Start_Receive_DMA>
 8001efa:	0003      	movs	r3, r0
 8001efc:	e000      	b.n	8001f00 <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 8001efe:	2302      	movs	r3, #2
  }
}
 8001f00:	0018      	movs	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b008      	add	sp, #32
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b002      	add	sp, #8
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8001f20:	46c0      	nop			; (mov r8, r8)
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b002      	add	sp, #8
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001f30:	46c0      	nop			; (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	000a      	movs	r2, r1
 8001f42:	1cbb      	adds	r3, r7, #2
 8001f44:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b002      	add	sp, #8
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f58:	231e      	movs	r3, #30
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a8d      	ldr	r2, [pc, #564]	; (80021b4 <UART_SetConfig+0x264>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	0019      	movs	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a88      	ldr	r2, [pc, #544]	; (80021b8 <UART_SetConfig+0x268>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	0019      	movs	r1, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	4a7f      	ldr	r2, [pc, #508]	; (80021bc <UART_SetConfig+0x26c>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	0019      	movs	r1, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a7b      	ldr	r2, [pc, #492]	; (80021c0 <UART_SetConfig+0x270>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d127      	bne.n	8002026 <UART_SetConfig+0xd6>
 8001fd6:	4b7b      	ldr	r3, [pc, #492]	; (80021c4 <UART_SetConfig+0x274>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	2203      	movs	r2, #3
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d00d      	beq.n	8001ffe <UART_SetConfig+0xae>
 8001fe2:	d81b      	bhi.n	800201c <UART_SetConfig+0xcc>
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d014      	beq.n	8002012 <UART_SetConfig+0xc2>
 8001fe8:	d818      	bhi.n	800201c <UART_SetConfig+0xcc>
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <UART_SetConfig+0xa4>
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d00a      	beq.n	8002008 <UART_SetConfig+0xb8>
 8001ff2:	e013      	b.n	800201c <UART_SetConfig+0xcc>
 8001ff4:	231f      	movs	r3, #31
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	e021      	b.n	8002042 <UART_SetConfig+0xf2>
 8001ffe:	231f      	movs	r3, #31
 8002000:	18fb      	adds	r3, r7, r3
 8002002:	2202      	movs	r2, #2
 8002004:	701a      	strb	r2, [r3, #0]
 8002006:	e01c      	b.n	8002042 <UART_SetConfig+0xf2>
 8002008:	231f      	movs	r3, #31
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	2204      	movs	r2, #4
 800200e:	701a      	strb	r2, [r3, #0]
 8002010:	e017      	b.n	8002042 <UART_SetConfig+0xf2>
 8002012:	231f      	movs	r3, #31
 8002014:	18fb      	adds	r3, r7, r3
 8002016:	2208      	movs	r2, #8
 8002018:	701a      	strb	r2, [r3, #0]
 800201a:	e012      	b.n	8002042 <UART_SetConfig+0xf2>
 800201c:	231f      	movs	r3, #31
 800201e:	18fb      	adds	r3, r7, r3
 8002020:	2210      	movs	r2, #16
 8002022:	701a      	strb	r2, [r3, #0]
 8002024:	e00d      	b.n	8002042 <UART_SetConfig+0xf2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a67      	ldr	r2, [pc, #412]	; (80021c8 <UART_SetConfig+0x278>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d104      	bne.n	800203a <UART_SetConfig+0xea>
 8002030:	231f      	movs	r3, #31
 8002032:	18fb      	adds	r3, r7, r3
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	e003      	b.n	8002042 <UART_SetConfig+0xf2>
 800203a:	231f      	movs	r3, #31
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	2210      	movs	r2, #16
 8002040:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	69da      	ldr	r2, [r3, #28]
 8002046:	2380      	movs	r3, #128	; 0x80
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	429a      	cmp	r2, r3
 800204c:	d15d      	bne.n	800210a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800204e:	231f      	movs	r3, #31
 8002050:	18fb      	adds	r3, r7, r3
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b08      	cmp	r3, #8
 8002056:	d015      	beq.n	8002084 <UART_SetConfig+0x134>
 8002058:	dc18      	bgt.n	800208c <UART_SetConfig+0x13c>
 800205a:	2b04      	cmp	r3, #4
 800205c:	d00d      	beq.n	800207a <UART_SetConfig+0x12a>
 800205e:	dc15      	bgt.n	800208c <UART_SetConfig+0x13c>
 8002060:	2b00      	cmp	r3, #0
 8002062:	d002      	beq.n	800206a <UART_SetConfig+0x11a>
 8002064:	2b02      	cmp	r3, #2
 8002066:	d005      	beq.n	8002074 <UART_SetConfig+0x124>
 8002068:	e010      	b.n	800208c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800206a:	f7ff fdd9 	bl	8001c20 <HAL_RCC_GetPCLK1Freq>
 800206e:	0003      	movs	r3, r0
 8002070:	61bb      	str	r3, [r7, #24]
        break;
 8002072:	e012      	b.n	800209a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002074:	4b55      	ldr	r3, [pc, #340]	; (80021cc <UART_SetConfig+0x27c>)
 8002076:	61bb      	str	r3, [r7, #24]
        break;
 8002078:	e00f      	b.n	800209a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800207a:	f7ff fd63 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 800207e:	0003      	movs	r3, r0
 8002080:	61bb      	str	r3, [r7, #24]
        break;
 8002082:	e00a      	b.n	800209a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	61bb      	str	r3, [r7, #24]
        break;
 800208a:	e006      	b.n	800209a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002090:	231e      	movs	r3, #30
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2201      	movs	r2, #1
 8002096:	701a      	strb	r2, [r3, #0]
        break;
 8002098:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d100      	bne.n	80020a2 <UART_SetConfig+0x152>
 80020a0:	e07b      	b.n	800219a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	005a      	lsls	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	085b      	lsrs	r3, r3, #1
 80020ac:	18d2      	adds	r2, r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	0019      	movs	r1, r3
 80020b4:	0010      	movs	r0, r2
 80020b6:	f7fe f831 	bl	800011c <__udivsi3>
 80020ba:	0003      	movs	r3, r0
 80020bc:	b29b      	uxth	r3, r3
 80020be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	2b0f      	cmp	r3, #15
 80020c4:	d91c      	bls.n	8002100 <UART_SetConfig+0x1b0>
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	2380      	movs	r3, #128	; 0x80
 80020ca:	025b      	lsls	r3, r3, #9
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d217      	bcs.n	8002100 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	200e      	movs	r0, #14
 80020d6:	183b      	adds	r3, r7, r0
 80020d8:	210f      	movs	r1, #15
 80020da:	438a      	bics	r2, r1
 80020dc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	085b      	lsrs	r3, r3, #1
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2207      	movs	r2, #7
 80020e6:	4013      	ands	r3, r2
 80020e8:	b299      	uxth	r1, r3
 80020ea:	183b      	adds	r3, r7, r0
 80020ec:	183a      	adds	r2, r7, r0
 80020ee:	8812      	ldrh	r2, [r2, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	183a      	adds	r2, r7, r0
 80020fa:	8812      	ldrh	r2, [r2, #0]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	e04c      	b.n	800219a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002100:	231e      	movs	r3, #30
 8002102:	18fb      	adds	r3, r7, r3
 8002104:	2201      	movs	r2, #1
 8002106:	701a      	strb	r2, [r3, #0]
 8002108:	e047      	b.n	800219a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800210a:	231f      	movs	r3, #31
 800210c:	18fb      	adds	r3, r7, r3
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d015      	beq.n	8002140 <UART_SetConfig+0x1f0>
 8002114:	dc18      	bgt.n	8002148 <UART_SetConfig+0x1f8>
 8002116:	2b04      	cmp	r3, #4
 8002118:	d00d      	beq.n	8002136 <UART_SetConfig+0x1e6>
 800211a:	dc15      	bgt.n	8002148 <UART_SetConfig+0x1f8>
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <UART_SetConfig+0x1d6>
 8002120:	2b02      	cmp	r3, #2
 8002122:	d005      	beq.n	8002130 <UART_SetConfig+0x1e0>
 8002124:	e010      	b.n	8002148 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002126:	f7ff fd7b 	bl	8001c20 <HAL_RCC_GetPCLK1Freq>
 800212a:	0003      	movs	r3, r0
 800212c:	61bb      	str	r3, [r7, #24]
        break;
 800212e:	e012      	b.n	8002156 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002130:	4b26      	ldr	r3, [pc, #152]	; (80021cc <UART_SetConfig+0x27c>)
 8002132:	61bb      	str	r3, [r7, #24]
        break;
 8002134:	e00f      	b.n	8002156 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002136:	f7ff fd05 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 800213a:	0003      	movs	r3, r0
 800213c:	61bb      	str	r3, [r7, #24]
        break;
 800213e:	e00a      	b.n	8002156 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	61bb      	str	r3, [r7, #24]
        break;
 8002146:	e006      	b.n	8002156 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800214c:	231e      	movs	r3, #30
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]
        break;
 8002154:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01e      	beq.n	800219a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	085a      	lsrs	r2, r3, #1
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	18d2      	adds	r2, r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	0019      	movs	r1, r3
 800216c:	0010      	movs	r0, r2
 800216e:	f7fd ffd5 	bl	800011c <__udivsi3>
 8002172:	0003      	movs	r3, r0
 8002174:	b29b      	uxth	r3, r3
 8002176:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	2b0f      	cmp	r3, #15
 800217c:	d909      	bls.n	8002192 <UART_SetConfig+0x242>
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	025b      	lsls	r3, r3, #9
 8002184:	429a      	cmp	r2, r3
 8002186:	d204      	bcs.n	8002192 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	60da      	str	r2, [r3, #12]
 8002190:	e003      	b.n	800219a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002192:	231e      	movs	r3, #30
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	2201      	movs	r2, #1
 8002198:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80021a6:	231e      	movs	r3, #30
 80021a8:	18fb      	adds	r3, r7, r3
 80021aa:	781b      	ldrb	r3, [r3, #0]
}
 80021ac:	0018      	movs	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b008      	add	sp, #32
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	ffff69f3 	.word	0xffff69f3
 80021b8:	ffffcfff 	.word	0xffffcfff
 80021bc:	fffff4ff 	.word	0xfffff4ff
 80021c0:	40013800 	.word	0x40013800
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40004400 	.word	0x40004400
 80021cc:	007a1200 	.word	0x007a1200

080021d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021dc:	2201      	movs	r2, #1
 80021de:	4013      	ands	r3, r2
 80021e0:	d00b      	beq.n	80021fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	4a4a      	ldr	r2, [pc, #296]	; (8002314 <UART_AdvFeatureConfig+0x144>)
 80021ea:	4013      	ands	r3, r2
 80021ec:	0019      	movs	r1, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fe:	2202      	movs	r2, #2
 8002200:	4013      	ands	r3, r2
 8002202:	d00b      	beq.n	800221c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4a43      	ldr	r2, [pc, #268]	; (8002318 <UART_AdvFeatureConfig+0x148>)
 800220c:	4013      	ands	r3, r2
 800220e:	0019      	movs	r1, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	2204      	movs	r2, #4
 8002222:	4013      	ands	r3, r2
 8002224:	d00b      	beq.n	800223e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	4a3b      	ldr	r2, [pc, #236]	; (800231c <UART_AdvFeatureConfig+0x14c>)
 800222e:	4013      	ands	r3, r2
 8002230:	0019      	movs	r1, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002242:	2208      	movs	r2, #8
 8002244:	4013      	ands	r3, r2
 8002246:	d00b      	beq.n	8002260 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	4a34      	ldr	r2, [pc, #208]	; (8002320 <UART_AdvFeatureConfig+0x150>)
 8002250:	4013      	ands	r3, r2
 8002252:	0019      	movs	r1, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002264:	2210      	movs	r2, #16
 8002266:	4013      	ands	r3, r2
 8002268:	d00b      	beq.n	8002282 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	4a2c      	ldr	r2, [pc, #176]	; (8002324 <UART_AdvFeatureConfig+0x154>)
 8002272:	4013      	ands	r3, r2
 8002274:	0019      	movs	r1, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002286:	2220      	movs	r2, #32
 8002288:	4013      	ands	r3, r2
 800228a:	d00b      	beq.n	80022a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	4a25      	ldr	r2, [pc, #148]	; (8002328 <UART_AdvFeatureConfig+0x158>)
 8002294:	4013      	ands	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	2240      	movs	r2, #64	; 0x40
 80022aa:	4013      	ands	r3, r2
 80022ac:	d01d      	beq.n	80022ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	4a1d      	ldr	r2, [pc, #116]	; (800232c <UART_AdvFeatureConfig+0x15c>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	035b      	lsls	r3, r3, #13
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d10b      	bne.n	80022ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	4a15      	ldr	r2, [pc, #84]	; (8002330 <UART_AdvFeatureConfig+0x160>)
 80022da:	4013      	ands	r3, r2
 80022dc:	0019      	movs	r1, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ee:	2280      	movs	r2, #128	; 0x80
 80022f0:	4013      	ands	r3, r2
 80022f2:	d00b      	beq.n	800230c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4a0e      	ldr	r2, [pc, #56]	; (8002334 <UART_AdvFeatureConfig+0x164>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	0019      	movs	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	605a      	str	r2, [r3, #4]
  }
}
 800230c:	46c0      	nop			; (mov r8, r8)
 800230e:	46bd      	mov	sp, r7
 8002310:	b002      	add	sp, #8
 8002312:	bd80      	pop	{r7, pc}
 8002314:	fffdffff 	.word	0xfffdffff
 8002318:	fffeffff 	.word	0xfffeffff
 800231c:	fffbffff 	.word	0xfffbffff
 8002320:	ffff7fff 	.word	0xffff7fff
 8002324:	ffffefff 	.word	0xffffefff
 8002328:	ffffdfff 	.word	0xffffdfff
 800232c:	ffefffff 	.word	0xffefffff
 8002330:	ff9fffff 	.word	0xff9fffff
 8002334:	fff7ffff 	.word	0xfff7ffff

08002338 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af02      	add	r7, sp, #8
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2280      	movs	r2, #128	; 0x80
 8002344:	2100      	movs	r1, #0
 8002346:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002348:	f7fe fbea 	bl	8000b20 <HAL_GetTick>
 800234c:	0003      	movs	r3, r0
 800234e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2208      	movs	r2, #8
 8002358:	4013      	ands	r3, r2
 800235a:	2b08      	cmp	r3, #8
 800235c:	d10c      	bne.n	8002378 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2280      	movs	r2, #128	; 0x80
 8002362:	0391      	lsls	r1, r2, #14
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	4a17      	ldr	r2, [pc, #92]	; (80023c4 <UART_CheckIdleState+0x8c>)
 8002368:	9200      	str	r2, [sp, #0]
 800236a:	2200      	movs	r2, #0
 800236c:	f000 f82c 	bl	80023c8 <UART_WaitOnFlagUntilTimeout>
 8002370:	1e03      	subs	r3, r0, #0
 8002372:	d001      	beq.n	8002378 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e021      	b.n	80023bc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2204      	movs	r2, #4
 8002380:	4013      	ands	r3, r2
 8002382:	2b04      	cmp	r3, #4
 8002384:	d10c      	bne.n	80023a0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2280      	movs	r2, #128	; 0x80
 800238a:	03d1      	lsls	r1, r2, #15
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <UART_CheckIdleState+0x8c>)
 8002390:	9200      	str	r2, [sp, #0]
 8002392:	2200      	movs	r2, #0
 8002394:	f000 f818 	bl	80023c8 <UART_WaitOnFlagUntilTimeout>
 8002398:	1e03      	subs	r3, r0, #0
 800239a:	d001      	beq.n	80023a0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e00d      	b.n	80023bc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2220      	movs	r2, #32
 80023a4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2220      	movs	r2, #32
 80023aa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2274      	movs	r2, #116	; 0x74
 80023b6:	2100      	movs	r1, #0
 80023b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	0018      	movs	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	b004      	add	sp, #16
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	01ffffff 	.word	0x01ffffff

080023c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b094      	sub	sp, #80	; 0x50
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	603b      	str	r3, [r7, #0]
 80023d4:	1dfb      	adds	r3, r7, #7
 80023d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023d8:	e0a3      	b.n	8002522 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023dc:	3301      	adds	r3, #1
 80023de:	d100      	bne.n	80023e2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80023e0:	e09f      	b.n	8002522 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e2:	f7fe fb9d 	bl	8000b20 <HAL_GetTick>
 80023e6:	0002      	movs	r2, r0
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d302      	bcc.n	80023f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80023f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d13d      	bne.n	8002474 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023f8:	f3ef 8310 	mrs	r3, PRIMASK
 80023fc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80023fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002400:	647b      	str	r3, [r7, #68]	; 0x44
 8002402:	2301      	movs	r3, #1
 8002404:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002408:	f383 8810 	msr	PRIMASK, r3
}
 800240c:	46c0      	nop			; (mov r8, r8)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	494c      	ldr	r1, [pc, #304]	; (800254c <UART_WaitOnFlagUntilTimeout+0x184>)
 800241a:	400a      	ands	r2, r1
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002420:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002424:	f383 8810 	msr	PRIMASK, r3
}
 8002428:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800242a:	f3ef 8310 	mrs	r3, PRIMASK
 800242e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002432:	643b      	str	r3, [r7, #64]	; 0x40
 8002434:	2301      	movs	r3, #1
 8002436:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800243a:	f383 8810 	msr	PRIMASK, r3
}
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2101      	movs	r1, #1
 800244c:	438a      	bics	r2, r1
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002452:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002456:	f383 8810 	msr	PRIMASK, r3
}
 800245a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2220      	movs	r2, #32
 8002460:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2220      	movs	r2, #32
 8002466:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2274      	movs	r2, #116	; 0x74
 800246c:	2100      	movs	r1, #0
 800246e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e067      	b.n	8002544 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2204      	movs	r2, #4
 800247c:	4013      	ands	r3, r2
 800247e:	d050      	beq.n	8002522 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	69da      	ldr	r2, [r3, #28]
 8002486:	2380      	movs	r3, #128	; 0x80
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	401a      	ands	r2, r3
 800248c:	2380      	movs	r3, #128	; 0x80
 800248e:	011b      	lsls	r3, r3, #4
 8002490:	429a      	cmp	r2, r3
 8002492:	d146      	bne.n	8002522 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2280      	movs	r2, #128	; 0x80
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800249e:	f3ef 8310 	mrs	r3, PRIMASK
 80024a2:	613b      	str	r3, [r7, #16]
  return(result);
 80024a4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024a8:	2301      	movs	r3, #1
 80024aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f383 8810 	msr	PRIMASK, r3
}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4923      	ldr	r1, [pc, #140]	; (800254c <UART_WaitOnFlagUntilTimeout+0x184>)
 80024c0:	400a      	ands	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	f383 8810 	msr	PRIMASK, r3
}
 80024ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024d0:	f3ef 8310 	mrs	r3, PRIMASK
 80024d4:	61fb      	str	r3, [r7, #28]
  return(result);
 80024d6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80024da:	2301      	movs	r3, #1
 80024dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	f383 8810 	msr	PRIMASK, r3
}
 80024e4:	46c0      	nop			; (mov r8, r8)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2101      	movs	r1, #1
 80024f2:	438a      	bics	r2, r1
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	f383 8810 	msr	PRIMASK, r3
}
 8002500:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2220      	movs	r2, #32
 8002506:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2280      	movs	r2, #128	; 0x80
 8002512:	2120      	movs	r1, #32
 8002514:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2274      	movs	r2, #116	; 0x74
 800251a:	2100      	movs	r1, #0
 800251c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e010      	b.n	8002544 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	4013      	ands	r3, r2
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	425a      	negs	r2, r3
 8002532:	4153      	adcs	r3, r2
 8002534:	b2db      	uxtb	r3, r3
 8002536:	001a      	movs	r2, r3
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d100      	bne.n	8002542 <UART_WaitOnFlagUntilTimeout+0x17a>
 8002540:	e74b      	b.n	80023da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	0018      	movs	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	b014      	add	sp, #80	; 0x50
 800254a:	bd80      	pop	{r7, pc}
 800254c:	fffffe5f 	.word	0xfffffe5f

08002550 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b090      	sub	sp, #64	; 0x40
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	1dbb      	adds	r3, r7, #6
 800255c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1dba      	adds	r2, r7, #6
 8002568:	2158      	movs	r1, #88	; 0x58
 800256a:	8812      	ldrh	r2, [r2, #0]
 800256c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2280      	movs	r2, #128	; 0x80
 8002572:	2100      	movs	r1, #0
 8002574:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2222      	movs	r2, #34	; 0x22
 800257a:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002580:	2b00      	cmp	r3, #0
 8002582:	d02b      	beq.n	80025dc <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002588:	4a3f      	ldr	r2, [pc, #252]	; (8002688 <UART_Start_Receive_DMA+0x138>)
 800258a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002590:	4a3e      	ldr	r2, [pc, #248]	; (800268c <UART_Start_Receive_DMA+0x13c>)
 8002592:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002598:	4a3d      	ldr	r2, [pc, #244]	; (8002690 <UART_Start_Receive_DMA+0x140>)
 800259a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a0:	2200      	movs	r2, #0
 80025a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	3324      	adds	r3, #36	; 0x24
 80025ae:	0019      	movs	r1, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025b4:	001a      	movs	r2, r3
 80025b6:	1dbb      	adds	r3, r7, #6
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	f7fe fbe1 	bl	8000d80 <HAL_DMA_Start_IT>
 80025be:	1e03      	subs	r3, r0, #0
 80025c0:	d00c      	beq.n	80025dc <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2280      	movs	r2, #128	; 0x80
 80025c6:	2110      	movs	r1, #16
 80025c8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2274      	movs	r2, #116	; 0x74
 80025ce:	2100      	movs	r1, #0
 80025d0:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2220      	movs	r2, #32
 80025d6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e050      	b.n	800267e <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2274      	movs	r2, #116	; 0x74
 80025e0:	2100      	movs	r1, #0
 80025e2:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e4:	f3ef 8310 	mrs	r3, PRIMASK
 80025e8:	613b      	str	r3, [r7, #16]
  return(result);
 80025ea:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025ee:	2301      	movs	r3, #1
 80025f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f383 8810 	msr	PRIMASK, r3
}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2180      	movs	r1, #128	; 0x80
 8002606:	0049      	lsls	r1, r1, #1
 8002608:	430a      	orrs	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800260e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	f383 8810 	msr	PRIMASK, r3
}
 8002616:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002618:	f3ef 8310 	mrs	r3, PRIMASK
 800261c:	61fb      	str	r3, [r7, #28]
  return(result);
 800261e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002620:	63bb      	str	r3, [r7, #56]	; 0x38
 8002622:	2301      	movs	r3, #1
 8002624:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	46c0      	nop			; (mov r8, r8)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	430a      	orrs	r2, r1
 800263c:	609a      	str	r2, [r3, #8]
 800263e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	f383 8810 	msr	PRIMASK, r3
}
 8002648:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800264a:	f3ef 8310 	mrs	r3, PRIMASK
 800264e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002650:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002652:	637b      	str	r3, [r7, #52]	; 0x34
 8002654:	2301      	movs	r3, #1
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265a:	f383 8810 	msr	PRIMASK, r3
}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2140      	movs	r1, #64	; 0x40
 800266c:	430a      	orrs	r2, r1
 800266e:	609a      	str	r2, [r3, #8]
 8002670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002672:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002676:	f383 8810 	msr	PRIMASK, r3
}
 800267a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	0018      	movs	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	b010      	add	sp, #64	; 0x40
 8002684:	bd80      	pop	{r7, pc}
 8002686:	46c0      	nop			; (mov r8, r8)
 8002688:	080027a1 	.word	0x080027a1
 800268c:	080028c5 	.word	0x080028c5
 8002690:	08002901 	.word	0x08002901

08002694 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800269c:	f3ef 8310 	mrs	r3, PRIMASK
 80026a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80026a2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	2301      	movs	r3, #1
 80026a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f383 8810 	msr	PRIMASK, r3
}
 80026b0:	46c0      	nop			; (mov r8, r8)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	21c0      	movs	r1, #192	; 0xc0
 80026be:	438a      	bics	r2, r1
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f383 8810 	msr	PRIMASK, r3
}
 80026cc:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2220      	movs	r2, #32
 80026d2:	679a      	str	r2, [r3, #120]	; 0x78
}
 80026d4:	46c0      	nop			; (mov r8, r8)
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b006      	add	sp, #24
 80026da:	bd80      	pop	{r7, pc}

080026dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08e      	sub	sp, #56	; 0x38
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026e4:	f3ef 8310 	mrs	r3, PRIMASK
 80026e8:	617b      	str	r3, [r7, #20]
  return(result);
 80026ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026ec:	637b      	str	r3, [r7, #52]	; 0x34
 80026ee:	2301      	movs	r3, #1
 80026f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	f383 8810 	msr	PRIMASK, r3
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4925      	ldr	r1, [pc, #148]	; (800279c <UART_EndRxTransfer+0xc0>)
 8002706:	400a      	ands	r2, r1
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800270c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	f383 8810 	msr	PRIMASK, r3
}
 8002714:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002716:	f3ef 8310 	mrs	r3, PRIMASK
 800271a:	623b      	str	r3, [r7, #32]
  return(result);
 800271c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800271e:	633b      	str	r3, [r7, #48]	; 0x30
 8002720:	2301      	movs	r3, #1
 8002722:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002726:	f383 8810 	msr	PRIMASK, r3
}
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2101      	movs	r1, #1
 8002738:	438a      	bics	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002742:	f383 8810 	msr	PRIMASK, r3
}
 8002746:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800274c:	2b01      	cmp	r3, #1
 800274e:	d118      	bne.n	8002782 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002750:	f3ef 8310 	mrs	r3, PRIMASK
 8002754:	60bb      	str	r3, [r7, #8]
  return(result);
 8002756:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800275a:	2301      	movs	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f383 8810 	msr	PRIMASK, r3
}
 8002764:	46c0      	nop			; (mov r8, r8)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2110      	movs	r1, #16
 8002772:	438a      	bics	r2, r1
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002778:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	f383 8810 	msr	PRIMASK, r3
}
 8002780:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2220      	movs	r2, #32
 8002786:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	b00e      	add	sp, #56	; 0x38
 800279a:	bd80      	pop	{r7, pc}
 800279c:	fffffedf 	.word	0xfffffedf

080027a0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b094      	sub	sp, #80	; 0x50
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b20      	cmp	r3, #32
 80027b4:	d06e      	beq.n	8002894 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 80027b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027b8:	225a      	movs	r2, #90	; 0x5a
 80027ba:	2100      	movs	r1, #0
 80027bc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027be:	f3ef 8310 	mrs	r3, PRIMASK
 80027c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80027c4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80027c8:	2301      	movs	r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f383 8810 	msr	PRIMASK, r3
}
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4938      	ldr	r1, [pc, #224]	; (80028c0 <UART_DMAReceiveCplt+0x120>)
 80027e0:	400a      	ands	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027e8:	6a3b      	ldr	r3, [r7, #32]
 80027ea:	f383 8810 	msr	PRIMASK, r3
}
 80027ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027f0:	f3ef 8310 	mrs	r3, PRIMASK
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027f8:	647b      	str	r3, [r7, #68]	; 0x44
 80027fa:	2301      	movs	r3, #1
 80027fc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002800:	f383 8810 	msr	PRIMASK, r3
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2101      	movs	r1, #1
 8002812:	438a      	bics	r2, r1
 8002814:	609a      	str	r2, [r3, #8]
 8002816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002818:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800281a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281c:	f383 8810 	msr	PRIMASK, r3
}
 8002820:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002822:	f3ef 8310 	mrs	r3, PRIMASK
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002828:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800282a:	643b      	str	r3, [r7, #64]	; 0x40
 800282c:	2301      	movs	r3, #1
 800282e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002832:	f383 8810 	msr	PRIMASK, r3
}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2140      	movs	r1, #64	; 0x40
 8002844:	438a      	bics	r2, r1
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800284a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800284c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800284e:	f383 8810 	msr	PRIMASK, r3
}
 8002852:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002856:	2220      	movs	r2, #32
 8002858:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800285a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800285c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800285e:	2b01      	cmp	r3, #1
 8002860:	d118      	bne.n	8002894 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002862:	f3ef 8310 	mrs	r3, PRIMASK
 8002866:	60fb      	str	r3, [r7, #12]
  return(result);
 8002868:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800286a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800286c:	2301      	movs	r3, #1
 800286e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	f383 8810 	msr	PRIMASK, r3
}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2110      	movs	r1, #16
 8002884:	438a      	bics	r2, r1
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800288a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f383 8810 	msr	PRIMASK, r3
}
 8002892:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002894:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002898:	2b01      	cmp	r3, #1
 800289a:	d108      	bne.n	80028ae <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800289c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800289e:	2258      	movs	r2, #88	; 0x58
 80028a0:	5a9a      	ldrh	r2, [r3, r2]
 80028a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028a4:	0011      	movs	r1, r2
 80028a6:	0018      	movs	r0, r3
 80028a8:	f7ff fb46 	bl	8001f38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80028ac:	e003      	b.n	80028b6 <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 80028ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028b0:	0018      	movs	r0, r3
 80028b2:	f7ff fb29 	bl	8001f08 <HAL_UART_RxCpltCallback>
}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b014      	add	sp, #80	; 0x50
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	fffffeff 	.word	0xfffffeff

080028c4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d10a      	bne.n	80028f0 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2258      	movs	r2, #88	; 0x58
 80028de:	5a9b      	ldrh	r3, [r3, r2]
 80028e0:	085b      	lsrs	r3, r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	0011      	movs	r1, r2
 80028e8:	0018      	movs	r0, r3
 80028ea:	f7ff fb25 	bl	8001f38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80028ee:	e003      	b.n	80028f8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	0018      	movs	r0, r3
 80028f4:	f7ff fb10 	bl	8001f18 <HAL_UART_RxHalfCpltCallback>
}
 80028f8:	46c0      	nop			; (mov r8, r8)
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b004      	add	sp, #16
 80028fe:	bd80      	pop	{r7, pc}

08002900 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002912:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002918:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	4013      	ands	r3, r2
 8002924:	2b80      	cmp	r3, #128	; 0x80
 8002926:	d10a      	bne.n	800293e <UART_DMAError+0x3e>
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2b21      	cmp	r3, #33	; 0x21
 800292c:	d107      	bne.n	800293e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2252      	movs	r2, #82	; 0x52
 8002932:	2100      	movs	r1, #0
 8002934:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	0018      	movs	r0, r3
 800293a:	f7ff feab 	bl	8002694 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	2240      	movs	r2, #64	; 0x40
 8002946:	4013      	ands	r3, r2
 8002948:	2b40      	cmp	r3, #64	; 0x40
 800294a:	d10a      	bne.n	8002962 <UART_DMAError+0x62>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2b22      	cmp	r3, #34	; 0x22
 8002950:	d107      	bne.n	8002962 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	225a      	movs	r2, #90	; 0x5a
 8002956:	2100      	movs	r1, #0
 8002958:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	0018      	movs	r0, r3
 800295e:	f7ff febd 	bl	80026dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2280      	movs	r2, #128	; 0x80
 8002966:	589b      	ldr	r3, [r3, r2]
 8002968:	2210      	movs	r2, #16
 800296a:	431a      	orrs	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2180      	movs	r1, #128	; 0x80
 8002970:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	0018      	movs	r0, r3
 8002976:	f7ff fad7 	bl	8001f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	46bd      	mov	sp, r7
 800297e:	b006      	add	sp, #24
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <__errno>:
 8002984:	4b01      	ldr	r3, [pc, #4]	; (800298c <__errno+0x8>)
 8002986:	6818      	ldr	r0, [r3, #0]
 8002988:	4770      	bx	lr
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	2000000c 	.word	0x2000000c

08002990 <__libc_init_array>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	2600      	movs	r6, #0
 8002994:	4d0c      	ldr	r5, [pc, #48]	; (80029c8 <__libc_init_array+0x38>)
 8002996:	4c0d      	ldr	r4, [pc, #52]	; (80029cc <__libc_init_array+0x3c>)
 8002998:	1b64      	subs	r4, r4, r5
 800299a:	10a4      	asrs	r4, r4, #2
 800299c:	42a6      	cmp	r6, r4
 800299e:	d109      	bne.n	80029b4 <__libc_init_array+0x24>
 80029a0:	2600      	movs	r6, #0
 80029a2:	f001 f963 	bl	8003c6c <_init>
 80029a6:	4d0a      	ldr	r5, [pc, #40]	; (80029d0 <__libc_init_array+0x40>)
 80029a8:	4c0a      	ldr	r4, [pc, #40]	; (80029d4 <__libc_init_array+0x44>)
 80029aa:	1b64      	subs	r4, r4, r5
 80029ac:	10a4      	asrs	r4, r4, #2
 80029ae:	42a6      	cmp	r6, r4
 80029b0:	d105      	bne.n	80029be <__libc_init_array+0x2e>
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	00b3      	lsls	r3, r6, #2
 80029b6:	58eb      	ldr	r3, [r5, r3]
 80029b8:	4798      	blx	r3
 80029ba:	3601      	adds	r6, #1
 80029bc:	e7ee      	b.n	800299c <__libc_init_array+0xc>
 80029be:	00b3      	lsls	r3, r6, #2
 80029c0:	58eb      	ldr	r3, [r5, r3]
 80029c2:	4798      	blx	r3
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7f2      	b.n	80029ae <__libc_init_array+0x1e>
 80029c8:	08003f78 	.word	0x08003f78
 80029cc:	08003f78 	.word	0x08003f78
 80029d0:	08003f78 	.word	0x08003f78
 80029d4:	08003f7c 	.word	0x08003f7c

080029d8 <memset>:
 80029d8:	0003      	movs	r3, r0
 80029da:	1882      	adds	r2, r0, r2
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <memset+0xa>
 80029e0:	4770      	bx	lr
 80029e2:	7019      	strb	r1, [r3, #0]
 80029e4:	3301      	adds	r3, #1
 80029e6:	e7f9      	b.n	80029dc <memset+0x4>

080029e8 <_puts_r>:
 80029e8:	b570      	push	{r4, r5, r6, lr}
 80029ea:	0005      	movs	r5, r0
 80029ec:	000e      	movs	r6, r1
 80029ee:	2800      	cmp	r0, #0
 80029f0:	d004      	beq.n	80029fc <_puts_r+0x14>
 80029f2:	6983      	ldr	r3, [r0, #24]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <_puts_r+0x14>
 80029f8:	f000 fb0a 	bl	8003010 <__sinit>
 80029fc:	69ab      	ldr	r3, [r5, #24]
 80029fe:	68ac      	ldr	r4, [r5, #8]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d102      	bne.n	8002a0a <_puts_r+0x22>
 8002a04:	0028      	movs	r0, r5
 8002a06:	f000 fb03 	bl	8003010 <__sinit>
 8002a0a:	4b2d      	ldr	r3, [pc, #180]	; (8002ac0 <_puts_r+0xd8>)
 8002a0c:	429c      	cmp	r4, r3
 8002a0e:	d122      	bne.n	8002a56 <_puts_r+0x6e>
 8002a10:	686c      	ldr	r4, [r5, #4]
 8002a12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a14:	07db      	lsls	r3, r3, #31
 8002a16:	d405      	bmi.n	8002a24 <_puts_r+0x3c>
 8002a18:	89a3      	ldrh	r3, [r4, #12]
 8002a1a:	059b      	lsls	r3, r3, #22
 8002a1c:	d402      	bmi.n	8002a24 <_puts_r+0x3c>
 8002a1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a20:	f000 fba7 	bl	8003172 <__retarget_lock_acquire_recursive>
 8002a24:	89a3      	ldrh	r3, [r4, #12]
 8002a26:	071b      	lsls	r3, r3, #28
 8002a28:	d502      	bpl.n	8002a30 <_puts_r+0x48>
 8002a2a:	6923      	ldr	r3, [r4, #16]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d129      	bne.n	8002a84 <_puts_r+0x9c>
 8002a30:	0021      	movs	r1, r4
 8002a32:	0028      	movs	r0, r5
 8002a34:	f000 f928 	bl	8002c88 <__swsetup_r>
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	d023      	beq.n	8002a84 <_puts_r+0x9c>
 8002a3c:	2501      	movs	r5, #1
 8002a3e:	426d      	negs	r5, r5
 8002a40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a42:	07db      	lsls	r3, r3, #31
 8002a44:	d405      	bmi.n	8002a52 <_puts_r+0x6a>
 8002a46:	89a3      	ldrh	r3, [r4, #12]
 8002a48:	059b      	lsls	r3, r3, #22
 8002a4a:	d402      	bmi.n	8002a52 <_puts_r+0x6a>
 8002a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a4e:	f000 fb91 	bl	8003174 <__retarget_lock_release_recursive>
 8002a52:	0028      	movs	r0, r5
 8002a54:	bd70      	pop	{r4, r5, r6, pc}
 8002a56:	4b1b      	ldr	r3, [pc, #108]	; (8002ac4 <_puts_r+0xdc>)
 8002a58:	429c      	cmp	r4, r3
 8002a5a:	d101      	bne.n	8002a60 <_puts_r+0x78>
 8002a5c:	68ac      	ldr	r4, [r5, #8]
 8002a5e:	e7d8      	b.n	8002a12 <_puts_r+0x2a>
 8002a60:	4b19      	ldr	r3, [pc, #100]	; (8002ac8 <_puts_r+0xe0>)
 8002a62:	429c      	cmp	r4, r3
 8002a64:	d1d5      	bne.n	8002a12 <_puts_r+0x2a>
 8002a66:	68ec      	ldr	r4, [r5, #12]
 8002a68:	e7d3      	b.n	8002a12 <_puts_r+0x2a>
 8002a6a:	3601      	adds	r6, #1
 8002a6c:	60a3      	str	r3, [r4, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	da04      	bge.n	8002a7c <_puts_r+0x94>
 8002a72:	69a2      	ldr	r2, [r4, #24]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	dc16      	bgt.n	8002aa6 <_puts_r+0xbe>
 8002a78:	290a      	cmp	r1, #10
 8002a7a:	d014      	beq.n	8002aa6 <_puts_r+0xbe>
 8002a7c:	6823      	ldr	r3, [r4, #0]
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	6022      	str	r2, [r4, #0]
 8002a82:	7019      	strb	r1, [r3, #0]
 8002a84:	68a3      	ldr	r3, [r4, #8]
 8002a86:	7831      	ldrb	r1, [r6, #0]
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	2900      	cmp	r1, #0
 8002a8c:	d1ed      	bne.n	8002a6a <_puts_r+0x82>
 8002a8e:	60a3      	str	r3, [r4, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	da0f      	bge.n	8002ab4 <_puts_r+0xcc>
 8002a94:	0028      	movs	r0, r5
 8002a96:	0022      	movs	r2, r4
 8002a98:	310a      	adds	r1, #10
 8002a9a:	f000 f89f 	bl	8002bdc <__swbuf_r>
 8002a9e:	250a      	movs	r5, #10
 8002aa0:	1c43      	adds	r3, r0, #1
 8002aa2:	d1cd      	bne.n	8002a40 <_puts_r+0x58>
 8002aa4:	e7ca      	b.n	8002a3c <_puts_r+0x54>
 8002aa6:	0022      	movs	r2, r4
 8002aa8:	0028      	movs	r0, r5
 8002aaa:	f000 f897 	bl	8002bdc <__swbuf_r>
 8002aae:	1c43      	adds	r3, r0, #1
 8002ab0:	d1e8      	bne.n	8002a84 <_puts_r+0x9c>
 8002ab2:	e7c3      	b.n	8002a3c <_puts_r+0x54>
 8002ab4:	250a      	movs	r5, #10
 8002ab6:	6823      	ldr	r3, [r4, #0]
 8002ab8:	1c5a      	adds	r2, r3, #1
 8002aba:	6022      	str	r2, [r4, #0]
 8002abc:	701d      	strb	r5, [r3, #0]
 8002abe:	e7bf      	b.n	8002a40 <_puts_r+0x58>
 8002ac0:	08003f04 	.word	0x08003f04
 8002ac4:	08003f24 	.word	0x08003f24
 8002ac8:	08003ee4 	.word	0x08003ee4

08002acc <puts>:
 8002acc:	b510      	push	{r4, lr}
 8002ace:	4b03      	ldr	r3, [pc, #12]	; (8002adc <puts+0x10>)
 8002ad0:	0001      	movs	r1, r0
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	f7ff ff88 	bl	80029e8 <_puts_r>
 8002ad8:	bd10      	pop	{r4, pc}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	2000000c 	.word	0x2000000c

08002ae0 <strcasecmp>:
 8002ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ae2:	0005      	movs	r5, r0
 8002ae4:	2400      	movs	r4, #0
 8002ae6:	2703      	movs	r7, #3
 8002ae8:	4e09      	ldr	r6, [pc, #36]	; (8002b10 <strcasecmp+0x30>)
 8002aea:	5d2a      	ldrb	r2, [r5, r4]
 8002aec:	5cb3      	ldrb	r3, [r6, r2]
 8002aee:	403b      	ands	r3, r7
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d100      	bne.n	8002af6 <strcasecmp+0x16>
 8002af4:	3220      	adds	r2, #32
 8002af6:	5d0b      	ldrb	r3, [r1, r4]
 8002af8:	5cf0      	ldrb	r0, [r6, r3]
 8002afa:	4038      	ands	r0, r7
 8002afc:	2801      	cmp	r0, #1
 8002afe:	d100      	bne.n	8002b02 <strcasecmp+0x22>
 8002b00:	3320      	adds	r3, #32
 8002b02:	1ad0      	subs	r0, r2, r3
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d102      	bne.n	8002b0e <strcasecmp+0x2e>
 8002b08:	3401      	adds	r4, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1ed      	bne.n	8002aea <strcasecmp+0xa>
 8002b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b10:	08003de1 	.word	0x08003de1

08002b14 <strtok>:
 8002b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b16:	4b16      	ldr	r3, [pc, #88]	; (8002b70 <strtok+0x5c>)
 8002b18:	0005      	movs	r5, r0
 8002b1a:	681f      	ldr	r7, [r3, #0]
 8002b1c:	000e      	movs	r6, r1
 8002b1e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8002b20:	2c00      	cmp	r4, #0
 8002b22:	d11d      	bne.n	8002b60 <strtok+0x4c>
 8002b24:	2050      	movs	r0, #80	; 0x50
 8002b26:	f000 fb93 	bl	8003250 <malloc>
 8002b2a:	1e02      	subs	r2, r0, #0
 8002b2c:	65b8      	str	r0, [r7, #88]	; 0x58
 8002b2e:	d104      	bne.n	8002b3a <strtok+0x26>
 8002b30:	2157      	movs	r1, #87	; 0x57
 8002b32:	4b10      	ldr	r3, [pc, #64]	; (8002b74 <strtok+0x60>)
 8002b34:	4810      	ldr	r0, [pc, #64]	; (8002b78 <strtok+0x64>)
 8002b36:	f000 f91f 	bl	8002d78 <__assert_func>
 8002b3a:	6004      	str	r4, [r0, #0]
 8002b3c:	6044      	str	r4, [r0, #4]
 8002b3e:	6084      	str	r4, [r0, #8]
 8002b40:	60c4      	str	r4, [r0, #12]
 8002b42:	6104      	str	r4, [r0, #16]
 8002b44:	6144      	str	r4, [r0, #20]
 8002b46:	6184      	str	r4, [r0, #24]
 8002b48:	6284      	str	r4, [r0, #40]	; 0x28
 8002b4a:	62c4      	str	r4, [r0, #44]	; 0x2c
 8002b4c:	6304      	str	r4, [r0, #48]	; 0x30
 8002b4e:	6344      	str	r4, [r0, #52]	; 0x34
 8002b50:	6384      	str	r4, [r0, #56]	; 0x38
 8002b52:	63c4      	str	r4, [r0, #60]	; 0x3c
 8002b54:	6404      	str	r4, [r0, #64]	; 0x40
 8002b56:	6444      	str	r4, [r0, #68]	; 0x44
 8002b58:	6484      	str	r4, [r0, #72]	; 0x48
 8002b5a:	64c4      	str	r4, [r0, #76]	; 0x4c
 8002b5c:	7704      	strb	r4, [r0, #28]
 8002b5e:	6244      	str	r4, [r0, #36]	; 0x24
 8002b60:	0031      	movs	r1, r6
 8002b62:	0028      	movs	r0, r5
 8002b64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b66:	2301      	movs	r3, #1
 8002b68:	f000 f808 	bl	8002b7c <__strtok_r>
 8002b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	2000000c 	.word	0x2000000c
 8002b74:	08003d30 	.word	0x08003d30
 8002b78:	08003d47 	.word	0x08003d47

08002b7c <__strtok_r>:
 8002b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b7e:	2800      	cmp	r0, #0
 8002b80:	d102      	bne.n	8002b88 <__strtok_r+0xc>
 8002b82:	6810      	ldr	r0, [r2, #0]
 8002b84:	2800      	cmp	r0, #0
 8002b86:	d013      	beq.n	8002bb0 <__strtok_r+0x34>
 8002b88:	0004      	movs	r4, r0
 8002b8a:	0020      	movs	r0, r4
 8002b8c:	000e      	movs	r6, r1
 8002b8e:	7805      	ldrb	r5, [r0, #0]
 8002b90:	3401      	adds	r4, #1
 8002b92:	7837      	ldrb	r7, [r6, #0]
 8002b94:	2f00      	cmp	r7, #0
 8002b96:	d104      	bne.n	8002ba2 <__strtok_r+0x26>
 8002b98:	2d00      	cmp	r5, #0
 8002b9a:	d10f      	bne.n	8002bbc <__strtok_r+0x40>
 8002b9c:	0028      	movs	r0, r5
 8002b9e:	6015      	str	r5, [r2, #0]
 8002ba0:	e006      	b.n	8002bb0 <__strtok_r+0x34>
 8002ba2:	3601      	adds	r6, #1
 8002ba4:	42bd      	cmp	r5, r7
 8002ba6:	d1f4      	bne.n	8002b92 <__strtok_r+0x16>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1ee      	bne.n	8002b8a <__strtok_r+0xe>
 8002bac:	6014      	str	r4, [r2, #0]
 8002bae:	7003      	strb	r3, [r0, #0]
 8002bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bb2:	002f      	movs	r7, r5
 8002bb4:	e00f      	b.n	8002bd6 <__strtok_r+0x5a>
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	2e00      	cmp	r6, #0
 8002bba:	d104      	bne.n	8002bc6 <__strtok_r+0x4a>
 8002bbc:	0023      	movs	r3, r4
 8002bbe:	3401      	adds	r4, #1
 8002bc0:	781d      	ldrb	r5, [r3, #0]
 8002bc2:	0027      	movs	r7, r4
 8002bc4:	000b      	movs	r3, r1
 8002bc6:	781e      	ldrb	r6, [r3, #0]
 8002bc8:	42b5      	cmp	r5, r6
 8002bca:	d1f4      	bne.n	8002bb6 <__strtok_r+0x3a>
 8002bcc:	2d00      	cmp	r5, #0
 8002bce:	d0f0      	beq.n	8002bb2 <__strtok_r+0x36>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	3c01      	subs	r4, #1
 8002bd4:	7023      	strb	r3, [r4, #0]
 8002bd6:	6017      	str	r7, [r2, #0]
 8002bd8:	e7ea      	b.n	8002bb0 <__strtok_r+0x34>
	...

08002bdc <__swbuf_r>:
 8002bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bde:	0005      	movs	r5, r0
 8002be0:	000e      	movs	r6, r1
 8002be2:	0014      	movs	r4, r2
 8002be4:	2800      	cmp	r0, #0
 8002be6:	d004      	beq.n	8002bf2 <__swbuf_r+0x16>
 8002be8:	6983      	ldr	r3, [r0, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <__swbuf_r+0x16>
 8002bee:	f000 fa0f 	bl	8003010 <__sinit>
 8002bf2:	4b22      	ldr	r3, [pc, #136]	; (8002c7c <__swbuf_r+0xa0>)
 8002bf4:	429c      	cmp	r4, r3
 8002bf6:	d12e      	bne.n	8002c56 <__swbuf_r+0x7a>
 8002bf8:	686c      	ldr	r4, [r5, #4]
 8002bfa:	69a3      	ldr	r3, [r4, #24]
 8002bfc:	60a3      	str	r3, [r4, #8]
 8002bfe:	89a3      	ldrh	r3, [r4, #12]
 8002c00:	071b      	lsls	r3, r3, #28
 8002c02:	d532      	bpl.n	8002c6a <__swbuf_r+0x8e>
 8002c04:	6923      	ldr	r3, [r4, #16]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d02f      	beq.n	8002c6a <__swbuf_r+0x8e>
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	6922      	ldr	r2, [r4, #16]
 8002c0e:	b2f7      	uxtb	r7, r6
 8002c10:	1a98      	subs	r0, r3, r2
 8002c12:	6963      	ldr	r3, [r4, #20]
 8002c14:	b2f6      	uxtb	r6, r6
 8002c16:	4283      	cmp	r3, r0
 8002c18:	dc05      	bgt.n	8002c26 <__swbuf_r+0x4a>
 8002c1a:	0021      	movs	r1, r4
 8002c1c:	0028      	movs	r0, r5
 8002c1e:	f000 f955 	bl	8002ecc <_fflush_r>
 8002c22:	2800      	cmp	r0, #0
 8002c24:	d127      	bne.n	8002c76 <__swbuf_r+0x9a>
 8002c26:	68a3      	ldr	r3, [r4, #8]
 8002c28:	3001      	adds	r0, #1
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	60a3      	str	r3, [r4, #8]
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	6022      	str	r2, [r4, #0]
 8002c34:	701f      	strb	r7, [r3, #0]
 8002c36:	6963      	ldr	r3, [r4, #20]
 8002c38:	4283      	cmp	r3, r0
 8002c3a:	d004      	beq.n	8002c46 <__swbuf_r+0x6a>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	07db      	lsls	r3, r3, #31
 8002c40:	d507      	bpl.n	8002c52 <__swbuf_r+0x76>
 8002c42:	2e0a      	cmp	r6, #10
 8002c44:	d105      	bne.n	8002c52 <__swbuf_r+0x76>
 8002c46:	0021      	movs	r1, r4
 8002c48:	0028      	movs	r0, r5
 8002c4a:	f000 f93f 	bl	8002ecc <_fflush_r>
 8002c4e:	2800      	cmp	r0, #0
 8002c50:	d111      	bne.n	8002c76 <__swbuf_r+0x9a>
 8002c52:	0030      	movs	r0, r6
 8002c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <__swbuf_r+0xa4>)
 8002c58:	429c      	cmp	r4, r3
 8002c5a:	d101      	bne.n	8002c60 <__swbuf_r+0x84>
 8002c5c:	68ac      	ldr	r4, [r5, #8]
 8002c5e:	e7cc      	b.n	8002bfa <__swbuf_r+0x1e>
 8002c60:	4b08      	ldr	r3, [pc, #32]	; (8002c84 <__swbuf_r+0xa8>)
 8002c62:	429c      	cmp	r4, r3
 8002c64:	d1c9      	bne.n	8002bfa <__swbuf_r+0x1e>
 8002c66:	68ec      	ldr	r4, [r5, #12]
 8002c68:	e7c7      	b.n	8002bfa <__swbuf_r+0x1e>
 8002c6a:	0021      	movs	r1, r4
 8002c6c:	0028      	movs	r0, r5
 8002c6e:	f000 f80b 	bl	8002c88 <__swsetup_r>
 8002c72:	2800      	cmp	r0, #0
 8002c74:	d0c9      	beq.n	8002c0a <__swbuf_r+0x2e>
 8002c76:	2601      	movs	r6, #1
 8002c78:	4276      	negs	r6, r6
 8002c7a:	e7ea      	b.n	8002c52 <__swbuf_r+0x76>
 8002c7c:	08003f04 	.word	0x08003f04
 8002c80:	08003f24 	.word	0x08003f24
 8002c84:	08003ee4 	.word	0x08003ee4

08002c88 <__swsetup_r>:
 8002c88:	4b37      	ldr	r3, [pc, #220]	; (8002d68 <__swsetup_r+0xe0>)
 8002c8a:	b570      	push	{r4, r5, r6, lr}
 8002c8c:	681d      	ldr	r5, [r3, #0]
 8002c8e:	0006      	movs	r6, r0
 8002c90:	000c      	movs	r4, r1
 8002c92:	2d00      	cmp	r5, #0
 8002c94:	d005      	beq.n	8002ca2 <__swsetup_r+0x1a>
 8002c96:	69ab      	ldr	r3, [r5, #24]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <__swsetup_r+0x1a>
 8002c9c:	0028      	movs	r0, r5
 8002c9e:	f000 f9b7 	bl	8003010 <__sinit>
 8002ca2:	4b32      	ldr	r3, [pc, #200]	; (8002d6c <__swsetup_r+0xe4>)
 8002ca4:	429c      	cmp	r4, r3
 8002ca6:	d10f      	bne.n	8002cc8 <__swsetup_r+0x40>
 8002ca8:	686c      	ldr	r4, [r5, #4]
 8002caa:	230c      	movs	r3, #12
 8002cac:	5ee2      	ldrsh	r2, [r4, r3]
 8002cae:	b293      	uxth	r3, r2
 8002cb0:	0711      	lsls	r1, r2, #28
 8002cb2:	d42d      	bmi.n	8002d10 <__swsetup_r+0x88>
 8002cb4:	06d9      	lsls	r1, r3, #27
 8002cb6:	d411      	bmi.n	8002cdc <__swsetup_r+0x54>
 8002cb8:	2309      	movs	r3, #9
 8002cba:	2001      	movs	r0, #1
 8002cbc:	6033      	str	r3, [r6, #0]
 8002cbe:	3337      	adds	r3, #55	; 0x37
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	81a3      	strh	r3, [r4, #12]
 8002cc4:	4240      	negs	r0, r0
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	4b29      	ldr	r3, [pc, #164]	; (8002d70 <__swsetup_r+0xe8>)
 8002cca:	429c      	cmp	r4, r3
 8002ccc:	d101      	bne.n	8002cd2 <__swsetup_r+0x4a>
 8002cce:	68ac      	ldr	r4, [r5, #8]
 8002cd0:	e7eb      	b.n	8002caa <__swsetup_r+0x22>
 8002cd2:	4b28      	ldr	r3, [pc, #160]	; (8002d74 <__swsetup_r+0xec>)
 8002cd4:	429c      	cmp	r4, r3
 8002cd6:	d1e8      	bne.n	8002caa <__swsetup_r+0x22>
 8002cd8:	68ec      	ldr	r4, [r5, #12]
 8002cda:	e7e6      	b.n	8002caa <__swsetup_r+0x22>
 8002cdc:	075b      	lsls	r3, r3, #29
 8002cde:	d513      	bpl.n	8002d08 <__swsetup_r+0x80>
 8002ce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ce2:	2900      	cmp	r1, #0
 8002ce4:	d008      	beq.n	8002cf8 <__swsetup_r+0x70>
 8002ce6:	0023      	movs	r3, r4
 8002ce8:	3344      	adds	r3, #68	; 0x44
 8002cea:	4299      	cmp	r1, r3
 8002cec:	d002      	beq.n	8002cf4 <__swsetup_r+0x6c>
 8002cee:	0030      	movs	r0, r6
 8002cf0:	f000 fab8 	bl	8003264 <_free_r>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	6363      	str	r3, [r4, #52]	; 0x34
 8002cf8:	2224      	movs	r2, #36	; 0x24
 8002cfa:	89a3      	ldrh	r3, [r4, #12]
 8002cfc:	4393      	bics	r3, r2
 8002cfe:	81a3      	strh	r3, [r4, #12]
 8002d00:	2300      	movs	r3, #0
 8002d02:	6063      	str	r3, [r4, #4]
 8002d04:	6923      	ldr	r3, [r4, #16]
 8002d06:	6023      	str	r3, [r4, #0]
 8002d08:	2308      	movs	r3, #8
 8002d0a:	89a2      	ldrh	r2, [r4, #12]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	81a3      	strh	r3, [r4, #12]
 8002d10:	6923      	ldr	r3, [r4, #16]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10b      	bne.n	8002d2e <__swsetup_r+0xa6>
 8002d16:	21a0      	movs	r1, #160	; 0xa0
 8002d18:	2280      	movs	r2, #128	; 0x80
 8002d1a:	89a3      	ldrh	r3, [r4, #12]
 8002d1c:	0089      	lsls	r1, r1, #2
 8002d1e:	0092      	lsls	r2, r2, #2
 8002d20:	400b      	ands	r3, r1
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d003      	beq.n	8002d2e <__swsetup_r+0xa6>
 8002d26:	0021      	movs	r1, r4
 8002d28:	0030      	movs	r0, r6
 8002d2a:	f000 fa4d 	bl	80031c8 <__smakebuf_r>
 8002d2e:	220c      	movs	r2, #12
 8002d30:	5ea3      	ldrsh	r3, [r4, r2]
 8002d32:	2001      	movs	r0, #1
 8002d34:	001a      	movs	r2, r3
 8002d36:	b299      	uxth	r1, r3
 8002d38:	4002      	ands	r2, r0
 8002d3a:	4203      	tst	r3, r0
 8002d3c:	d00f      	beq.n	8002d5e <__swsetup_r+0xd6>
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60a2      	str	r2, [r4, #8]
 8002d42:	6962      	ldr	r2, [r4, #20]
 8002d44:	4252      	negs	r2, r2
 8002d46:	61a2      	str	r2, [r4, #24]
 8002d48:	2000      	movs	r0, #0
 8002d4a:	6922      	ldr	r2, [r4, #16]
 8002d4c:	4282      	cmp	r2, r0
 8002d4e:	d1ba      	bne.n	8002cc6 <__swsetup_r+0x3e>
 8002d50:	060a      	lsls	r2, r1, #24
 8002d52:	d5b8      	bpl.n	8002cc6 <__swsetup_r+0x3e>
 8002d54:	2240      	movs	r2, #64	; 0x40
 8002d56:	4313      	orrs	r3, r2
 8002d58:	81a3      	strh	r3, [r4, #12]
 8002d5a:	3801      	subs	r0, #1
 8002d5c:	e7b3      	b.n	8002cc6 <__swsetup_r+0x3e>
 8002d5e:	0788      	lsls	r0, r1, #30
 8002d60:	d400      	bmi.n	8002d64 <__swsetup_r+0xdc>
 8002d62:	6962      	ldr	r2, [r4, #20]
 8002d64:	60a2      	str	r2, [r4, #8]
 8002d66:	e7ef      	b.n	8002d48 <__swsetup_r+0xc0>
 8002d68:	2000000c 	.word	0x2000000c
 8002d6c:	08003f04 	.word	0x08003f04
 8002d70:	08003f24 	.word	0x08003f24
 8002d74:	08003ee4 	.word	0x08003ee4

08002d78 <__assert_func>:
 8002d78:	b530      	push	{r4, r5, lr}
 8002d7a:	0014      	movs	r4, r2
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <__assert_func+0x2c>)
 8002d80:	0005      	movs	r5, r0
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	b085      	sub	sp, #20
 8002d86:	68d8      	ldr	r0, [r3, #12]
 8002d88:	4b07      	ldr	r3, [pc, #28]	; (8002da8 <__assert_func+0x30>)
 8002d8a:	2c00      	cmp	r4, #0
 8002d8c:	d101      	bne.n	8002d92 <__assert_func+0x1a>
 8002d8e:	4b07      	ldr	r3, [pc, #28]	; (8002dac <__assert_func+0x34>)
 8002d90:	001c      	movs	r4, r3
 8002d92:	9301      	str	r3, [sp, #4]
 8002d94:	9100      	str	r1, [sp, #0]
 8002d96:	002b      	movs	r3, r5
 8002d98:	4905      	ldr	r1, [pc, #20]	; (8002db0 <__assert_func+0x38>)
 8002d9a:	9402      	str	r4, [sp, #8]
 8002d9c:	f000 f9b8 	bl	8003110 <fiprintf>
 8002da0:	f000 fe98 	bl	8003ad4 <abort>
 8002da4:	2000000c 	.word	0x2000000c
 8002da8:	08003da4 	.word	0x08003da4
 8002dac:	08003ddf 	.word	0x08003ddf
 8002db0:	08003db1 	.word	0x08003db1

08002db4 <__sflush_r>:
 8002db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002db6:	898b      	ldrh	r3, [r1, #12]
 8002db8:	0005      	movs	r5, r0
 8002dba:	000c      	movs	r4, r1
 8002dbc:	071a      	lsls	r2, r3, #28
 8002dbe:	d45f      	bmi.n	8002e80 <__sflush_r+0xcc>
 8002dc0:	684a      	ldr	r2, [r1, #4]
 8002dc2:	2a00      	cmp	r2, #0
 8002dc4:	dc04      	bgt.n	8002dd0 <__sflush_r+0x1c>
 8002dc6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8002dc8:	2a00      	cmp	r2, #0
 8002dca:	dc01      	bgt.n	8002dd0 <__sflush_r+0x1c>
 8002dcc:	2000      	movs	r0, #0
 8002dce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002dd0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002dd2:	2f00      	cmp	r7, #0
 8002dd4:	d0fa      	beq.n	8002dcc <__sflush_r+0x18>
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2180      	movs	r1, #128	; 0x80
 8002dda:	682e      	ldr	r6, [r5, #0]
 8002ddc:	602a      	str	r2, [r5, #0]
 8002dde:	001a      	movs	r2, r3
 8002de0:	0149      	lsls	r1, r1, #5
 8002de2:	400a      	ands	r2, r1
 8002de4:	420b      	tst	r3, r1
 8002de6:	d034      	beq.n	8002e52 <__sflush_r+0x9e>
 8002de8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002dea:	89a3      	ldrh	r3, [r4, #12]
 8002dec:	075b      	lsls	r3, r3, #29
 8002dee:	d506      	bpl.n	8002dfe <__sflush_r+0x4a>
 8002df0:	6863      	ldr	r3, [r4, #4]
 8002df2:	1ac0      	subs	r0, r0, r3
 8002df4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <__sflush_r+0x4a>
 8002dfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002dfc:	1ac0      	subs	r0, r0, r3
 8002dfe:	0002      	movs	r2, r0
 8002e00:	6a21      	ldr	r1, [r4, #32]
 8002e02:	2300      	movs	r3, #0
 8002e04:	0028      	movs	r0, r5
 8002e06:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002e08:	47b8      	blx	r7
 8002e0a:	89a1      	ldrh	r1, [r4, #12]
 8002e0c:	1c43      	adds	r3, r0, #1
 8002e0e:	d106      	bne.n	8002e1e <__sflush_r+0x6a>
 8002e10:	682b      	ldr	r3, [r5, #0]
 8002e12:	2b1d      	cmp	r3, #29
 8002e14:	d831      	bhi.n	8002e7a <__sflush_r+0xc6>
 8002e16:	4a2c      	ldr	r2, [pc, #176]	; (8002ec8 <__sflush_r+0x114>)
 8002e18:	40da      	lsrs	r2, r3
 8002e1a:	07d3      	lsls	r3, r2, #31
 8002e1c:	d52d      	bpl.n	8002e7a <__sflush_r+0xc6>
 8002e1e:	2300      	movs	r3, #0
 8002e20:	6063      	str	r3, [r4, #4]
 8002e22:	6923      	ldr	r3, [r4, #16]
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	04cb      	lsls	r3, r1, #19
 8002e28:	d505      	bpl.n	8002e36 <__sflush_r+0x82>
 8002e2a:	1c43      	adds	r3, r0, #1
 8002e2c:	d102      	bne.n	8002e34 <__sflush_r+0x80>
 8002e2e:	682b      	ldr	r3, [r5, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d100      	bne.n	8002e36 <__sflush_r+0x82>
 8002e34:	6560      	str	r0, [r4, #84]	; 0x54
 8002e36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e38:	602e      	str	r6, [r5, #0]
 8002e3a:	2900      	cmp	r1, #0
 8002e3c:	d0c6      	beq.n	8002dcc <__sflush_r+0x18>
 8002e3e:	0023      	movs	r3, r4
 8002e40:	3344      	adds	r3, #68	; 0x44
 8002e42:	4299      	cmp	r1, r3
 8002e44:	d002      	beq.n	8002e4c <__sflush_r+0x98>
 8002e46:	0028      	movs	r0, r5
 8002e48:	f000 fa0c 	bl	8003264 <_free_r>
 8002e4c:	2000      	movs	r0, #0
 8002e4e:	6360      	str	r0, [r4, #52]	; 0x34
 8002e50:	e7bd      	b.n	8002dce <__sflush_r+0x1a>
 8002e52:	2301      	movs	r3, #1
 8002e54:	0028      	movs	r0, r5
 8002e56:	6a21      	ldr	r1, [r4, #32]
 8002e58:	47b8      	blx	r7
 8002e5a:	1c43      	adds	r3, r0, #1
 8002e5c:	d1c5      	bne.n	8002dea <__sflush_r+0x36>
 8002e5e:	682b      	ldr	r3, [r5, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0c2      	beq.n	8002dea <__sflush_r+0x36>
 8002e64:	2b1d      	cmp	r3, #29
 8002e66:	d001      	beq.n	8002e6c <__sflush_r+0xb8>
 8002e68:	2b16      	cmp	r3, #22
 8002e6a:	d101      	bne.n	8002e70 <__sflush_r+0xbc>
 8002e6c:	602e      	str	r6, [r5, #0]
 8002e6e:	e7ad      	b.n	8002dcc <__sflush_r+0x18>
 8002e70:	2340      	movs	r3, #64	; 0x40
 8002e72:	89a2      	ldrh	r2, [r4, #12]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	81a3      	strh	r3, [r4, #12]
 8002e78:	e7a9      	b.n	8002dce <__sflush_r+0x1a>
 8002e7a:	2340      	movs	r3, #64	; 0x40
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	e7fa      	b.n	8002e76 <__sflush_r+0xc2>
 8002e80:	690f      	ldr	r7, [r1, #16]
 8002e82:	2f00      	cmp	r7, #0
 8002e84:	d0a2      	beq.n	8002dcc <__sflush_r+0x18>
 8002e86:	680a      	ldr	r2, [r1, #0]
 8002e88:	600f      	str	r7, [r1, #0]
 8002e8a:	1bd2      	subs	r2, r2, r7
 8002e8c:	9201      	str	r2, [sp, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	079b      	lsls	r3, r3, #30
 8002e92:	d100      	bne.n	8002e96 <__sflush_r+0xe2>
 8002e94:	694a      	ldr	r2, [r1, #20]
 8002e96:	60a2      	str	r2, [r4, #8]
 8002e98:	9b01      	ldr	r3, [sp, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	dc00      	bgt.n	8002ea0 <__sflush_r+0xec>
 8002e9e:	e795      	b.n	8002dcc <__sflush_r+0x18>
 8002ea0:	003a      	movs	r2, r7
 8002ea2:	0028      	movs	r0, r5
 8002ea4:	9b01      	ldr	r3, [sp, #4]
 8002ea6:	6a21      	ldr	r1, [r4, #32]
 8002ea8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002eaa:	47b0      	blx	r6
 8002eac:	2800      	cmp	r0, #0
 8002eae:	dc06      	bgt.n	8002ebe <__sflush_r+0x10a>
 8002eb0:	2340      	movs	r3, #64	; 0x40
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	89a2      	ldrh	r2, [r4, #12]
 8002eb6:	4240      	negs	r0, r0
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	81a3      	strh	r3, [r4, #12]
 8002ebc:	e787      	b.n	8002dce <__sflush_r+0x1a>
 8002ebe:	9b01      	ldr	r3, [sp, #4]
 8002ec0:	183f      	adds	r7, r7, r0
 8002ec2:	1a1b      	subs	r3, r3, r0
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	e7e7      	b.n	8002e98 <__sflush_r+0xe4>
 8002ec8:	20400001 	.word	0x20400001

08002ecc <_fflush_r>:
 8002ecc:	690b      	ldr	r3, [r1, #16]
 8002ece:	b570      	push	{r4, r5, r6, lr}
 8002ed0:	0005      	movs	r5, r0
 8002ed2:	000c      	movs	r4, r1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <_fflush_r+0x12>
 8002ed8:	2500      	movs	r5, #0
 8002eda:	0028      	movs	r0, r5
 8002edc:	bd70      	pop	{r4, r5, r6, pc}
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d004      	beq.n	8002eec <_fflush_r+0x20>
 8002ee2:	6983      	ldr	r3, [r0, #24]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <_fflush_r+0x20>
 8002ee8:	f000 f892 	bl	8003010 <__sinit>
 8002eec:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <_fflush_r+0x74>)
 8002eee:	429c      	cmp	r4, r3
 8002ef0:	d11b      	bne.n	8002f2a <_fflush_r+0x5e>
 8002ef2:	686c      	ldr	r4, [r5, #4]
 8002ef4:	220c      	movs	r2, #12
 8002ef6:	5ea3      	ldrsh	r3, [r4, r2]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0ed      	beq.n	8002ed8 <_fflush_r+0xc>
 8002efc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002efe:	07d2      	lsls	r2, r2, #31
 8002f00:	d404      	bmi.n	8002f0c <_fflush_r+0x40>
 8002f02:	059b      	lsls	r3, r3, #22
 8002f04:	d402      	bmi.n	8002f0c <_fflush_r+0x40>
 8002f06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f08:	f000 f933 	bl	8003172 <__retarget_lock_acquire_recursive>
 8002f0c:	0028      	movs	r0, r5
 8002f0e:	0021      	movs	r1, r4
 8002f10:	f7ff ff50 	bl	8002db4 <__sflush_r>
 8002f14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f16:	0005      	movs	r5, r0
 8002f18:	07db      	lsls	r3, r3, #31
 8002f1a:	d4de      	bmi.n	8002eda <_fflush_r+0xe>
 8002f1c:	89a3      	ldrh	r3, [r4, #12]
 8002f1e:	059b      	lsls	r3, r3, #22
 8002f20:	d4db      	bmi.n	8002eda <_fflush_r+0xe>
 8002f22:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f24:	f000 f926 	bl	8003174 <__retarget_lock_release_recursive>
 8002f28:	e7d7      	b.n	8002eda <_fflush_r+0xe>
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <_fflush_r+0x78>)
 8002f2c:	429c      	cmp	r4, r3
 8002f2e:	d101      	bne.n	8002f34 <_fflush_r+0x68>
 8002f30:	68ac      	ldr	r4, [r5, #8]
 8002f32:	e7df      	b.n	8002ef4 <_fflush_r+0x28>
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <_fflush_r+0x7c>)
 8002f36:	429c      	cmp	r4, r3
 8002f38:	d1dc      	bne.n	8002ef4 <_fflush_r+0x28>
 8002f3a:	68ec      	ldr	r4, [r5, #12]
 8002f3c:	e7da      	b.n	8002ef4 <_fflush_r+0x28>
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	08003f04 	.word	0x08003f04
 8002f44:	08003f24 	.word	0x08003f24
 8002f48:	08003ee4 	.word	0x08003ee4

08002f4c <std>:
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	b510      	push	{r4, lr}
 8002f50:	0004      	movs	r4, r0
 8002f52:	6003      	str	r3, [r0, #0]
 8002f54:	6043      	str	r3, [r0, #4]
 8002f56:	6083      	str	r3, [r0, #8]
 8002f58:	8181      	strh	r1, [r0, #12]
 8002f5a:	6643      	str	r3, [r0, #100]	; 0x64
 8002f5c:	0019      	movs	r1, r3
 8002f5e:	81c2      	strh	r2, [r0, #14]
 8002f60:	6103      	str	r3, [r0, #16]
 8002f62:	6143      	str	r3, [r0, #20]
 8002f64:	6183      	str	r3, [r0, #24]
 8002f66:	2208      	movs	r2, #8
 8002f68:	305c      	adds	r0, #92	; 0x5c
 8002f6a:	f7ff fd35 	bl	80029d8 <memset>
 8002f6e:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <std+0x38>)
 8002f70:	6224      	str	r4, [r4, #32]
 8002f72:	6263      	str	r3, [r4, #36]	; 0x24
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <std+0x3c>)
 8002f76:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f78:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <std+0x40>)
 8002f7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f7c:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <std+0x44>)
 8002f7e:	6323      	str	r3, [r4, #48]	; 0x30
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	08003a15 	.word	0x08003a15
 8002f88:	08003a3d 	.word	0x08003a3d
 8002f8c:	08003a75 	.word	0x08003a75
 8002f90:	08003aa1 	.word	0x08003aa1

08002f94 <_cleanup_r>:
 8002f94:	b510      	push	{r4, lr}
 8002f96:	4902      	ldr	r1, [pc, #8]	; (8002fa0 <_cleanup_r+0xc>)
 8002f98:	f000 f8ca 	bl	8003130 <_fwalk_reent>
 8002f9c:	bd10      	pop	{r4, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	08002ecd 	.word	0x08002ecd

08002fa4 <__sfmoreglue>:
 8002fa4:	b570      	push	{r4, r5, r6, lr}
 8002fa6:	2568      	movs	r5, #104	; 0x68
 8002fa8:	1e4a      	subs	r2, r1, #1
 8002faa:	4355      	muls	r5, r2
 8002fac:	000e      	movs	r6, r1
 8002fae:	0029      	movs	r1, r5
 8002fb0:	3174      	adds	r1, #116	; 0x74
 8002fb2:	f000 f9c3 	bl	800333c <_malloc_r>
 8002fb6:	1e04      	subs	r4, r0, #0
 8002fb8:	d008      	beq.n	8002fcc <__sfmoreglue+0x28>
 8002fba:	2100      	movs	r1, #0
 8002fbc:	002a      	movs	r2, r5
 8002fbe:	6001      	str	r1, [r0, #0]
 8002fc0:	6046      	str	r6, [r0, #4]
 8002fc2:	300c      	adds	r0, #12
 8002fc4:	60a0      	str	r0, [r4, #8]
 8002fc6:	3268      	adds	r2, #104	; 0x68
 8002fc8:	f7ff fd06 	bl	80029d8 <memset>
 8002fcc:	0020      	movs	r0, r4
 8002fce:	bd70      	pop	{r4, r5, r6, pc}

08002fd0 <__sfp_lock_acquire>:
 8002fd0:	b510      	push	{r4, lr}
 8002fd2:	4802      	ldr	r0, [pc, #8]	; (8002fdc <__sfp_lock_acquire+0xc>)
 8002fd4:	f000 f8cd 	bl	8003172 <__retarget_lock_acquire_recursive>
 8002fd8:	bd10      	pop	{r4, pc}
 8002fda:	46c0      	nop			; (mov r8, r8)
 8002fdc:	200002a5 	.word	0x200002a5

08002fe0 <__sfp_lock_release>:
 8002fe0:	b510      	push	{r4, lr}
 8002fe2:	4802      	ldr	r0, [pc, #8]	; (8002fec <__sfp_lock_release+0xc>)
 8002fe4:	f000 f8c6 	bl	8003174 <__retarget_lock_release_recursive>
 8002fe8:	bd10      	pop	{r4, pc}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	200002a5 	.word	0x200002a5

08002ff0 <__sinit_lock_acquire>:
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	4802      	ldr	r0, [pc, #8]	; (8002ffc <__sinit_lock_acquire+0xc>)
 8002ff4:	f000 f8bd 	bl	8003172 <__retarget_lock_acquire_recursive>
 8002ff8:	bd10      	pop	{r4, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	200002a6 	.word	0x200002a6

08003000 <__sinit_lock_release>:
 8003000:	b510      	push	{r4, lr}
 8003002:	4802      	ldr	r0, [pc, #8]	; (800300c <__sinit_lock_release+0xc>)
 8003004:	f000 f8b6 	bl	8003174 <__retarget_lock_release_recursive>
 8003008:	bd10      	pop	{r4, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	200002a6 	.word	0x200002a6

08003010 <__sinit>:
 8003010:	b513      	push	{r0, r1, r4, lr}
 8003012:	0004      	movs	r4, r0
 8003014:	f7ff ffec 	bl	8002ff0 <__sinit_lock_acquire>
 8003018:	69a3      	ldr	r3, [r4, #24]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d002      	beq.n	8003024 <__sinit+0x14>
 800301e:	f7ff ffef 	bl	8003000 <__sinit_lock_release>
 8003022:	bd13      	pop	{r0, r1, r4, pc}
 8003024:	64a3      	str	r3, [r4, #72]	; 0x48
 8003026:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003028:	6523      	str	r3, [r4, #80]	; 0x50
 800302a:	4b13      	ldr	r3, [pc, #76]	; (8003078 <__sinit+0x68>)
 800302c:	4a13      	ldr	r2, [pc, #76]	; (800307c <__sinit+0x6c>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	62a2      	str	r2, [r4, #40]	; 0x28
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	42a3      	cmp	r3, r4
 8003036:	d101      	bne.n	800303c <__sinit+0x2c>
 8003038:	2301      	movs	r3, #1
 800303a:	61a3      	str	r3, [r4, #24]
 800303c:	0020      	movs	r0, r4
 800303e:	f000 f81f 	bl	8003080 <__sfp>
 8003042:	6060      	str	r0, [r4, #4]
 8003044:	0020      	movs	r0, r4
 8003046:	f000 f81b 	bl	8003080 <__sfp>
 800304a:	60a0      	str	r0, [r4, #8]
 800304c:	0020      	movs	r0, r4
 800304e:	f000 f817 	bl	8003080 <__sfp>
 8003052:	2200      	movs	r2, #0
 8003054:	2104      	movs	r1, #4
 8003056:	60e0      	str	r0, [r4, #12]
 8003058:	6860      	ldr	r0, [r4, #4]
 800305a:	f7ff ff77 	bl	8002f4c <std>
 800305e:	2201      	movs	r2, #1
 8003060:	2109      	movs	r1, #9
 8003062:	68a0      	ldr	r0, [r4, #8]
 8003064:	f7ff ff72 	bl	8002f4c <std>
 8003068:	2202      	movs	r2, #2
 800306a:	2112      	movs	r1, #18
 800306c:	68e0      	ldr	r0, [r4, #12]
 800306e:	f7ff ff6d 	bl	8002f4c <std>
 8003072:	2301      	movs	r3, #1
 8003074:	61a3      	str	r3, [r4, #24]
 8003076:	e7d2      	b.n	800301e <__sinit+0xe>
 8003078:	08003d2c 	.word	0x08003d2c
 800307c:	08002f95 	.word	0x08002f95

08003080 <__sfp>:
 8003080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003082:	0007      	movs	r7, r0
 8003084:	f7ff ffa4 	bl	8002fd0 <__sfp_lock_acquire>
 8003088:	4b1f      	ldr	r3, [pc, #124]	; (8003108 <__sfp+0x88>)
 800308a:	681e      	ldr	r6, [r3, #0]
 800308c:	69b3      	ldr	r3, [r6, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <__sfp+0x18>
 8003092:	0030      	movs	r0, r6
 8003094:	f7ff ffbc 	bl	8003010 <__sinit>
 8003098:	3648      	adds	r6, #72	; 0x48
 800309a:	68b4      	ldr	r4, [r6, #8]
 800309c:	6873      	ldr	r3, [r6, #4]
 800309e:	3b01      	subs	r3, #1
 80030a0:	d504      	bpl.n	80030ac <__sfp+0x2c>
 80030a2:	6833      	ldr	r3, [r6, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <__sfp+0x6e>
 80030a8:	6836      	ldr	r6, [r6, #0]
 80030aa:	e7f6      	b.n	800309a <__sfp+0x1a>
 80030ac:	220c      	movs	r2, #12
 80030ae:	5ea5      	ldrsh	r5, [r4, r2]
 80030b0:	2d00      	cmp	r5, #0
 80030b2:	d11a      	bne.n	80030ea <__sfp+0x6a>
 80030b4:	0020      	movs	r0, r4
 80030b6:	4b15      	ldr	r3, [pc, #84]	; (800310c <__sfp+0x8c>)
 80030b8:	3058      	adds	r0, #88	; 0x58
 80030ba:	60e3      	str	r3, [r4, #12]
 80030bc:	6665      	str	r5, [r4, #100]	; 0x64
 80030be:	f000 f857 	bl	8003170 <__retarget_lock_init_recursive>
 80030c2:	f7ff ff8d 	bl	8002fe0 <__sfp_lock_release>
 80030c6:	0020      	movs	r0, r4
 80030c8:	2208      	movs	r2, #8
 80030ca:	0029      	movs	r1, r5
 80030cc:	6025      	str	r5, [r4, #0]
 80030ce:	60a5      	str	r5, [r4, #8]
 80030d0:	6065      	str	r5, [r4, #4]
 80030d2:	6125      	str	r5, [r4, #16]
 80030d4:	6165      	str	r5, [r4, #20]
 80030d6:	61a5      	str	r5, [r4, #24]
 80030d8:	305c      	adds	r0, #92	; 0x5c
 80030da:	f7ff fc7d 	bl	80029d8 <memset>
 80030de:	6365      	str	r5, [r4, #52]	; 0x34
 80030e0:	63a5      	str	r5, [r4, #56]	; 0x38
 80030e2:	64a5      	str	r5, [r4, #72]	; 0x48
 80030e4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80030e6:	0020      	movs	r0, r4
 80030e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030ea:	3468      	adds	r4, #104	; 0x68
 80030ec:	e7d7      	b.n	800309e <__sfp+0x1e>
 80030ee:	2104      	movs	r1, #4
 80030f0:	0038      	movs	r0, r7
 80030f2:	f7ff ff57 	bl	8002fa4 <__sfmoreglue>
 80030f6:	1e04      	subs	r4, r0, #0
 80030f8:	6030      	str	r0, [r6, #0]
 80030fa:	d1d5      	bne.n	80030a8 <__sfp+0x28>
 80030fc:	f7ff ff70 	bl	8002fe0 <__sfp_lock_release>
 8003100:	230c      	movs	r3, #12
 8003102:	603b      	str	r3, [r7, #0]
 8003104:	e7ef      	b.n	80030e6 <__sfp+0x66>
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	08003d2c 	.word	0x08003d2c
 800310c:	ffff0001 	.word	0xffff0001

08003110 <fiprintf>:
 8003110:	b40e      	push	{r1, r2, r3}
 8003112:	b503      	push	{r0, r1, lr}
 8003114:	0001      	movs	r1, r0
 8003116:	ab03      	add	r3, sp, #12
 8003118:	4804      	ldr	r0, [pc, #16]	; (800312c <fiprintf+0x1c>)
 800311a:	cb04      	ldmia	r3!, {r2}
 800311c:	6800      	ldr	r0, [r0, #0]
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	f000 f9aa 	bl	8003478 <_vfiprintf_r>
 8003124:	b002      	add	sp, #8
 8003126:	bc08      	pop	{r3}
 8003128:	b003      	add	sp, #12
 800312a:	4718      	bx	r3
 800312c:	2000000c 	.word	0x2000000c

08003130 <_fwalk_reent>:
 8003130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003132:	0004      	movs	r4, r0
 8003134:	0006      	movs	r6, r0
 8003136:	2700      	movs	r7, #0
 8003138:	9101      	str	r1, [sp, #4]
 800313a:	3448      	adds	r4, #72	; 0x48
 800313c:	6863      	ldr	r3, [r4, #4]
 800313e:	68a5      	ldr	r5, [r4, #8]
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	9b00      	ldr	r3, [sp, #0]
 8003144:	3b01      	subs	r3, #1
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	d504      	bpl.n	8003154 <_fwalk_reent+0x24>
 800314a:	6824      	ldr	r4, [r4, #0]
 800314c:	2c00      	cmp	r4, #0
 800314e:	d1f5      	bne.n	800313c <_fwalk_reent+0xc>
 8003150:	0038      	movs	r0, r7
 8003152:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003154:	89ab      	ldrh	r3, [r5, #12]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d908      	bls.n	800316c <_fwalk_reent+0x3c>
 800315a:	220e      	movs	r2, #14
 800315c:	5eab      	ldrsh	r3, [r5, r2]
 800315e:	3301      	adds	r3, #1
 8003160:	d004      	beq.n	800316c <_fwalk_reent+0x3c>
 8003162:	0029      	movs	r1, r5
 8003164:	0030      	movs	r0, r6
 8003166:	9b01      	ldr	r3, [sp, #4]
 8003168:	4798      	blx	r3
 800316a:	4307      	orrs	r7, r0
 800316c:	3568      	adds	r5, #104	; 0x68
 800316e:	e7e8      	b.n	8003142 <_fwalk_reent+0x12>

08003170 <__retarget_lock_init_recursive>:
 8003170:	4770      	bx	lr

08003172 <__retarget_lock_acquire_recursive>:
 8003172:	4770      	bx	lr

08003174 <__retarget_lock_release_recursive>:
 8003174:	4770      	bx	lr
	...

08003178 <__swhatbuf_r>:
 8003178:	b570      	push	{r4, r5, r6, lr}
 800317a:	000e      	movs	r6, r1
 800317c:	001d      	movs	r5, r3
 800317e:	230e      	movs	r3, #14
 8003180:	5ec9      	ldrsh	r1, [r1, r3]
 8003182:	0014      	movs	r4, r2
 8003184:	b096      	sub	sp, #88	; 0x58
 8003186:	2900      	cmp	r1, #0
 8003188:	da08      	bge.n	800319c <__swhatbuf_r+0x24>
 800318a:	220c      	movs	r2, #12
 800318c:	5eb3      	ldrsh	r3, [r6, r2]
 800318e:	2200      	movs	r2, #0
 8003190:	602a      	str	r2, [r5, #0]
 8003192:	061b      	lsls	r3, r3, #24
 8003194:	d411      	bmi.n	80031ba <__swhatbuf_r+0x42>
 8003196:	2380      	movs	r3, #128	; 0x80
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	e00f      	b.n	80031bc <__swhatbuf_r+0x44>
 800319c:	466a      	mov	r2, sp
 800319e:	f000 fcb3 	bl	8003b08 <_fstat_r>
 80031a2:	2800      	cmp	r0, #0
 80031a4:	dbf1      	blt.n	800318a <__swhatbuf_r+0x12>
 80031a6:	23f0      	movs	r3, #240	; 0xf0
 80031a8:	9901      	ldr	r1, [sp, #4]
 80031aa:	021b      	lsls	r3, r3, #8
 80031ac:	4019      	ands	r1, r3
 80031ae:	4b05      	ldr	r3, [pc, #20]	; (80031c4 <__swhatbuf_r+0x4c>)
 80031b0:	18c9      	adds	r1, r1, r3
 80031b2:	424b      	negs	r3, r1
 80031b4:	4159      	adcs	r1, r3
 80031b6:	6029      	str	r1, [r5, #0]
 80031b8:	e7ed      	b.n	8003196 <__swhatbuf_r+0x1e>
 80031ba:	2340      	movs	r3, #64	; 0x40
 80031bc:	2000      	movs	r0, #0
 80031be:	6023      	str	r3, [r4, #0]
 80031c0:	b016      	add	sp, #88	; 0x58
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	ffffe000 	.word	0xffffe000

080031c8 <__smakebuf_r>:
 80031c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031ca:	2602      	movs	r6, #2
 80031cc:	898b      	ldrh	r3, [r1, #12]
 80031ce:	0005      	movs	r5, r0
 80031d0:	000c      	movs	r4, r1
 80031d2:	4233      	tst	r3, r6
 80031d4:	d006      	beq.n	80031e4 <__smakebuf_r+0x1c>
 80031d6:	0023      	movs	r3, r4
 80031d8:	3347      	adds	r3, #71	; 0x47
 80031da:	6023      	str	r3, [r4, #0]
 80031dc:	6123      	str	r3, [r4, #16]
 80031de:	2301      	movs	r3, #1
 80031e0:	6163      	str	r3, [r4, #20]
 80031e2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80031e4:	466a      	mov	r2, sp
 80031e6:	ab01      	add	r3, sp, #4
 80031e8:	f7ff ffc6 	bl	8003178 <__swhatbuf_r>
 80031ec:	9900      	ldr	r1, [sp, #0]
 80031ee:	0007      	movs	r7, r0
 80031f0:	0028      	movs	r0, r5
 80031f2:	f000 f8a3 	bl	800333c <_malloc_r>
 80031f6:	2800      	cmp	r0, #0
 80031f8:	d108      	bne.n	800320c <__smakebuf_r+0x44>
 80031fa:	220c      	movs	r2, #12
 80031fc:	5ea3      	ldrsh	r3, [r4, r2]
 80031fe:	059a      	lsls	r2, r3, #22
 8003200:	d4ef      	bmi.n	80031e2 <__smakebuf_r+0x1a>
 8003202:	2203      	movs	r2, #3
 8003204:	4393      	bics	r3, r2
 8003206:	431e      	orrs	r6, r3
 8003208:	81a6      	strh	r6, [r4, #12]
 800320a:	e7e4      	b.n	80031d6 <__smakebuf_r+0xe>
 800320c:	4b0f      	ldr	r3, [pc, #60]	; (800324c <__smakebuf_r+0x84>)
 800320e:	62ab      	str	r3, [r5, #40]	; 0x28
 8003210:	2380      	movs	r3, #128	; 0x80
 8003212:	89a2      	ldrh	r2, [r4, #12]
 8003214:	6020      	str	r0, [r4, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	81a3      	strh	r3, [r4, #12]
 800321a:	9b00      	ldr	r3, [sp, #0]
 800321c:	6120      	str	r0, [r4, #16]
 800321e:	6163      	str	r3, [r4, #20]
 8003220:	9b01      	ldr	r3, [sp, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00d      	beq.n	8003242 <__smakebuf_r+0x7a>
 8003226:	0028      	movs	r0, r5
 8003228:	230e      	movs	r3, #14
 800322a:	5ee1      	ldrsh	r1, [r4, r3]
 800322c:	f000 fc7e 	bl	8003b2c <_isatty_r>
 8003230:	2800      	cmp	r0, #0
 8003232:	d006      	beq.n	8003242 <__smakebuf_r+0x7a>
 8003234:	2203      	movs	r2, #3
 8003236:	89a3      	ldrh	r3, [r4, #12]
 8003238:	4393      	bics	r3, r2
 800323a:	001a      	movs	r2, r3
 800323c:	2301      	movs	r3, #1
 800323e:	4313      	orrs	r3, r2
 8003240:	81a3      	strh	r3, [r4, #12]
 8003242:	89a0      	ldrh	r0, [r4, #12]
 8003244:	4307      	orrs	r7, r0
 8003246:	81a7      	strh	r7, [r4, #12]
 8003248:	e7cb      	b.n	80031e2 <__smakebuf_r+0x1a>
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	08002f95 	.word	0x08002f95

08003250 <malloc>:
 8003250:	b510      	push	{r4, lr}
 8003252:	4b03      	ldr	r3, [pc, #12]	; (8003260 <malloc+0x10>)
 8003254:	0001      	movs	r1, r0
 8003256:	6818      	ldr	r0, [r3, #0]
 8003258:	f000 f870 	bl	800333c <_malloc_r>
 800325c:	bd10      	pop	{r4, pc}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	2000000c 	.word	0x2000000c

08003264 <_free_r>:
 8003264:	b570      	push	{r4, r5, r6, lr}
 8003266:	0005      	movs	r5, r0
 8003268:	2900      	cmp	r1, #0
 800326a:	d010      	beq.n	800328e <_free_r+0x2a>
 800326c:	1f0c      	subs	r4, r1, #4
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	da00      	bge.n	8003276 <_free_r+0x12>
 8003274:	18e4      	adds	r4, r4, r3
 8003276:	0028      	movs	r0, r5
 8003278:	f000 fc8a 	bl	8003b90 <__malloc_lock>
 800327c:	4a1d      	ldr	r2, [pc, #116]	; (80032f4 <_free_r+0x90>)
 800327e:	6813      	ldr	r3, [r2, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d105      	bne.n	8003290 <_free_r+0x2c>
 8003284:	6063      	str	r3, [r4, #4]
 8003286:	6014      	str	r4, [r2, #0]
 8003288:	0028      	movs	r0, r5
 800328a:	f000 fc89 	bl	8003ba0 <__malloc_unlock>
 800328e:	bd70      	pop	{r4, r5, r6, pc}
 8003290:	42a3      	cmp	r3, r4
 8003292:	d908      	bls.n	80032a6 <_free_r+0x42>
 8003294:	6821      	ldr	r1, [r4, #0]
 8003296:	1860      	adds	r0, r4, r1
 8003298:	4283      	cmp	r3, r0
 800329a:	d1f3      	bne.n	8003284 <_free_r+0x20>
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	1841      	adds	r1, r0, r1
 80032a2:	6021      	str	r1, [r4, #0]
 80032a4:	e7ee      	b.n	8003284 <_free_r+0x20>
 80032a6:	001a      	movs	r2, r3
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <_free_r+0x4e>
 80032ae:	42a3      	cmp	r3, r4
 80032b0:	d9f9      	bls.n	80032a6 <_free_r+0x42>
 80032b2:	6811      	ldr	r1, [r2, #0]
 80032b4:	1850      	adds	r0, r2, r1
 80032b6:	42a0      	cmp	r0, r4
 80032b8:	d10b      	bne.n	80032d2 <_free_r+0x6e>
 80032ba:	6820      	ldr	r0, [r4, #0]
 80032bc:	1809      	adds	r1, r1, r0
 80032be:	1850      	adds	r0, r2, r1
 80032c0:	6011      	str	r1, [r2, #0]
 80032c2:	4283      	cmp	r3, r0
 80032c4:	d1e0      	bne.n	8003288 <_free_r+0x24>
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	1841      	adds	r1, r0, r1
 80032cc:	6011      	str	r1, [r2, #0]
 80032ce:	6053      	str	r3, [r2, #4]
 80032d0:	e7da      	b.n	8003288 <_free_r+0x24>
 80032d2:	42a0      	cmp	r0, r4
 80032d4:	d902      	bls.n	80032dc <_free_r+0x78>
 80032d6:	230c      	movs	r3, #12
 80032d8:	602b      	str	r3, [r5, #0]
 80032da:	e7d5      	b.n	8003288 <_free_r+0x24>
 80032dc:	6821      	ldr	r1, [r4, #0]
 80032de:	1860      	adds	r0, r4, r1
 80032e0:	4283      	cmp	r3, r0
 80032e2:	d103      	bne.n	80032ec <_free_r+0x88>
 80032e4:	6818      	ldr	r0, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	1841      	adds	r1, r0, r1
 80032ea:	6021      	str	r1, [r4, #0]
 80032ec:	6063      	str	r3, [r4, #4]
 80032ee:	6054      	str	r4, [r2, #4]
 80032f0:	e7ca      	b.n	8003288 <_free_r+0x24>
 80032f2:	46c0      	nop			; (mov r8, r8)
 80032f4:	200002a8 	.word	0x200002a8

080032f8 <sbrk_aligned>:
 80032f8:	b570      	push	{r4, r5, r6, lr}
 80032fa:	4e0f      	ldr	r6, [pc, #60]	; (8003338 <sbrk_aligned+0x40>)
 80032fc:	000d      	movs	r5, r1
 80032fe:	6831      	ldr	r1, [r6, #0]
 8003300:	0004      	movs	r4, r0
 8003302:	2900      	cmp	r1, #0
 8003304:	d102      	bne.n	800330c <sbrk_aligned+0x14>
 8003306:	f000 fb73 	bl	80039f0 <_sbrk_r>
 800330a:	6030      	str	r0, [r6, #0]
 800330c:	0029      	movs	r1, r5
 800330e:	0020      	movs	r0, r4
 8003310:	f000 fb6e 	bl	80039f0 <_sbrk_r>
 8003314:	1c43      	adds	r3, r0, #1
 8003316:	d00a      	beq.n	800332e <sbrk_aligned+0x36>
 8003318:	2303      	movs	r3, #3
 800331a:	1cc5      	adds	r5, r0, #3
 800331c:	439d      	bics	r5, r3
 800331e:	42a8      	cmp	r0, r5
 8003320:	d007      	beq.n	8003332 <sbrk_aligned+0x3a>
 8003322:	1a29      	subs	r1, r5, r0
 8003324:	0020      	movs	r0, r4
 8003326:	f000 fb63 	bl	80039f0 <_sbrk_r>
 800332a:	1c43      	adds	r3, r0, #1
 800332c:	d101      	bne.n	8003332 <sbrk_aligned+0x3a>
 800332e:	2501      	movs	r5, #1
 8003330:	426d      	negs	r5, r5
 8003332:	0028      	movs	r0, r5
 8003334:	bd70      	pop	{r4, r5, r6, pc}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	200002ac 	.word	0x200002ac

0800333c <_malloc_r>:
 800333c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800333e:	2203      	movs	r2, #3
 8003340:	1ccb      	adds	r3, r1, #3
 8003342:	4393      	bics	r3, r2
 8003344:	3308      	adds	r3, #8
 8003346:	0006      	movs	r6, r0
 8003348:	001f      	movs	r7, r3
 800334a:	2b0c      	cmp	r3, #12
 800334c:	d232      	bcs.n	80033b4 <_malloc_r+0x78>
 800334e:	270c      	movs	r7, #12
 8003350:	42b9      	cmp	r1, r7
 8003352:	d831      	bhi.n	80033b8 <_malloc_r+0x7c>
 8003354:	0030      	movs	r0, r6
 8003356:	f000 fc1b 	bl	8003b90 <__malloc_lock>
 800335a:	4d32      	ldr	r5, [pc, #200]	; (8003424 <_malloc_r+0xe8>)
 800335c:	682b      	ldr	r3, [r5, #0]
 800335e:	001c      	movs	r4, r3
 8003360:	2c00      	cmp	r4, #0
 8003362:	d12e      	bne.n	80033c2 <_malloc_r+0x86>
 8003364:	0039      	movs	r1, r7
 8003366:	0030      	movs	r0, r6
 8003368:	f7ff ffc6 	bl	80032f8 <sbrk_aligned>
 800336c:	0004      	movs	r4, r0
 800336e:	1c43      	adds	r3, r0, #1
 8003370:	d11e      	bne.n	80033b0 <_malloc_r+0x74>
 8003372:	682c      	ldr	r4, [r5, #0]
 8003374:	0025      	movs	r5, r4
 8003376:	2d00      	cmp	r5, #0
 8003378:	d14a      	bne.n	8003410 <_malloc_r+0xd4>
 800337a:	6823      	ldr	r3, [r4, #0]
 800337c:	0029      	movs	r1, r5
 800337e:	18e3      	adds	r3, r4, r3
 8003380:	0030      	movs	r0, r6
 8003382:	9301      	str	r3, [sp, #4]
 8003384:	f000 fb34 	bl	80039f0 <_sbrk_r>
 8003388:	9b01      	ldr	r3, [sp, #4]
 800338a:	4283      	cmp	r3, r0
 800338c:	d143      	bne.n	8003416 <_malloc_r+0xda>
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	3703      	adds	r7, #3
 8003392:	1aff      	subs	r7, r7, r3
 8003394:	2303      	movs	r3, #3
 8003396:	439f      	bics	r7, r3
 8003398:	3708      	adds	r7, #8
 800339a:	2f0c      	cmp	r7, #12
 800339c:	d200      	bcs.n	80033a0 <_malloc_r+0x64>
 800339e:	270c      	movs	r7, #12
 80033a0:	0039      	movs	r1, r7
 80033a2:	0030      	movs	r0, r6
 80033a4:	f7ff ffa8 	bl	80032f8 <sbrk_aligned>
 80033a8:	1c43      	adds	r3, r0, #1
 80033aa:	d034      	beq.n	8003416 <_malloc_r+0xda>
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	19df      	adds	r7, r3, r7
 80033b0:	6027      	str	r7, [r4, #0]
 80033b2:	e013      	b.n	80033dc <_malloc_r+0xa0>
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	dacb      	bge.n	8003350 <_malloc_r+0x14>
 80033b8:	230c      	movs	r3, #12
 80033ba:	2500      	movs	r5, #0
 80033bc:	6033      	str	r3, [r6, #0]
 80033be:	0028      	movs	r0, r5
 80033c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033c2:	6822      	ldr	r2, [r4, #0]
 80033c4:	1bd1      	subs	r1, r2, r7
 80033c6:	d420      	bmi.n	800340a <_malloc_r+0xce>
 80033c8:	290b      	cmp	r1, #11
 80033ca:	d917      	bls.n	80033fc <_malloc_r+0xc0>
 80033cc:	19e2      	adds	r2, r4, r7
 80033ce:	6027      	str	r7, [r4, #0]
 80033d0:	42a3      	cmp	r3, r4
 80033d2:	d111      	bne.n	80033f8 <_malloc_r+0xbc>
 80033d4:	602a      	str	r2, [r5, #0]
 80033d6:	6863      	ldr	r3, [r4, #4]
 80033d8:	6011      	str	r1, [r2, #0]
 80033da:	6053      	str	r3, [r2, #4]
 80033dc:	0030      	movs	r0, r6
 80033de:	0025      	movs	r5, r4
 80033e0:	f000 fbde 	bl	8003ba0 <__malloc_unlock>
 80033e4:	2207      	movs	r2, #7
 80033e6:	350b      	adds	r5, #11
 80033e8:	1d23      	adds	r3, r4, #4
 80033ea:	4395      	bics	r5, r2
 80033ec:	1aea      	subs	r2, r5, r3
 80033ee:	429d      	cmp	r5, r3
 80033f0:	d0e5      	beq.n	80033be <_malloc_r+0x82>
 80033f2:	1b5b      	subs	r3, r3, r5
 80033f4:	50a3      	str	r3, [r4, r2]
 80033f6:	e7e2      	b.n	80033be <_malloc_r+0x82>
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	e7ec      	b.n	80033d6 <_malloc_r+0x9a>
 80033fc:	6862      	ldr	r2, [r4, #4]
 80033fe:	42a3      	cmp	r3, r4
 8003400:	d101      	bne.n	8003406 <_malloc_r+0xca>
 8003402:	602a      	str	r2, [r5, #0]
 8003404:	e7ea      	b.n	80033dc <_malloc_r+0xa0>
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	e7e8      	b.n	80033dc <_malloc_r+0xa0>
 800340a:	0023      	movs	r3, r4
 800340c:	6864      	ldr	r4, [r4, #4]
 800340e:	e7a7      	b.n	8003360 <_malloc_r+0x24>
 8003410:	002c      	movs	r4, r5
 8003412:	686d      	ldr	r5, [r5, #4]
 8003414:	e7af      	b.n	8003376 <_malloc_r+0x3a>
 8003416:	230c      	movs	r3, #12
 8003418:	0030      	movs	r0, r6
 800341a:	6033      	str	r3, [r6, #0]
 800341c:	f000 fbc0 	bl	8003ba0 <__malloc_unlock>
 8003420:	e7cd      	b.n	80033be <_malloc_r+0x82>
 8003422:	46c0      	nop			; (mov r8, r8)
 8003424:	200002a8 	.word	0x200002a8

08003428 <__sfputc_r>:
 8003428:	6893      	ldr	r3, [r2, #8]
 800342a:	b510      	push	{r4, lr}
 800342c:	3b01      	subs	r3, #1
 800342e:	6093      	str	r3, [r2, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	da04      	bge.n	800343e <__sfputc_r+0x16>
 8003434:	6994      	ldr	r4, [r2, #24]
 8003436:	42a3      	cmp	r3, r4
 8003438:	db07      	blt.n	800344a <__sfputc_r+0x22>
 800343a:	290a      	cmp	r1, #10
 800343c:	d005      	beq.n	800344a <__sfputc_r+0x22>
 800343e:	6813      	ldr	r3, [r2, #0]
 8003440:	1c58      	adds	r0, r3, #1
 8003442:	6010      	str	r0, [r2, #0]
 8003444:	7019      	strb	r1, [r3, #0]
 8003446:	0008      	movs	r0, r1
 8003448:	bd10      	pop	{r4, pc}
 800344a:	f7ff fbc7 	bl	8002bdc <__swbuf_r>
 800344e:	0001      	movs	r1, r0
 8003450:	e7f9      	b.n	8003446 <__sfputc_r+0x1e>

08003452 <__sfputs_r>:
 8003452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003454:	0006      	movs	r6, r0
 8003456:	000f      	movs	r7, r1
 8003458:	0014      	movs	r4, r2
 800345a:	18d5      	adds	r5, r2, r3
 800345c:	42ac      	cmp	r4, r5
 800345e:	d101      	bne.n	8003464 <__sfputs_r+0x12>
 8003460:	2000      	movs	r0, #0
 8003462:	e007      	b.n	8003474 <__sfputs_r+0x22>
 8003464:	7821      	ldrb	r1, [r4, #0]
 8003466:	003a      	movs	r2, r7
 8003468:	0030      	movs	r0, r6
 800346a:	f7ff ffdd 	bl	8003428 <__sfputc_r>
 800346e:	3401      	adds	r4, #1
 8003470:	1c43      	adds	r3, r0, #1
 8003472:	d1f3      	bne.n	800345c <__sfputs_r+0xa>
 8003474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003478 <_vfiprintf_r>:
 8003478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347a:	b0a1      	sub	sp, #132	; 0x84
 800347c:	0006      	movs	r6, r0
 800347e:	000c      	movs	r4, r1
 8003480:	001f      	movs	r7, r3
 8003482:	9203      	str	r2, [sp, #12]
 8003484:	2800      	cmp	r0, #0
 8003486:	d004      	beq.n	8003492 <_vfiprintf_r+0x1a>
 8003488:	6983      	ldr	r3, [r0, #24]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <_vfiprintf_r+0x1a>
 800348e:	f7ff fdbf 	bl	8003010 <__sinit>
 8003492:	4b8e      	ldr	r3, [pc, #568]	; (80036cc <_vfiprintf_r+0x254>)
 8003494:	429c      	cmp	r4, r3
 8003496:	d11c      	bne.n	80034d2 <_vfiprintf_r+0x5a>
 8003498:	6874      	ldr	r4, [r6, #4]
 800349a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800349c:	07db      	lsls	r3, r3, #31
 800349e:	d405      	bmi.n	80034ac <_vfiprintf_r+0x34>
 80034a0:	89a3      	ldrh	r3, [r4, #12]
 80034a2:	059b      	lsls	r3, r3, #22
 80034a4:	d402      	bmi.n	80034ac <_vfiprintf_r+0x34>
 80034a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034a8:	f7ff fe63 	bl	8003172 <__retarget_lock_acquire_recursive>
 80034ac:	89a3      	ldrh	r3, [r4, #12]
 80034ae:	071b      	lsls	r3, r3, #28
 80034b0:	d502      	bpl.n	80034b8 <_vfiprintf_r+0x40>
 80034b2:	6923      	ldr	r3, [r4, #16]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d11d      	bne.n	80034f4 <_vfiprintf_r+0x7c>
 80034b8:	0021      	movs	r1, r4
 80034ba:	0030      	movs	r0, r6
 80034bc:	f7ff fbe4 	bl	8002c88 <__swsetup_r>
 80034c0:	2800      	cmp	r0, #0
 80034c2:	d017      	beq.n	80034f4 <_vfiprintf_r+0x7c>
 80034c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034c6:	07db      	lsls	r3, r3, #31
 80034c8:	d50d      	bpl.n	80034e6 <_vfiprintf_r+0x6e>
 80034ca:	2001      	movs	r0, #1
 80034cc:	4240      	negs	r0, r0
 80034ce:	b021      	add	sp, #132	; 0x84
 80034d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034d2:	4b7f      	ldr	r3, [pc, #508]	; (80036d0 <_vfiprintf_r+0x258>)
 80034d4:	429c      	cmp	r4, r3
 80034d6:	d101      	bne.n	80034dc <_vfiprintf_r+0x64>
 80034d8:	68b4      	ldr	r4, [r6, #8]
 80034da:	e7de      	b.n	800349a <_vfiprintf_r+0x22>
 80034dc:	4b7d      	ldr	r3, [pc, #500]	; (80036d4 <_vfiprintf_r+0x25c>)
 80034de:	429c      	cmp	r4, r3
 80034e0:	d1db      	bne.n	800349a <_vfiprintf_r+0x22>
 80034e2:	68f4      	ldr	r4, [r6, #12]
 80034e4:	e7d9      	b.n	800349a <_vfiprintf_r+0x22>
 80034e6:	89a3      	ldrh	r3, [r4, #12]
 80034e8:	059b      	lsls	r3, r3, #22
 80034ea:	d4ee      	bmi.n	80034ca <_vfiprintf_r+0x52>
 80034ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034ee:	f7ff fe41 	bl	8003174 <__retarget_lock_release_recursive>
 80034f2:	e7ea      	b.n	80034ca <_vfiprintf_r+0x52>
 80034f4:	2300      	movs	r3, #0
 80034f6:	ad08      	add	r5, sp, #32
 80034f8:	616b      	str	r3, [r5, #20]
 80034fa:	3320      	adds	r3, #32
 80034fc:	766b      	strb	r3, [r5, #25]
 80034fe:	3310      	adds	r3, #16
 8003500:	76ab      	strb	r3, [r5, #26]
 8003502:	9707      	str	r7, [sp, #28]
 8003504:	9f03      	ldr	r7, [sp, #12]
 8003506:	783b      	ldrb	r3, [r7, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <_vfiprintf_r+0x98>
 800350c:	2b25      	cmp	r3, #37	; 0x25
 800350e:	d14e      	bne.n	80035ae <_vfiprintf_r+0x136>
 8003510:	9b03      	ldr	r3, [sp, #12]
 8003512:	1afb      	subs	r3, r7, r3
 8003514:	9305      	str	r3, [sp, #20]
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	429f      	cmp	r7, r3
 800351a:	d00d      	beq.n	8003538 <_vfiprintf_r+0xc0>
 800351c:	9b05      	ldr	r3, [sp, #20]
 800351e:	0021      	movs	r1, r4
 8003520:	0030      	movs	r0, r6
 8003522:	9a03      	ldr	r2, [sp, #12]
 8003524:	f7ff ff95 	bl	8003452 <__sfputs_r>
 8003528:	1c43      	adds	r3, r0, #1
 800352a:	d100      	bne.n	800352e <_vfiprintf_r+0xb6>
 800352c:	e0b5      	b.n	800369a <_vfiprintf_r+0x222>
 800352e:	696a      	ldr	r2, [r5, #20]
 8003530:	9b05      	ldr	r3, [sp, #20]
 8003532:	4694      	mov	ip, r2
 8003534:	4463      	add	r3, ip
 8003536:	616b      	str	r3, [r5, #20]
 8003538:	783b      	ldrb	r3, [r7, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d100      	bne.n	8003540 <_vfiprintf_r+0xc8>
 800353e:	e0ac      	b.n	800369a <_vfiprintf_r+0x222>
 8003540:	2201      	movs	r2, #1
 8003542:	1c7b      	adds	r3, r7, #1
 8003544:	9303      	str	r3, [sp, #12]
 8003546:	2300      	movs	r3, #0
 8003548:	4252      	negs	r2, r2
 800354a:	606a      	str	r2, [r5, #4]
 800354c:	a904      	add	r1, sp, #16
 800354e:	3254      	adds	r2, #84	; 0x54
 8003550:	1852      	adds	r2, r2, r1
 8003552:	602b      	str	r3, [r5, #0]
 8003554:	60eb      	str	r3, [r5, #12]
 8003556:	60ab      	str	r3, [r5, #8]
 8003558:	7013      	strb	r3, [r2, #0]
 800355a:	65ab      	str	r3, [r5, #88]	; 0x58
 800355c:	9b03      	ldr	r3, [sp, #12]
 800355e:	2205      	movs	r2, #5
 8003560:	7819      	ldrb	r1, [r3, #0]
 8003562:	485d      	ldr	r0, [pc, #372]	; (80036d8 <_vfiprintf_r+0x260>)
 8003564:	f000 fb08 	bl	8003b78 <memchr>
 8003568:	9b03      	ldr	r3, [sp, #12]
 800356a:	1c5f      	adds	r7, r3, #1
 800356c:	2800      	cmp	r0, #0
 800356e:	d120      	bne.n	80035b2 <_vfiprintf_r+0x13a>
 8003570:	682a      	ldr	r2, [r5, #0]
 8003572:	06d3      	lsls	r3, r2, #27
 8003574:	d504      	bpl.n	8003580 <_vfiprintf_r+0x108>
 8003576:	2353      	movs	r3, #83	; 0x53
 8003578:	a904      	add	r1, sp, #16
 800357a:	185b      	adds	r3, r3, r1
 800357c:	2120      	movs	r1, #32
 800357e:	7019      	strb	r1, [r3, #0]
 8003580:	0713      	lsls	r3, r2, #28
 8003582:	d504      	bpl.n	800358e <_vfiprintf_r+0x116>
 8003584:	2353      	movs	r3, #83	; 0x53
 8003586:	a904      	add	r1, sp, #16
 8003588:	185b      	adds	r3, r3, r1
 800358a:	212b      	movs	r1, #43	; 0x2b
 800358c:	7019      	strb	r1, [r3, #0]
 800358e:	9b03      	ldr	r3, [sp, #12]
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	2b2a      	cmp	r3, #42	; 0x2a
 8003594:	d016      	beq.n	80035c4 <_vfiprintf_r+0x14c>
 8003596:	2100      	movs	r1, #0
 8003598:	68eb      	ldr	r3, [r5, #12]
 800359a:	9f03      	ldr	r7, [sp, #12]
 800359c:	783a      	ldrb	r2, [r7, #0]
 800359e:	1c78      	adds	r0, r7, #1
 80035a0:	3a30      	subs	r2, #48	; 0x30
 80035a2:	4684      	mov	ip, r0
 80035a4:	2a09      	cmp	r2, #9
 80035a6:	d94f      	bls.n	8003648 <_vfiprintf_r+0x1d0>
 80035a8:	2900      	cmp	r1, #0
 80035aa:	d111      	bne.n	80035d0 <_vfiprintf_r+0x158>
 80035ac:	e017      	b.n	80035de <_vfiprintf_r+0x166>
 80035ae:	3701      	adds	r7, #1
 80035b0:	e7a9      	b.n	8003506 <_vfiprintf_r+0x8e>
 80035b2:	4b49      	ldr	r3, [pc, #292]	; (80036d8 <_vfiprintf_r+0x260>)
 80035b4:	682a      	ldr	r2, [r5, #0]
 80035b6:	1ac0      	subs	r0, r0, r3
 80035b8:	2301      	movs	r3, #1
 80035ba:	4083      	lsls	r3, r0
 80035bc:	4313      	orrs	r3, r2
 80035be:	602b      	str	r3, [r5, #0]
 80035c0:	9703      	str	r7, [sp, #12]
 80035c2:	e7cb      	b.n	800355c <_vfiprintf_r+0xe4>
 80035c4:	9b07      	ldr	r3, [sp, #28]
 80035c6:	1d19      	adds	r1, r3, #4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	9107      	str	r1, [sp, #28]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	db01      	blt.n	80035d4 <_vfiprintf_r+0x15c>
 80035d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80035d2:	e004      	b.n	80035de <_vfiprintf_r+0x166>
 80035d4:	425b      	negs	r3, r3
 80035d6:	60eb      	str	r3, [r5, #12]
 80035d8:	2302      	movs	r3, #2
 80035da:	4313      	orrs	r3, r2
 80035dc:	602b      	str	r3, [r5, #0]
 80035de:	783b      	ldrb	r3, [r7, #0]
 80035e0:	2b2e      	cmp	r3, #46	; 0x2e
 80035e2:	d10a      	bne.n	80035fa <_vfiprintf_r+0x182>
 80035e4:	787b      	ldrb	r3, [r7, #1]
 80035e6:	2b2a      	cmp	r3, #42	; 0x2a
 80035e8:	d137      	bne.n	800365a <_vfiprintf_r+0x1e2>
 80035ea:	9b07      	ldr	r3, [sp, #28]
 80035ec:	3702      	adds	r7, #2
 80035ee:	1d1a      	adds	r2, r3, #4
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	9207      	str	r2, [sp, #28]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	db2d      	blt.n	8003654 <_vfiprintf_r+0x1dc>
 80035f8:	9309      	str	r3, [sp, #36]	; 0x24
 80035fa:	2203      	movs	r2, #3
 80035fc:	7839      	ldrb	r1, [r7, #0]
 80035fe:	4837      	ldr	r0, [pc, #220]	; (80036dc <_vfiprintf_r+0x264>)
 8003600:	f000 faba 	bl	8003b78 <memchr>
 8003604:	2800      	cmp	r0, #0
 8003606:	d007      	beq.n	8003618 <_vfiprintf_r+0x1a0>
 8003608:	4b34      	ldr	r3, [pc, #208]	; (80036dc <_vfiprintf_r+0x264>)
 800360a:	682a      	ldr	r2, [r5, #0]
 800360c:	1ac0      	subs	r0, r0, r3
 800360e:	2340      	movs	r3, #64	; 0x40
 8003610:	4083      	lsls	r3, r0
 8003612:	4313      	orrs	r3, r2
 8003614:	3701      	adds	r7, #1
 8003616:	602b      	str	r3, [r5, #0]
 8003618:	7839      	ldrb	r1, [r7, #0]
 800361a:	1c7b      	adds	r3, r7, #1
 800361c:	2206      	movs	r2, #6
 800361e:	4830      	ldr	r0, [pc, #192]	; (80036e0 <_vfiprintf_r+0x268>)
 8003620:	9303      	str	r3, [sp, #12]
 8003622:	7629      	strb	r1, [r5, #24]
 8003624:	f000 faa8 	bl	8003b78 <memchr>
 8003628:	2800      	cmp	r0, #0
 800362a:	d045      	beq.n	80036b8 <_vfiprintf_r+0x240>
 800362c:	4b2d      	ldr	r3, [pc, #180]	; (80036e4 <_vfiprintf_r+0x26c>)
 800362e:	2b00      	cmp	r3, #0
 8003630:	d127      	bne.n	8003682 <_vfiprintf_r+0x20a>
 8003632:	2207      	movs	r2, #7
 8003634:	9b07      	ldr	r3, [sp, #28]
 8003636:	3307      	adds	r3, #7
 8003638:	4393      	bics	r3, r2
 800363a:	3308      	adds	r3, #8
 800363c:	9307      	str	r3, [sp, #28]
 800363e:	696b      	ldr	r3, [r5, #20]
 8003640:	9a04      	ldr	r2, [sp, #16]
 8003642:	189b      	adds	r3, r3, r2
 8003644:	616b      	str	r3, [r5, #20]
 8003646:	e75d      	b.n	8003504 <_vfiprintf_r+0x8c>
 8003648:	210a      	movs	r1, #10
 800364a:	434b      	muls	r3, r1
 800364c:	4667      	mov	r7, ip
 800364e:	189b      	adds	r3, r3, r2
 8003650:	3909      	subs	r1, #9
 8003652:	e7a3      	b.n	800359c <_vfiprintf_r+0x124>
 8003654:	2301      	movs	r3, #1
 8003656:	425b      	negs	r3, r3
 8003658:	e7ce      	b.n	80035f8 <_vfiprintf_r+0x180>
 800365a:	2300      	movs	r3, #0
 800365c:	001a      	movs	r2, r3
 800365e:	3701      	adds	r7, #1
 8003660:	606b      	str	r3, [r5, #4]
 8003662:	7839      	ldrb	r1, [r7, #0]
 8003664:	1c78      	adds	r0, r7, #1
 8003666:	3930      	subs	r1, #48	; 0x30
 8003668:	4684      	mov	ip, r0
 800366a:	2909      	cmp	r1, #9
 800366c:	d903      	bls.n	8003676 <_vfiprintf_r+0x1fe>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0c3      	beq.n	80035fa <_vfiprintf_r+0x182>
 8003672:	9209      	str	r2, [sp, #36]	; 0x24
 8003674:	e7c1      	b.n	80035fa <_vfiprintf_r+0x182>
 8003676:	230a      	movs	r3, #10
 8003678:	435a      	muls	r2, r3
 800367a:	4667      	mov	r7, ip
 800367c:	1852      	adds	r2, r2, r1
 800367e:	3b09      	subs	r3, #9
 8003680:	e7ef      	b.n	8003662 <_vfiprintf_r+0x1ea>
 8003682:	ab07      	add	r3, sp, #28
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	0022      	movs	r2, r4
 8003688:	0029      	movs	r1, r5
 800368a:	0030      	movs	r0, r6
 800368c:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <_vfiprintf_r+0x270>)
 800368e:	e000      	b.n	8003692 <_vfiprintf_r+0x21a>
 8003690:	bf00      	nop
 8003692:	9004      	str	r0, [sp, #16]
 8003694:	9b04      	ldr	r3, [sp, #16]
 8003696:	3301      	adds	r3, #1
 8003698:	d1d1      	bne.n	800363e <_vfiprintf_r+0x1c6>
 800369a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800369c:	07db      	lsls	r3, r3, #31
 800369e:	d405      	bmi.n	80036ac <_vfiprintf_r+0x234>
 80036a0:	89a3      	ldrh	r3, [r4, #12]
 80036a2:	059b      	lsls	r3, r3, #22
 80036a4:	d402      	bmi.n	80036ac <_vfiprintf_r+0x234>
 80036a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036a8:	f7ff fd64 	bl	8003174 <__retarget_lock_release_recursive>
 80036ac:	89a3      	ldrh	r3, [r4, #12]
 80036ae:	065b      	lsls	r3, r3, #25
 80036b0:	d500      	bpl.n	80036b4 <_vfiprintf_r+0x23c>
 80036b2:	e70a      	b.n	80034ca <_vfiprintf_r+0x52>
 80036b4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80036b6:	e70a      	b.n	80034ce <_vfiprintf_r+0x56>
 80036b8:	ab07      	add	r3, sp, #28
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	0022      	movs	r2, r4
 80036be:	0029      	movs	r1, r5
 80036c0:	0030      	movs	r0, r6
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <_vfiprintf_r+0x270>)
 80036c4:	f000 f882 	bl	80037cc <_printf_i>
 80036c8:	e7e3      	b.n	8003692 <_vfiprintf_r+0x21a>
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	08003f04 	.word	0x08003f04
 80036d0:	08003f24 	.word	0x08003f24
 80036d4:	08003ee4 	.word	0x08003ee4
 80036d8:	08003f44 	.word	0x08003f44
 80036dc:	08003f4a 	.word	0x08003f4a
 80036e0:	08003f4e 	.word	0x08003f4e
 80036e4:	00000000 	.word	0x00000000
 80036e8:	08003453 	.word	0x08003453

080036ec <_printf_common>:
 80036ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036ee:	0015      	movs	r5, r2
 80036f0:	9301      	str	r3, [sp, #4]
 80036f2:	688a      	ldr	r2, [r1, #8]
 80036f4:	690b      	ldr	r3, [r1, #16]
 80036f6:	000c      	movs	r4, r1
 80036f8:	9000      	str	r0, [sp, #0]
 80036fa:	4293      	cmp	r3, r2
 80036fc:	da00      	bge.n	8003700 <_printf_common+0x14>
 80036fe:	0013      	movs	r3, r2
 8003700:	0022      	movs	r2, r4
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	3243      	adds	r2, #67	; 0x43
 8003706:	7812      	ldrb	r2, [r2, #0]
 8003708:	2a00      	cmp	r2, #0
 800370a:	d001      	beq.n	8003710 <_printf_common+0x24>
 800370c:	3301      	adds	r3, #1
 800370e:	602b      	str	r3, [r5, #0]
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	069b      	lsls	r3, r3, #26
 8003714:	d502      	bpl.n	800371c <_printf_common+0x30>
 8003716:	682b      	ldr	r3, [r5, #0]
 8003718:	3302      	adds	r3, #2
 800371a:	602b      	str	r3, [r5, #0]
 800371c:	6822      	ldr	r2, [r4, #0]
 800371e:	2306      	movs	r3, #6
 8003720:	0017      	movs	r7, r2
 8003722:	401f      	ands	r7, r3
 8003724:	421a      	tst	r2, r3
 8003726:	d027      	beq.n	8003778 <_printf_common+0x8c>
 8003728:	0023      	movs	r3, r4
 800372a:	3343      	adds	r3, #67	; 0x43
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	1e5a      	subs	r2, r3, #1
 8003730:	4193      	sbcs	r3, r2
 8003732:	6822      	ldr	r2, [r4, #0]
 8003734:	0692      	lsls	r2, r2, #26
 8003736:	d430      	bmi.n	800379a <_printf_common+0xae>
 8003738:	0022      	movs	r2, r4
 800373a:	9901      	ldr	r1, [sp, #4]
 800373c:	9800      	ldr	r0, [sp, #0]
 800373e:	9e08      	ldr	r6, [sp, #32]
 8003740:	3243      	adds	r2, #67	; 0x43
 8003742:	47b0      	blx	r6
 8003744:	1c43      	adds	r3, r0, #1
 8003746:	d025      	beq.n	8003794 <_printf_common+0xa8>
 8003748:	2306      	movs	r3, #6
 800374a:	6820      	ldr	r0, [r4, #0]
 800374c:	682a      	ldr	r2, [r5, #0]
 800374e:	68e1      	ldr	r1, [r4, #12]
 8003750:	2500      	movs	r5, #0
 8003752:	4003      	ands	r3, r0
 8003754:	2b04      	cmp	r3, #4
 8003756:	d103      	bne.n	8003760 <_printf_common+0x74>
 8003758:	1a8d      	subs	r5, r1, r2
 800375a:	43eb      	mvns	r3, r5
 800375c:	17db      	asrs	r3, r3, #31
 800375e:	401d      	ands	r5, r3
 8003760:	68a3      	ldr	r3, [r4, #8]
 8003762:	6922      	ldr	r2, [r4, #16]
 8003764:	4293      	cmp	r3, r2
 8003766:	dd01      	ble.n	800376c <_printf_common+0x80>
 8003768:	1a9b      	subs	r3, r3, r2
 800376a:	18ed      	adds	r5, r5, r3
 800376c:	2700      	movs	r7, #0
 800376e:	42bd      	cmp	r5, r7
 8003770:	d120      	bne.n	80037b4 <_printf_common+0xc8>
 8003772:	2000      	movs	r0, #0
 8003774:	e010      	b.n	8003798 <_printf_common+0xac>
 8003776:	3701      	adds	r7, #1
 8003778:	68e3      	ldr	r3, [r4, #12]
 800377a:	682a      	ldr	r2, [r5, #0]
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	42bb      	cmp	r3, r7
 8003780:	ddd2      	ble.n	8003728 <_printf_common+0x3c>
 8003782:	0022      	movs	r2, r4
 8003784:	2301      	movs	r3, #1
 8003786:	9901      	ldr	r1, [sp, #4]
 8003788:	9800      	ldr	r0, [sp, #0]
 800378a:	9e08      	ldr	r6, [sp, #32]
 800378c:	3219      	adds	r2, #25
 800378e:	47b0      	blx	r6
 8003790:	1c43      	adds	r3, r0, #1
 8003792:	d1f0      	bne.n	8003776 <_printf_common+0x8a>
 8003794:	2001      	movs	r0, #1
 8003796:	4240      	negs	r0, r0
 8003798:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800379a:	2030      	movs	r0, #48	; 0x30
 800379c:	18e1      	adds	r1, r4, r3
 800379e:	3143      	adds	r1, #67	; 0x43
 80037a0:	7008      	strb	r0, [r1, #0]
 80037a2:	0021      	movs	r1, r4
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	3145      	adds	r1, #69	; 0x45
 80037a8:	7809      	ldrb	r1, [r1, #0]
 80037aa:	18a2      	adds	r2, r4, r2
 80037ac:	3243      	adds	r2, #67	; 0x43
 80037ae:	3302      	adds	r3, #2
 80037b0:	7011      	strb	r1, [r2, #0]
 80037b2:	e7c1      	b.n	8003738 <_printf_common+0x4c>
 80037b4:	0022      	movs	r2, r4
 80037b6:	2301      	movs	r3, #1
 80037b8:	9901      	ldr	r1, [sp, #4]
 80037ba:	9800      	ldr	r0, [sp, #0]
 80037bc:	9e08      	ldr	r6, [sp, #32]
 80037be:	321a      	adds	r2, #26
 80037c0:	47b0      	blx	r6
 80037c2:	1c43      	adds	r3, r0, #1
 80037c4:	d0e6      	beq.n	8003794 <_printf_common+0xa8>
 80037c6:	3701      	adds	r7, #1
 80037c8:	e7d1      	b.n	800376e <_printf_common+0x82>
	...

080037cc <_printf_i>:
 80037cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ce:	b08b      	sub	sp, #44	; 0x2c
 80037d0:	9206      	str	r2, [sp, #24]
 80037d2:	000a      	movs	r2, r1
 80037d4:	3243      	adds	r2, #67	; 0x43
 80037d6:	9307      	str	r3, [sp, #28]
 80037d8:	9005      	str	r0, [sp, #20]
 80037da:	9204      	str	r2, [sp, #16]
 80037dc:	7e0a      	ldrb	r2, [r1, #24]
 80037de:	000c      	movs	r4, r1
 80037e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037e2:	2a78      	cmp	r2, #120	; 0x78
 80037e4:	d807      	bhi.n	80037f6 <_printf_i+0x2a>
 80037e6:	2a62      	cmp	r2, #98	; 0x62
 80037e8:	d809      	bhi.n	80037fe <_printf_i+0x32>
 80037ea:	2a00      	cmp	r2, #0
 80037ec:	d100      	bne.n	80037f0 <_printf_i+0x24>
 80037ee:	e0c1      	b.n	8003974 <_printf_i+0x1a8>
 80037f0:	2a58      	cmp	r2, #88	; 0x58
 80037f2:	d100      	bne.n	80037f6 <_printf_i+0x2a>
 80037f4:	e08c      	b.n	8003910 <_printf_i+0x144>
 80037f6:	0026      	movs	r6, r4
 80037f8:	3642      	adds	r6, #66	; 0x42
 80037fa:	7032      	strb	r2, [r6, #0]
 80037fc:	e022      	b.n	8003844 <_printf_i+0x78>
 80037fe:	0010      	movs	r0, r2
 8003800:	3863      	subs	r0, #99	; 0x63
 8003802:	2815      	cmp	r0, #21
 8003804:	d8f7      	bhi.n	80037f6 <_printf_i+0x2a>
 8003806:	f7fc fc7f 	bl	8000108 <__gnu_thumb1_case_shi>
 800380a:	0016      	.short	0x0016
 800380c:	fff6001f 	.word	0xfff6001f
 8003810:	fff6fff6 	.word	0xfff6fff6
 8003814:	001ffff6 	.word	0x001ffff6
 8003818:	fff6fff6 	.word	0xfff6fff6
 800381c:	fff6fff6 	.word	0xfff6fff6
 8003820:	003600a8 	.word	0x003600a8
 8003824:	fff6009a 	.word	0xfff6009a
 8003828:	00b9fff6 	.word	0x00b9fff6
 800382c:	0036fff6 	.word	0x0036fff6
 8003830:	fff6fff6 	.word	0xfff6fff6
 8003834:	009e      	.short	0x009e
 8003836:	0026      	movs	r6, r4
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	3642      	adds	r6, #66	; 0x42
 800383c:	1d11      	adds	r1, r2, #4
 800383e:	6019      	str	r1, [r3, #0]
 8003840:	6813      	ldr	r3, [r2, #0]
 8003842:	7033      	strb	r3, [r6, #0]
 8003844:	2301      	movs	r3, #1
 8003846:	e0a7      	b.n	8003998 <_printf_i+0x1cc>
 8003848:	6808      	ldr	r0, [r1, #0]
 800384a:	6819      	ldr	r1, [r3, #0]
 800384c:	1d0a      	adds	r2, r1, #4
 800384e:	0605      	lsls	r5, r0, #24
 8003850:	d50b      	bpl.n	800386a <_printf_i+0x9e>
 8003852:	680d      	ldr	r5, [r1, #0]
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	2d00      	cmp	r5, #0
 8003858:	da03      	bge.n	8003862 <_printf_i+0x96>
 800385a:	232d      	movs	r3, #45	; 0x2d
 800385c:	9a04      	ldr	r2, [sp, #16]
 800385e:	426d      	negs	r5, r5
 8003860:	7013      	strb	r3, [r2, #0]
 8003862:	4b61      	ldr	r3, [pc, #388]	; (80039e8 <_printf_i+0x21c>)
 8003864:	270a      	movs	r7, #10
 8003866:	9303      	str	r3, [sp, #12]
 8003868:	e01b      	b.n	80038a2 <_printf_i+0xd6>
 800386a:	680d      	ldr	r5, [r1, #0]
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	0641      	lsls	r1, r0, #25
 8003870:	d5f1      	bpl.n	8003856 <_printf_i+0x8a>
 8003872:	b22d      	sxth	r5, r5
 8003874:	e7ef      	b.n	8003856 <_printf_i+0x8a>
 8003876:	680d      	ldr	r5, [r1, #0]
 8003878:	6819      	ldr	r1, [r3, #0]
 800387a:	1d08      	adds	r0, r1, #4
 800387c:	6018      	str	r0, [r3, #0]
 800387e:	062e      	lsls	r6, r5, #24
 8003880:	d501      	bpl.n	8003886 <_printf_i+0xba>
 8003882:	680d      	ldr	r5, [r1, #0]
 8003884:	e003      	b.n	800388e <_printf_i+0xc2>
 8003886:	066d      	lsls	r5, r5, #25
 8003888:	d5fb      	bpl.n	8003882 <_printf_i+0xb6>
 800388a:	680d      	ldr	r5, [r1, #0]
 800388c:	b2ad      	uxth	r5, r5
 800388e:	4b56      	ldr	r3, [pc, #344]	; (80039e8 <_printf_i+0x21c>)
 8003890:	2708      	movs	r7, #8
 8003892:	9303      	str	r3, [sp, #12]
 8003894:	2a6f      	cmp	r2, #111	; 0x6f
 8003896:	d000      	beq.n	800389a <_printf_i+0xce>
 8003898:	3702      	adds	r7, #2
 800389a:	0023      	movs	r3, r4
 800389c:	2200      	movs	r2, #0
 800389e:	3343      	adds	r3, #67	; 0x43
 80038a0:	701a      	strb	r2, [r3, #0]
 80038a2:	6863      	ldr	r3, [r4, #4]
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	db03      	blt.n	80038b2 <_printf_i+0xe6>
 80038aa:	2204      	movs	r2, #4
 80038ac:	6821      	ldr	r1, [r4, #0]
 80038ae:	4391      	bics	r1, r2
 80038b0:	6021      	str	r1, [r4, #0]
 80038b2:	2d00      	cmp	r5, #0
 80038b4:	d102      	bne.n	80038bc <_printf_i+0xf0>
 80038b6:	9e04      	ldr	r6, [sp, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00c      	beq.n	80038d6 <_printf_i+0x10a>
 80038bc:	9e04      	ldr	r6, [sp, #16]
 80038be:	0028      	movs	r0, r5
 80038c0:	0039      	movs	r1, r7
 80038c2:	f7fc fcb1 	bl	8000228 <__aeabi_uidivmod>
 80038c6:	9b03      	ldr	r3, [sp, #12]
 80038c8:	3e01      	subs	r6, #1
 80038ca:	5c5b      	ldrb	r3, [r3, r1]
 80038cc:	7033      	strb	r3, [r6, #0]
 80038ce:	002b      	movs	r3, r5
 80038d0:	0005      	movs	r5, r0
 80038d2:	429f      	cmp	r7, r3
 80038d4:	d9f3      	bls.n	80038be <_printf_i+0xf2>
 80038d6:	2f08      	cmp	r7, #8
 80038d8:	d109      	bne.n	80038ee <_printf_i+0x122>
 80038da:	6823      	ldr	r3, [r4, #0]
 80038dc:	07db      	lsls	r3, r3, #31
 80038de:	d506      	bpl.n	80038ee <_printf_i+0x122>
 80038e0:	6863      	ldr	r3, [r4, #4]
 80038e2:	6922      	ldr	r2, [r4, #16]
 80038e4:	4293      	cmp	r3, r2
 80038e6:	dc02      	bgt.n	80038ee <_printf_i+0x122>
 80038e8:	2330      	movs	r3, #48	; 0x30
 80038ea:	3e01      	subs	r6, #1
 80038ec:	7033      	strb	r3, [r6, #0]
 80038ee:	9b04      	ldr	r3, [sp, #16]
 80038f0:	1b9b      	subs	r3, r3, r6
 80038f2:	6123      	str	r3, [r4, #16]
 80038f4:	9b07      	ldr	r3, [sp, #28]
 80038f6:	0021      	movs	r1, r4
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	9805      	ldr	r0, [sp, #20]
 80038fc:	9b06      	ldr	r3, [sp, #24]
 80038fe:	aa09      	add	r2, sp, #36	; 0x24
 8003900:	f7ff fef4 	bl	80036ec <_printf_common>
 8003904:	1c43      	adds	r3, r0, #1
 8003906:	d14c      	bne.n	80039a2 <_printf_i+0x1d6>
 8003908:	2001      	movs	r0, #1
 800390a:	4240      	negs	r0, r0
 800390c:	b00b      	add	sp, #44	; 0x2c
 800390e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003910:	3145      	adds	r1, #69	; 0x45
 8003912:	700a      	strb	r2, [r1, #0]
 8003914:	4a34      	ldr	r2, [pc, #208]	; (80039e8 <_printf_i+0x21c>)
 8003916:	9203      	str	r2, [sp, #12]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	6821      	ldr	r1, [r4, #0]
 800391c:	ca20      	ldmia	r2!, {r5}
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	0608      	lsls	r0, r1, #24
 8003922:	d516      	bpl.n	8003952 <_printf_i+0x186>
 8003924:	07cb      	lsls	r3, r1, #31
 8003926:	d502      	bpl.n	800392e <_printf_i+0x162>
 8003928:	2320      	movs	r3, #32
 800392a:	4319      	orrs	r1, r3
 800392c:	6021      	str	r1, [r4, #0]
 800392e:	2710      	movs	r7, #16
 8003930:	2d00      	cmp	r5, #0
 8003932:	d1b2      	bne.n	800389a <_printf_i+0xce>
 8003934:	2320      	movs	r3, #32
 8003936:	6822      	ldr	r2, [r4, #0]
 8003938:	439a      	bics	r2, r3
 800393a:	6022      	str	r2, [r4, #0]
 800393c:	e7ad      	b.n	800389a <_printf_i+0xce>
 800393e:	2220      	movs	r2, #32
 8003940:	6809      	ldr	r1, [r1, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	6022      	str	r2, [r4, #0]
 8003946:	0022      	movs	r2, r4
 8003948:	2178      	movs	r1, #120	; 0x78
 800394a:	3245      	adds	r2, #69	; 0x45
 800394c:	7011      	strb	r1, [r2, #0]
 800394e:	4a27      	ldr	r2, [pc, #156]	; (80039ec <_printf_i+0x220>)
 8003950:	e7e1      	b.n	8003916 <_printf_i+0x14a>
 8003952:	0648      	lsls	r0, r1, #25
 8003954:	d5e6      	bpl.n	8003924 <_printf_i+0x158>
 8003956:	b2ad      	uxth	r5, r5
 8003958:	e7e4      	b.n	8003924 <_printf_i+0x158>
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	680d      	ldr	r5, [r1, #0]
 800395e:	1d10      	adds	r0, r2, #4
 8003960:	6949      	ldr	r1, [r1, #20]
 8003962:	6018      	str	r0, [r3, #0]
 8003964:	6813      	ldr	r3, [r2, #0]
 8003966:	062e      	lsls	r6, r5, #24
 8003968:	d501      	bpl.n	800396e <_printf_i+0x1a2>
 800396a:	6019      	str	r1, [r3, #0]
 800396c:	e002      	b.n	8003974 <_printf_i+0x1a8>
 800396e:	066d      	lsls	r5, r5, #25
 8003970:	d5fb      	bpl.n	800396a <_printf_i+0x19e>
 8003972:	8019      	strh	r1, [r3, #0]
 8003974:	2300      	movs	r3, #0
 8003976:	9e04      	ldr	r6, [sp, #16]
 8003978:	6123      	str	r3, [r4, #16]
 800397a:	e7bb      	b.n	80038f4 <_printf_i+0x128>
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	1d11      	adds	r1, r2, #4
 8003980:	6019      	str	r1, [r3, #0]
 8003982:	6816      	ldr	r6, [r2, #0]
 8003984:	2100      	movs	r1, #0
 8003986:	0030      	movs	r0, r6
 8003988:	6862      	ldr	r2, [r4, #4]
 800398a:	f000 f8f5 	bl	8003b78 <memchr>
 800398e:	2800      	cmp	r0, #0
 8003990:	d001      	beq.n	8003996 <_printf_i+0x1ca>
 8003992:	1b80      	subs	r0, r0, r6
 8003994:	6060      	str	r0, [r4, #4]
 8003996:	6863      	ldr	r3, [r4, #4]
 8003998:	6123      	str	r3, [r4, #16]
 800399a:	2300      	movs	r3, #0
 800399c:	9a04      	ldr	r2, [sp, #16]
 800399e:	7013      	strb	r3, [r2, #0]
 80039a0:	e7a8      	b.n	80038f4 <_printf_i+0x128>
 80039a2:	6923      	ldr	r3, [r4, #16]
 80039a4:	0032      	movs	r2, r6
 80039a6:	9906      	ldr	r1, [sp, #24]
 80039a8:	9805      	ldr	r0, [sp, #20]
 80039aa:	9d07      	ldr	r5, [sp, #28]
 80039ac:	47a8      	blx	r5
 80039ae:	1c43      	adds	r3, r0, #1
 80039b0:	d0aa      	beq.n	8003908 <_printf_i+0x13c>
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	079b      	lsls	r3, r3, #30
 80039b6:	d415      	bmi.n	80039e4 <_printf_i+0x218>
 80039b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ba:	68e0      	ldr	r0, [r4, #12]
 80039bc:	4298      	cmp	r0, r3
 80039be:	daa5      	bge.n	800390c <_printf_i+0x140>
 80039c0:	0018      	movs	r0, r3
 80039c2:	e7a3      	b.n	800390c <_printf_i+0x140>
 80039c4:	0022      	movs	r2, r4
 80039c6:	2301      	movs	r3, #1
 80039c8:	9906      	ldr	r1, [sp, #24]
 80039ca:	9805      	ldr	r0, [sp, #20]
 80039cc:	9e07      	ldr	r6, [sp, #28]
 80039ce:	3219      	adds	r2, #25
 80039d0:	47b0      	blx	r6
 80039d2:	1c43      	adds	r3, r0, #1
 80039d4:	d098      	beq.n	8003908 <_printf_i+0x13c>
 80039d6:	3501      	adds	r5, #1
 80039d8:	68e3      	ldr	r3, [r4, #12]
 80039da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	42ab      	cmp	r3, r5
 80039e0:	dcf0      	bgt.n	80039c4 <_printf_i+0x1f8>
 80039e2:	e7e9      	b.n	80039b8 <_printf_i+0x1ec>
 80039e4:	2500      	movs	r5, #0
 80039e6:	e7f7      	b.n	80039d8 <_printf_i+0x20c>
 80039e8:	08003f55 	.word	0x08003f55
 80039ec:	08003f66 	.word	0x08003f66

080039f0 <_sbrk_r>:
 80039f0:	2300      	movs	r3, #0
 80039f2:	b570      	push	{r4, r5, r6, lr}
 80039f4:	4d06      	ldr	r5, [pc, #24]	; (8003a10 <_sbrk_r+0x20>)
 80039f6:	0004      	movs	r4, r0
 80039f8:	0008      	movs	r0, r1
 80039fa:	602b      	str	r3, [r5, #0]
 80039fc:	f7fc ffd0 	bl	80009a0 <_sbrk>
 8003a00:	1c43      	adds	r3, r0, #1
 8003a02:	d103      	bne.n	8003a0c <_sbrk_r+0x1c>
 8003a04:	682b      	ldr	r3, [r5, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d000      	beq.n	8003a0c <_sbrk_r+0x1c>
 8003a0a:	6023      	str	r3, [r4, #0]
 8003a0c:	bd70      	pop	{r4, r5, r6, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	200002b0 	.word	0x200002b0

08003a14 <__sread>:
 8003a14:	b570      	push	{r4, r5, r6, lr}
 8003a16:	000c      	movs	r4, r1
 8003a18:	250e      	movs	r5, #14
 8003a1a:	5f49      	ldrsh	r1, [r1, r5]
 8003a1c:	f000 f8c8 	bl	8003bb0 <_read_r>
 8003a20:	2800      	cmp	r0, #0
 8003a22:	db03      	blt.n	8003a2c <__sread+0x18>
 8003a24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a26:	181b      	adds	r3, r3, r0
 8003a28:	6563      	str	r3, [r4, #84]	; 0x54
 8003a2a:	bd70      	pop	{r4, r5, r6, pc}
 8003a2c:	89a3      	ldrh	r3, [r4, #12]
 8003a2e:	4a02      	ldr	r2, [pc, #8]	; (8003a38 <__sread+0x24>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	81a3      	strh	r3, [r4, #12]
 8003a34:	e7f9      	b.n	8003a2a <__sread+0x16>
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	ffffefff 	.word	0xffffefff

08003a3c <__swrite>:
 8003a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a3e:	001f      	movs	r7, r3
 8003a40:	898b      	ldrh	r3, [r1, #12]
 8003a42:	0005      	movs	r5, r0
 8003a44:	000c      	movs	r4, r1
 8003a46:	0016      	movs	r6, r2
 8003a48:	05db      	lsls	r3, r3, #23
 8003a4a:	d505      	bpl.n	8003a58 <__swrite+0x1c>
 8003a4c:	230e      	movs	r3, #14
 8003a4e:	5ec9      	ldrsh	r1, [r1, r3]
 8003a50:	2200      	movs	r2, #0
 8003a52:	2302      	movs	r3, #2
 8003a54:	f000 f87c 	bl	8003b50 <_lseek_r>
 8003a58:	89a3      	ldrh	r3, [r4, #12]
 8003a5a:	4a05      	ldr	r2, [pc, #20]	; (8003a70 <__swrite+0x34>)
 8003a5c:	0028      	movs	r0, r5
 8003a5e:	4013      	ands	r3, r2
 8003a60:	81a3      	strh	r3, [r4, #12]
 8003a62:	0032      	movs	r2, r6
 8003a64:	230e      	movs	r3, #14
 8003a66:	5ee1      	ldrsh	r1, [r4, r3]
 8003a68:	003b      	movs	r3, r7
 8003a6a:	f000 f81f 	bl	8003aac <_write_r>
 8003a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a70:	ffffefff 	.word	0xffffefff

08003a74 <__sseek>:
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	000c      	movs	r4, r1
 8003a78:	250e      	movs	r5, #14
 8003a7a:	5f49      	ldrsh	r1, [r1, r5]
 8003a7c:	f000 f868 	bl	8003b50 <_lseek_r>
 8003a80:	89a3      	ldrh	r3, [r4, #12]
 8003a82:	1c42      	adds	r2, r0, #1
 8003a84:	d103      	bne.n	8003a8e <__sseek+0x1a>
 8003a86:	4a05      	ldr	r2, [pc, #20]	; (8003a9c <__sseek+0x28>)
 8003a88:	4013      	ands	r3, r2
 8003a8a:	81a3      	strh	r3, [r4, #12]
 8003a8c:	bd70      	pop	{r4, r5, r6, pc}
 8003a8e:	2280      	movs	r2, #128	; 0x80
 8003a90:	0152      	lsls	r2, r2, #5
 8003a92:	4313      	orrs	r3, r2
 8003a94:	81a3      	strh	r3, [r4, #12]
 8003a96:	6560      	str	r0, [r4, #84]	; 0x54
 8003a98:	e7f8      	b.n	8003a8c <__sseek+0x18>
 8003a9a:	46c0      	nop			; (mov r8, r8)
 8003a9c:	ffffefff 	.word	0xffffefff

08003aa0 <__sclose>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	230e      	movs	r3, #14
 8003aa4:	5ec9      	ldrsh	r1, [r1, r3]
 8003aa6:	f000 f81d 	bl	8003ae4 <_close_r>
 8003aaa:	bd10      	pop	{r4, pc}

08003aac <_write_r>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	0004      	movs	r4, r0
 8003ab0:	0008      	movs	r0, r1
 8003ab2:	0011      	movs	r1, r2
 8003ab4:	001a      	movs	r2, r3
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	4d05      	ldr	r5, [pc, #20]	; (8003ad0 <_write_r+0x24>)
 8003aba:	602b      	str	r3, [r5, #0]
 8003abc:	f7fc fbba 	bl	8000234 <_write>
 8003ac0:	1c43      	adds	r3, r0, #1
 8003ac2:	d103      	bne.n	8003acc <_write_r+0x20>
 8003ac4:	682b      	ldr	r3, [r5, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d000      	beq.n	8003acc <_write_r+0x20>
 8003aca:	6023      	str	r3, [r4, #0]
 8003acc:	bd70      	pop	{r4, r5, r6, pc}
 8003ace:	46c0      	nop			; (mov r8, r8)
 8003ad0:	200002b0 	.word	0x200002b0

08003ad4 <abort>:
 8003ad4:	2006      	movs	r0, #6
 8003ad6:	b510      	push	{r4, lr}
 8003ad8:	f000 f8a8 	bl	8003c2c <raise>
 8003adc:	2001      	movs	r0, #1
 8003ade:	f7fc ff09 	bl	80008f4 <_exit>
	...

08003ae4 <_close_r>:
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	b570      	push	{r4, r5, r6, lr}
 8003ae8:	4d06      	ldr	r5, [pc, #24]	; (8003b04 <_close_r+0x20>)
 8003aea:	0004      	movs	r4, r0
 8003aec:	0008      	movs	r0, r1
 8003aee:	602b      	str	r3, [r5, #0]
 8003af0:	f7fc ff29 	bl	8000946 <_close>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d103      	bne.n	8003b00 <_close_r+0x1c>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d000      	beq.n	8003b00 <_close_r+0x1c>
 8003afe:	6023      	str	r3, [r4, #0]
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
 8003b02:	46c0      	nop			; (mov r8, r8)
 8003b04:	200002b0 	.word	0x200002b0

08003b08 <_fstat_r>:
 8003b08:	2300      	movs	r3, #0
 8003b0a:	b570      	push	{r4, r5, r6, lr}
 8003b0c:	4d06      	ldr	r5, [pc, #24]	; (8003b28 <_fstat_r+0x20>)
 8003b0e:	0004      	movs	r4, r0
 8003b10:	0008      	movs	r0, r1
 8003b12:	0011      	movs	r1, r2
 8003b14:	602b      	str	r3, [r5, #0]
 8003b16:	f7fc ff20 	bl	800095a <_fstat>
 8003b1a:	1c43      	adds	r3, r0, #1
 8003b1c:	d103      	bne.n	8003b26 <_fstat_r+0x1e>
 8003b1e:	682b      	ldr	r3, [r5, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d000      	beq.n	8003b26 <_fstat_r+0x1e>
 8003b24:	6023      	str	r3, [r4, #0]
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	200002b0 	.word	0x200002b0

08003b2c <_isatty_r>:
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	b570      	push	{r4, r5, r6, lr}
 8003b30:	4d06      	ldr	r5, [pc, #24]	; (8003b4c <_isatty_r+0x20>)
 8003b32:	0004      	movs	r4, r0
 8003b34:	0008      	movs	r0, r1
 8003b36:	602b      	str	r3, [r5, #0]
 8003b38:	f7fc ff1d 	bl	8000976 <_isatty>
 8003b3c:	1c43      	adds	r3, r0, #1
 8003b3e:	d103      	bne.n	8003b48 <_isatty_r+0x1c>
 8003b40:	682b      	ldr	r3, [r5, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d000      	beq.n	8003b48 <_isatty_r+0x1c>
 8003b46:	6023      	str	r3, [r4, #0]
 8003b48:	bd70      	pop	{r4, r5, r6, pc}
 8003b4a:	46c0      	nop			; (mov r8, r8)
 8003b4c:	200002b0 	.word	0x200002b0

08003b50 <_lseek_r>:
 8003b50:	b570      	push	{r4, r5, r6, lr}
 8003b52:	0004      	movs	r4, r0
 8003b54:	0008      	movs	r0, r1
 8003b56:	0011      	movs	r1, r2
 8003b58:	001a      	movs	r2, r3
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	4d05      	ldr	r5, [pc, #20]	; (8003b74 <_lseek_r+0x24>)
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	f7fc ff12 	bl	8000988 <_lseek>
 8003b64:	1c43      	adds	r3, r0, #1
 8003b66:	d103      	bne.n	8003b70 <_lseek_r+0x20>
 8003b68:	682b      	ldr	r3, [r5, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d000      	beq.n	8003b70 <_lseek_r+0x20>
 8003b6e:	6023      	str	r3, [r4, #0]
 8003b70:	bd70      	pop	{r4, r5, r6, pc}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	200002b0 	.word	0x200002b0

08003b78 <memchr>:
 8003b78:	b2c9      	uxtb	r1, r1
 8003b7a:	1882      	adds	r2, r0, r2
 8003b7c:	4290      	cmp	r0, r2
 8003b7e:	d101      	bne.n	8003b84 <memchr+0xc>
 8003b80:	2000      	movs	r0, #0
 8003b82:	4770      	bx	lr
 8003b84:	7803      	ldrb	r3, [r0, #0]
 8003b86:	428b      	cmp	r3, r1
 8003b88:	d0fb      	beq.n	8003b82 <memchr+0xa>
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	e7f6      	b.n	8003b7c <memchr+0x4>
	...

08003b90 <__malloc_lock>:
 8003b90:	b510      	push	{r4, lr}
 8003b92:	4802      	ldr	r0, [pc, #8]	; (8003b9c <__malloc_lock+0xc>)
 8003b94:	f7ff faed 	bl	8003172 <__retarget_lock_acquire_recursive>
 8003b98:	bd10      	pop	{r4, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	200002a4 	.word	0x200002a4

08003ba0 <__malloc_unlock>:
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	4802      	ldr	r0, [pc, #8]	; (8003bac <__malloc_unlock+0xc>)
 8003ba4:	f7ff fae6 	bl	8003174 <__retarget_lock_release_recursive>
 8003ba8:	bd10      	pop	{r4, pc}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	200002a4 	.word	0x200002a4

08003bb0 <_read_r>:
 8003bb0:	b570      	push	{r4, r5, r6, lr}
 8003bb2:	0004      	movs	r4, r0
 8003bb4:	0008      	movs	r0, r1
 8003bb6:	0011      	movs	r1, r2
 8003bb8:	001a      	movs	r2, r3
 8003bba:	2300      	movs	r3, #0
 8003bbc:	4d05      	ldr	r5, [pc, #20]	; (8003bd4 <_read_r+0x24>)
 8003bbe:	602b      	str	r3, [r5, #0]
 8003bc0:	f7fc fea4 	bl	800090c <_read>
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d103      	bne.n	8003bd0 <_read_r+0x20>
 8003bc8:	682b      	ldr	r3, [r5, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d000      	beq.n	8003bd0 <_read_r+0x20>
 8003bce:	6023      	str	r3, [r4, #0]
 8003bd0:	bd70      	pop	{r4, r5, r6, pc}
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	200002b0 	.word	0x200002b0

08003bd8 <_raise_r>:
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	0004      	movs	r4, r0
 8003bdc:	000d      	movs	r5, r1
 8003bde:	291f      	cmp	r1, #31
 8003be0:	d904      	bls.n	8003bec <_raise_r+0x14>
 8003be2:	2316      	movs	r3, #22
 8003be4:	6003      	str	r3, [r0, #0]
 8003be6:	2001      	movs	r0, #1
 8003be8:	4240      	negs	r0, r0
 8003bea:	bd70      	pop	{r4, r5, r6, pc}
 8003bec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d004      	beq.n	8003bfc <_raise_r+0x24>
 8003bf2:	008a      	lsls	r2, r1, #2
 8003bf4:	189b      	adds	r3, r3, r2
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d108      	bne.n	8003c0e <_raise_r+0x36>
 8003bfc:	0020      	movs	r0, r4
 8003bfe:	f000 f831 	bl	8003c64 <_getpid_r>
 8003c02:	002a      	movs	r2, r5
 8003c04:	0001      	movs	r1, r0
 8003c06:	0020      	movs	r0, r4
 8003c08:	f000 f81a 	bl	8003c40 <_kill_r>
 8003c0c:	e7ed      	b.n	8003bea <_raise_r+0x12>
 8003c0e:	2000      	movs	r0, #0
 8003c10:	2a01      	cmp	r2, #1
 8003c12:	d0ea      	beq.n	8003bea <_raise_r+0x12>
 8003c14:	1c51      	adds	r1, r2, #1
 8003c16:	d103      	bne.n	8003c20 <_raise_r+0x48>
 8003c18:	2316      	movs	r3, #22
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	6023      	str	r3, [r4, #0]
 8003c1e:	e7e4      	b.n	8003bea <_raise_r+0x12>
 8003c20:	2400      	movs	r4, #0
 8003c22:	0028      	movs	r0, r5
 8003c24:	601c      	str	r4, [r3, #0]
 8003c26:	4790      	blx	r2
 8003c28:	0020      	movs	r0, r4
 8003c2a:	e7de      	b.n	8003bea <_raise_r+0x12>

08003c2c <raise>:
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	4b03      	ldr	r3, [pc, #12]	; (8003c3c <raise+0x10>)
 8003c30:	0001      	movs	r1, r0
 8003c32:	6818      	ldr	r0, [r3, #0]
 8003c34:	f7ff ffd0 	bl	8003bd8 <_raise_r>
 8003c38:	bd10      	pop	{r4, pc}
 8003c3a:	46c0      	nop			; (mov r8, r8)
 8003c3c:	2000000c 	.word	0x2000000c

08003c40 <_kill_r>:
 8003c40:	2300      	movs	r3, #0
 8003c42:	b570      	push	{r4, r5, r6, lr}
 8003c44:	4d06      	ldr	r5, [pc, #24]	; (8003c60 <_kill_r+0x20>)
 8003c46:	0004      	movs	r4, r0
 8003c48:	0008      	movs	r0, r1
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	602b      	str	r3, [r5, #0]
 8003c4e:	f7fc fe41 	bl	80008d4 <_kill>
 8003c52:	1c43      	adds	r3, r0, #1
 8003c54:	d103      	bne.n	8003c5e <_kill_r+0x1e>
 8003c56:	682b      	ldr	r3, [r5, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d000      	beq.n	8003c5e <_kill_r+0x1e>
 8003c5c:	6023      	str	r3, [r4, #0]
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	200002b0 	.word	0x200002b0

08003c64 <_getpid_r>:
 8003c64:	b510      	push	{r4, lr}
 8003c66:	f7fc fe2f 	bl	80008c8 <_getpid>
 8003c6a:	bd10      	pop	{r4, pc}

08003c6c <_init>:
 8003c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c72:	bc08      	pop	{r3}
 8003c74:	469e      	mov	lr, r3
 8003c76:	4770      	bx	lr

08003c78 <_fini>:
 8003c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c7e:	bc08      	pop	{r3}
 8003c80:	469e      	mov	lr, r3
 8003c82:	4770      	bx	lr
