
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  000011a4  00001238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  0080020a  0080020a  00001242  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001242  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001274  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  000012b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a04  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001230  00000000  00000000  00002e80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001430  00000000  00000000  000040b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000374  00000000  00000000  000054e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008e8  00000000  00000000  00005854  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a45  00000000  00000000  0000613c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00006b81  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
       2:	00 00       	nop
       4:	6f c7       	rjmp	.+3806   	; 0xee4 <__vector_1>
       6:	00 00       	nop
       8:	c9 c0       	rjmp	.+402    	; 0x19c <__bad_interrupt>
       a:	00 00       	nop
       c:	c7 c0       	rjmp	.+398    	; 0x19c <__bad_interrupt>
       e:	00 00       	nop
      10:	c5 c0       	rjmp	.+394    	; 0x19c <__bad_interrupt>
      12:	00 00       	nop
      14:	c3 c0       	rjmp	.+390    	; 0x19c <__bad_interrupt>
      16:	00 00       	nop
      18:	c1 c0       	rjmp	.+386    	; 0x19c <__bad_interrupt>
      1a:	00 00       	nop
      1c:	bf c0       	rjmp	.+382    	; 0x19c <__bad_interrupt>
      1e:	00 00       	nop
      20:	bd c0       	rjmp	.+378    	; 0x19c <__bad_interrupt>
      22:	00 00       	nop
      24:	bb c0       	rjmp	.+374    	; 0x19c <__bad_interrupt>
      26:	00 00       	nop
      28:	b9 c0       	rjmp	.+370    	; 0x19c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	b7 c0       	rjmp	.+366    	; 0x19c <__bad_interrupt>
      2e:	00 00       	nop
      30:	b5 c0       	rjmp	.+362    	; 0x19c <__bad_interrupt>
      32:	00 00       	nop
      34:	b3 c0       	rjmp	.+358    	; 0x19c <__bad_interrupt>
      36:	00 00       	nop
      38:	b1 c0       	rjmp	.+354    	; 0x19c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	af c0       	rjmp	.+350    	; 0x19c <__bad_interrupt>
      3e:	00 00       	nop
      40:	ad c0       	rjmp	.+346    	; 0x19c <__bad_interrupt>
      42:	00 00       	nop
      44:	ab c0       	rjmp	.+342    	; 0x19c <__bad_interrupt>
      46:	00 00       	nop
      48:	a9 c0       	rjmp	.+338    	; 0x19c <__bad_interrupt>
      4a:	00 00       	nop
      4c:	a7 c0       	rjmp	.+334    	; 0x19c <__bad_interrupt>
      4e:	00 00       	nop
      50:	61 c4       	rjmp	.+2242   	; 0x914 <__vector_20>
      52:	00 00       	nop
      54:	a3 c0       	rjmp	.+326    	; 0x19c <__bad_interrupt>
      56:	00 00       	nop
      58:	a1 c0       	rjmp	.+322    	; 0x19c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	9f c0       	rjmp	.+318    	; 0x19c <__bad_interrupt>
      5e:	00 00       	nop
      60:	9d c0       	rjmp	.+314    	; 0x19c <__bad_interrupt>
      62:	00 00       	nop
      64:	9b c0       	rjmp	.+310    	; 0x19c <__bad_interrupt>
      66:	00 00       	nop
      68:	99 c0       	rjmp	.+306    	; 0x19c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	97 c0       	rjmp	.+302    	; 0x19c <__bad_interrupt>
      6e:	00 00       	nop
      70:	95 c0       	rjmp	.+298    	; 0x19c <__bad_interrupt>
      72:	00 00       	nop
      74:	93 c0       	rjmp	.+294    	; 0x19c <__bad_interrupt>
      76:	00 00       	nop
      78:	91 c0       	rjmp	.+290    	; 0x19c <__bad_interrupt>
      7a:	00 00       	nop
      7c:	8f c0       	rjmp	.+286    	; 0x19c <__bad_interrupt>
      7e:	00 00       	nop
      80:	8d c0       	rjmp	.+282    	; 0x19c <__bad_interrupt>
      82:	00 00       	nop
      84:	8b c0       	rjmp	.+278    	; 0x19c <__bad_interrupt>
      86:	00 00       	nop
      88:	89 c0       	rjmp	.+274    	; 0x19c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	87 c0       	rjmp	.+270    	; 0x19c <__bad_interrupt>
      8e:	00 00       	nop
      90:	85 c0       	rjmp	.+266    	; 0x19c <__bad_interrupt>
      92:	00 00       	nop
      94:	83 c0       	rjmp	.+262    	; 0x19c <__bad_interrupt>
      96:	00 00       	nop
      98:	81 c0       	rjmp	.+258    	; 0x19c <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7f c0       	rjmp	.+254    	; 0x19c <__bad_interrupt>
      9e:	00 00       	nop
      a0:	7d c0       	rjmp	.+250    	; 0x19c <__bad_interrupt>
      a2:	00 00       	nop
      a4:	7b c0       	rjmp	.+246    	; 0x19c <__bad_interrupt>
      a6:	00 00       	nop
      a8:	79 c0       	rjmp	.+242    	; 0x19c <__bad_interrupt>
      aa:	00 00       	nop
      ac:	77 c0       	rjmp	.+238    	; 0x19c <__bad_interrupt>
      ae:	00 00       	nop
      b0:	75 c0       	rjmp	.+234    	; 0x19c <__bad_interrupt>
      b2:	00 00       	nop
      b4:	73 c0       	rjmp	.+230    	; 0x19c <__bad_interrupt>
      b6:	00 00       	nop
      b8:	71 c0       	rjmp	.+226    	; 0x19c <__bad_interrupt>
      ba:	00 00       	nop
      bc:	6f c0       	rjmp	.+222    	; 0x19c <__bad_interrupt>
      be:	00 00       	nop
      c0:	6d c0       	rjmp	.+218    	; 0x19c <__bad_interrupt>
      c2:	00 00       	nop
      c4:	6b c0       	rjmp	.+214    	; 0x19c <__bad_interrupt>
      c6:	00 00       	nop
      c8:	69 c0       	rjmp	.+210    	; 0x19c <__bad_interrupt>
      ca:	00 00       	nop
      cc:	67 c0       	rjmp	.+206    	; 0x19c <__bad_interrupt>
      ce:	00 00       	nop
      d0:	65 c0       	rjmp	.+202    	; 0x19c <__bad_interrupt>
      d2:	00 00       	nop
      d4:	63 c0       	rjmp	.+198    	; 0x19c <__bad_interrupt>
      d6:	00 00       	nop
      d8:	61 c0       	rjmp	.+194    	; 0x19c <__bad_interrupt>
      da:	00 00       	nop
      dc:	5f c0       	rjmp	.+190    	; 0x19c <__bad_interrupt>
      de:	00 00       	nop
      e0:	5d c0       	rjmp	.+186    	; 0x19c <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ff 02       	muls	r31, r31
      e6:	0d 03       	fmul	r16, r21
      e8:	1b 03       	fmul	r17, r19
      ea:	29 03       	fmul	r18, r17
      ec:	37 03       	mulsu	r19, r23
      ee:	45 03       	mulsu	r20, r21
      f0:	53 03       	mulsu	r21, r19
      f2:	61 03       	mulsu	r22, r17
      f4:	a0 03       	fmuls	r18, r16
      f6:	71 03       	mulsu	r23, r17
      f8:	81 03       	fmuls	r16, r17
      fa:	91 03       	fmuls	r17, r17
      fc:	b1 03       	fmuls	r19, r17
      fe:	be 03       	fmulsu	r19, r22
     100:	cb 03       	fmulsu	r20, r19
     102:	d8 03       	fmulsu	r21, r16
     104:	e5 03       	fmuls	r22, r21
     106:	f2 03       	fmuls	r23, r18
     108:	ff 03       	fmulsu	r23, r23
     10a:	0c 04       	cpc	r0, r12
     10c:	44 04       	cpc	r4, r4
     10e:	1a 04       	cpc	r1, r10
     110:	28 04       	cpc	r2, r8
     112:	36 04       	cpc	r3, r6
     114:	f5 04       	cpc	r15, r5
     116:	03 05       	cpc	r16, r3
     118:	11 05       	cpc	r17, r1
     11a:	1f 05       	cpc	r17, r15
     11c:	2d 05       	cpc	r18, r13
     11e:	3b 05       	cpc	r19, r11
     120:	49 05       	cpc	r20, r9
     122:	57 05       	cpc	r21, r7
     124:	96 05       	cpc	r25, r6
     126:	67 05       	cpc	r22, r7
     128:	77 05       	cpc	r23, r7
     12a:	87 05       	cpc	r24, r7
     12c:	a7 05       	cpc	r26, r7
     12e:	be 05       	cpc	r27, r14
     130:	d5 05       	cpc	r29, r5
     132:	ec 05       	cpc	r30, r12
     134:	03 06       	cpc	r0, r19
     136:	1a 06       	cpc	r1, r26
     138:	31 06       	cpc	r3, r17
     13a:	48 06       	cpc	r4, r24
     13c:	a8 06       	cpc	r10, r24
     13e:	60 06       	cpc	r6, r16
     140:	78 06       	cpc	r7, r24
     142:	90 06       	cpc	r9, r16
     144:	d4 06       	cpc	r13, r20
     146:	e1 06       	cpc	r14, r17
     148:	ee 06       	cpc	r14, r30
     14a:	fb 06       	cpc	r15, r27
     14c:	08 07       	cpc	r16, r24
     14e:	15 07       	cpc	r17, r21
     150:	22 07       	cpc	r18, r18
     152:	2f 07       	cpc	r18, r31
     154:	6a 07       	cpc	r22, r26
     156:	3e 07       	cpc	r19, r30
     158:	4d 07       	cpc	r20, r29
     15a:	5c 07       	cpc	r21, r28

0000015c <__ctors_end>:
     15c:	11 24       	eor	r1, r1
     15e:	1f be       	out	0x3f, r1	; 63
     160:	cf ef       	ldi	r28, 0xFF	; 255
     162:	d1 e2       	ldi	r29, 0x21	; 33
     164:	de bf       	out	0x3e, r29	; 62
     166:	cd bf       	out	0x3d, r28	; 61
     168:	00 e0       	ldi	r16, 0x00	; 0
     16a:	0c bf       	out	0x3c, r16	; 60

0000016c <__do_copy_data>:
     16c:	12 e0       	ldi	r17, 0x02	; 2
     16e:	a0 e0       	ldi	r26, 0x00	; 0
     170:	b2 e0       	ldi	r27, 0x02	; 2
     172:	e4 ea       	ldi	r30, 0xA4	; 164
     174:	f1 e1       	ldi	r31, 0x11	; 17
     176:	00 e0       	ldi	r16, 0x00	; 0
     178:	0b bf       	out	0x3b, r16	; 59
     17a:	02 c0       	rjmp	.+4      	; 0x180 <__do_copy_data+0x14>
     17c:	07 90       	elpm	r0, Z+
     17e:	0d 92       	st	X+, r0
     180:	aa 30       	cpi	r26, 0x0A	; 10
     182:	b1 07       	cpc	r27, r17
     184:	d9 f7       	brne	.-10     	; 0x17c <__do_copy_data+0x10>

00000186 <__do_clear_bss>:
     186:	22 e0       	ldi	r18, 0x02	; 2
     188:	aa e0       	ldi	r26, 0x0A	; 10
     18a:	b2 e0       	ldi	r27, 0x02	; 2
     18c:	01 c0       	rjmp	.+2      	; 0x190 <.do_clear_bss_start>

0000018e <.do_clear_bss_loop>:
     18e:	1d 92       	st	X+, r1

00000190 <.do_clear_bss_start>:
     190:	a8 32       	cpi	r26, 0x28	; 40
     192:	b2 07       	cpc	r27, r18
     194:	e1 f7       	brne	.-8      	; 0x18e <.do_clear_bss_loop>
     196:	1c d1       	rcall	.+568    	; 0x3d0 <main>
     198:	0c 94 d0 08 	jmp	0x11a0	; 0x11a0 <_exit>

0000019c <__bad_interrupt>:
     19c:	31 cf       	rjmp	.-414    	; 0x0 <__vectors>

0000019e <opdaterKommando>:
 volatile static int firstCheck = 1;
 volatile static int lektorGone_;

 void opdaterKommando()
 {
	 if ((lektorOptaget_ == '0') && (lektortilStede_ == '0'))
     19e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     1a2:	80 33       	cpi	r24, 0x30	; 48
     1a4:	11 f5       	brne	.+68     	; 0x1ea <opdaterKommando+0x4c>
     1a6:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <lektortilStede_>
     1aa:	80 33       	cpi	r24, 0x30	; 48
     1ac:	f1 f4       	brne	.+60     	; 0x1ea <opdaterKommando+0x4c>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1ae:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <state>
     1b2:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <state+0x1>
     1b6:	89 2b       	or	r24, r25
     1b8:	49 f4       	brne	.+18     	; 0x1cc <opdaterKommando+0x2e>
     1ba:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     1be:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     1c2:	01 97       	sbiw	r24, 0x01	; 1
     1c4:	19 f0       	breq	.+6      	; 0x1cc <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1c6:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
     1ca:	a7 c0       	rjmp	.+334    	; 0x31a <opdaterKommando+0x17c>
		 }
		 else
		 {
			 aendring_ = 1;
     1cc:	81 e0       	ldi	r24, 0x01	; 1
     1ce:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'A'; // V indikerer at lektor er væk!	
     1d2:	81 e4       	ldi	r24, 0x41	; 65
     1d4:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 00;
     1d8:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <state+0x1>
     1dc:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <state>
			 lektorGone_ = 0;   
     1e0:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     1e4:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
     1e8:	98 c0       	rjmp	.+304    	; 0x31a <opdaterKommando+0x17c>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1ea:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     1ee:	80 33       	cpi	r24, 0x30	; 48
     1f0:	29 f5       	brne	.+74     	; 0x23c <opdaterKommando+0x9e>
     1f2:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <lektortilStede_>
     1f6:	81 33       	cpi	r24, 0x31	; 49
     1f8:	09 f5       	brne	.+66     	; 0x23c <opdaterKommando+0x9e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     1fa:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <state>
     1fe:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <state+0x1>
     202:	01 97       	sbiw	r24, 0x01	; 1
     204:	49 f4       	brne	.+18     	; 0x218 <opdaterKommando+0x7a>
     206:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     20a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     20e:	01 97       	sbiw	r24, 0x01	; 1
     210:	19 f0       	breq	.+6      	; 0x218 <opdaterKommando+0x7a>
		 {
			 aendring_ = 0;
     212:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
		 }
		 else
		 {
			 resetTimer();
     216:	81 c0       	rjmp	.+258    	; 0x31a <opdaterKommando+0x17c>
			 aendring_ = 1;
     218:	5b d3       	rcall	.+1718   	; 0x8d0 <resetTimer>
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'F';		// T Indikerer at lektor er tilstede
     220:	86 e4       	ldi	r24, 0x46	; 70
     222:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 01;
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <state+0x1>
     22e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <state>
			 lektorGone_ = 0;
     232:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     236:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     23a:	6f c0       	rjmp	.+222    	; 0x31a <opdaterKommando+0x17c>
     23c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     240:	81 33       	cpi	r24, 0x31	; 49
     242:	09 f0       	breq	.+2      	; 0x246 <opdaterKommando+0xa8>
     244:	43 c0       	rjmp	.+134    	; 0x2cc <opdaterKommando+0x12e>
     246:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <lektortilStede_>
     24a:	80 33       	cpi	r24, 0x30	; 48
     24c:	09 f0       	breq	.+2      	; 0x250 <opdaterKommando+0xb2>
	 {
		 if ((state == 10) && (firstCheck != 1))
     24e:	3e c0       	rjmp	.+124    	; 0x2cc <opdaterKommando+0x12e>
     250:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <state>
     254:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <state+0x1>
     258:	0a 97       	sbiw	r24, 0x0a	; 10
     25a:	31 f5       	brne	.+76     	; 0x2a8 <opdaterKommando+0x10a>
     25c:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     260:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     264:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     266:	01 f1       	breq	.+64     	; 0x2a8 <opdaterKommando+0x10a>
			 if (returnerTimerStatus() == 0 && lektorGone_ != 1)
     268:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
     26c:	25 d3       	rcall	.+1610   	; 0x8b8 <returnerTimerStatus>
     26e:	89 2b       	or	r24, r25
     270:	09 f0       	breq	.+2      	; 0x274 <opdaterKommando+0xd6>
     272:	53 c0       	rjmp	.+166    	; 0x31a <opdaterKommando+0x17c>
     274:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     278:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     27c:	01 97       	sbiw	r24, 0x01	; 1
     27e:	09 f4       	brne	.+2      	; 0x282 <opdaterKommando+0xe4>
			 {
			 aendring_ = 1;
     280:	4c c0       	rjmp	.+152    	; 0x31a <opdaterKommando+0x17c>
     282:	81 e0       	ldi	r24, 0x01	; 1
     284:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'A';		//A FOR AWAY
     288:	81 e4       	ldi	r24, 0x41	; 65
     28a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 10;
     28e:	8a e0       	ldi	r24, 0x0A	; 10
     290:	90 e0       	ldi	r25, 0x00	; 0
     292:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <state+0x1>
     296:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <state>
			 lektorGone_ = 1;
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     2a2:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
			 }
		 }
		 else
		 {		
			 setTimer();
     2a6:	39 c0       	rjmp	.+114    	; 0x31a <opdaterKommando+0x17c>
			 aendring_ = 1;
     2a8:	1e d3       	rcall	.+1596   	; 0x8e6 <setTimer>
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2b0:	82 e4       	ldi	r24, 0x42	; 66
     2b2:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 10;
     2b6:	8a e0       	ldi	r24, 0x0A	; 10
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <state+0x1>
     2be:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <state>
			 lektorGone_ = 0;
     2c2:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     2c6:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     2ca:	27 c0       	rjmp	.+78     	; 0x31a <opdaterKommando+0x17c>
     2cc:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorOptaget_>
     2d0:	81 33       	cpi	r24, 0x31	; 49
     2d2:	19 f5       	brne	.+70     	; 0x31a <opdaterKommando+0x17c>
     2d4:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <lektortilStede_>
     2d8:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     2da:	f9 f4       	brne	.+62     	; 0x31a <opdaterKommando+0x17c>
     2dc:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <state>
     2e0:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <state+0x1>
     2e4:	0b 97       	sbiw	r24, 0x0b	; 11
     2e6:	49 f4       	brne	.+18     	; 0x2fa <opdaterKommando+0x15c>
     2e8:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2ec:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2f0:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     2f2:	19 f0       	breq	.+6      	; 0x2fa <opdaterKommando+0x15c>
     2f4:	10 92 21 02 	sts	0x0221, r1	; 0x800221 <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     2f8:	10 c0       	rjmp	.+32     	; 0x31a <opdaterKommando+0x17c>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     300:	82 e4       	ldi	r24, 0x42	; 66
     302:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <COMMAND>
			 state = 11;
     306:	8b e0       	ldi	r24, 0x0B	; 11
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <state+0x1>
     30e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <state>
			 lektorGone_ = 0;
     312:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     316:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
		 }
	 }

	 if (firstCheck == 1)
     31a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     31e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     322:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     324:	21 f4       	brne	.+8      	; 0x32e <opdaterKommando+0x190>
     326:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     32a:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     32e:	08 95       	ret

00000330 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     330:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     334:	81 e0       	ldi	r24, 0x01	; 1
     336:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     33a:	8f e7       	ldi	r24, 0x7F	; 127
     33c:	91 ec       	ldi	r25, 0xC1	; 193
     33e:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     342:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     346:	c0 9b       	sbis	0x18, 0	; 24
     348:	fe cf       	rjmp	.-4      	; 0x346 <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     34a:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	88 bb       	out	0x18, r24	; 24
     352:	08 95       	ret

00000354 <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     354:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <ZCDetected_+0x1>
     358:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     35c:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     35e:	e8 df       	rcall	.-48     	; 0x330 <start1msDelay>
     360:	27 98       	cbi	0x04, 7	; 4
     362:	08 95       	ret

00000364 <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     364:	10 92 20 02 	sts	0x0220, r1	; 0x800220 <ZCDetected_+0x1>
     368:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     36c:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <ZCDetected_>
     370:	90 91 20 02 	lds	r25, 0x0220	; 0x800220 <ZCDetected_+0x1>
     374:	89 2b       	or	r24, r25
     376:	d1 f3       	breq	.-12     	; 0x36c <ventPaaZC+0x8>
  }
     378:	08 95       	ret

0000037a <initBurst>:

  void initBurst()
  {
	  // PB7/OC0A = input (burst not outgoing)
	  DDRB = (1 << 7);
     37a:	80 e8       	ldi	r24, 0x80	; 128
     37c:	84 b9       	out	0x04, r24	; 4
	  // Toggle OC0A on compare match
	  // Mode = 4 (CTC); Clock prescaler = 1
	  TCCR0A = 0b01000010;
     37e:	82 e4       	ldi	r24, 0x42	; 66
     380:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     382:	91 e0       	ldi	r25, 0x01	; 1
     384:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OC0A = 119kHz...
	  OCR0A = 66;
     386:	87 bd       	out	0x27, r24	; 39
     388:	08 95       	ret

0000038a <start100usDelay>:
  }

   void start100usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     38a:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     38e:	81 e0       	ldi	r24, 0x01	; 1
     390:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     394:	80 ec       	ldi	r24, 0xC0	; 192
     396:	99 ef       	ldi	r25, 0xF9	; 249
     398:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     39c:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     3a0:	c8 9b       	sbis	0x19, 0	; 25
     3a2:	fe cf       	rjmp	.-4      	; 0x3a0 <start100usDelay+0x16>
	   {}
	   TCCR4B = 0;
     3a4:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	89 bb       	out	0x19, r24	; 25
     3ac:	08 95       	ret

000003ae <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OC0A = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     3b4:	c8 e0       	ldi	r28, 0x08	; 8
	  start100usDelay();
     3b6:	d6 df       	rcall	.-84     	; 0x364 <ventPaaZC>
		  if(x & 0b10000000)
     3b8:	bb df       	rcall	.-138    	; 0x330 <start1msDelay>
     3ba:	ba df       	rcall	.-140    	; 0x330 <start1msDelay>
		  {
			  sendBurst();
     3bc:	e6 df       	rcall	.-52     	; 0x38a <start100usDelay>
     3be:	dd 23       	and	r29, r29
		  }
		  x = x<<1;
     3c0:	0c f4       	brge	.+2      	; 0x3c4 <sendCharX10+0x16>
     3c2:	c8 df       	rcall	.-112    	; 0x354 <sendBurst>
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
     3c4:	dd 0f       	add	r29, r29
		  x = x<<1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     3c6:	c1 50       	subi	r28, 0x01	; 1
     3c8:	b1 f7       	brne	.-20     	; 0x3b6 <sendCharX10+0x8>
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	08 95       	ret

000003d0 <main>:
#include "zeroCrossDetector.h"
#include "X10_Master.h"


int main(void)
{
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	00 d0       	rcall	.+0      	; 0x3d6 <main+0x6>
     3d6:	cd b7       	in	r28, 0x3d	; 61
     3d8:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     3da:	62 e0       	ldi	r22, 0x02	; 2
     3dc:	70 e0       	ldi	r23, 0x00	; 0
     3de:	82 e4       	ldi	r24, 0x42	; 66
     3e0:	e6 d0       	rcall	.+460    	; 0x5ae <initSensor>
	initToggleSwitch('B', 3);
     3e2:	63 e0       	ldi	r22, 0x03	; 3
     3e4:	70 e0       	ldi	r23, 0x00	; 0
     3e6:	82 e4       	ldi	r24, 0x42	; 66
     3e8:	d6 d2       	rcall	.+1452   	; 0x996 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     3ea:	64 e0       	ldi	r22, 0x04	; 4
     3ec:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     3ee:	82 e4       	ldi	r24, 0x42	; 66
     3f0:	b1 d4       	rcall	.+2402   	; 0xd54 <initToggleSwitchLED>
	initBurst();
     3f2:	71 d5       	rcall	.+2786   	; 0xed6 <initZCDetector>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-information (bestående af LEKTORID1 og COMMAND (konvereret til Manchester)).
		if (aendring_ == 1)
		{
			// COMMAND = 'c';
			X10Message[0] = LEKTORID1;
     3f4:	c2 df       	rcall	.-124    	; 0x37a <initBurst>
     3f6:	78 94       	sei
	int i = 0;
	int n;
	while(1)
	{	
		// Go through UC1 & UC2
		lektorStatus_PaaKontor();
     3f8:	0f 2e       	mov	r0, r31
     3fa:	f1 e4       	ldi	r31, 0x41	; 65
		lektorStatus_Optaget();
     3fc:	9f 2e       	mov	r9, r31
     3fe:	f0 2d       	mov	r31, r0
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando(); 
     400:	cc d0       	rcall	.+408    	; 0x59a <lektorStatus_PaaKontor>
     402:	c1 d0       	rcall	.+386    	; 0x586 <lektorStatus_Optaget>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-information (bestående af LEKTORID1 og COMMAND (konvereret til Manchester)).
		if (aendring_ == 1)
     404:	cc de       	rcall	.-616    	; 0x19e <opdaterKommando>
     406:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <aendring_>
		{
			// COMMAND = 'c';
			X10Message[0] = LEKTORID1;
     40a:	81 30       	cpi	r24, 0x01	; 1
			X10Message[1] = COMMAND;
     40c:	c9 f7       	brne	.-14     	; 0x400 <__LOCK_REGION_LENGTH__>
     40e:	99 82       	std	Y+1, r9	; 0x01
     410:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <COMMAND>
			X10Message[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(X10Message);
     414:	8a 83       	std	Y+2, r24	; 0x02
     416:	1b 82       	std	Y+3, r1	; 0x03
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	28 d0       	rcall	.+80     	; 0x46e <stringToManchester>
     41e:	7c 01       	movw	r14, r24
     420:	68 94       	set
			for (n = 0; n < 2; n++)
			{
			
			sendCharX10(STARTCODE);
     422:	aa 24       	eor	r10, r10
     424:	a1 f8       	bld	r10, 1
     426:	b1 2c       	mov	r11, r1
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     428:	8e ee       	ldi	r24, 0xEE	; 238
     42a:	c1 df       	rcall	.-126    	; 0x3ae <sendCharX10>
     42c:	67 01       	movw	r12, r14
			{
				sendCharX10(konverteretStreng[i]);
     42e:	00 e0       	ldi	r16, 0x00	; 0
     430:	10 e0       	ldi	r17, 0x00	; 0
     432:	06 c0       	rjmp	.+12     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     434:	f6 01       	movw	r30, r12
     436:	81 91       	ld	r24, Z+
			unsigned char* konverteretStreng = stringToManchester(X10Message);
			for (n = 0; n < 2; n++)
			{
			
			sendCharX10(STARTCODE);
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     438:	6f 01       	movw	r12, r30
     43a:	b9 df       	rcall	.-142    	; 0x3ae <sendCharX10>
     43c:	0f 5f       	subi	r16, 0xFF	; 255
     43e:	1f 4f       	sbci	r17, 0xFF	; 255
     440:	f7 01       	movw	r30, r14
     442:	01 90       	ld	r0, Z+
     444:	00 20       	and	r0, r0
     446:	e9 f7       	brne	.-6      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     448:	31 97       	sbiw	r30, 0x01	; 1
			{
				sendCharX10(konverteretStreng[i]);
			}
			start1msDelay();
     44a:	ee 19       	sub	r30, r14
     44c:	ff 09       	sbc	r31, r15
			freePtr();
     44e:	0e 17       	cp	r16, r30
     450:	1f 07       	cpc	r17, r31
     452:	80 f3       	brcs	.-32     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     454:	6d df       	rcall	.-294    	; 0x330 <start1msDelay>
     456:	05 d0       	rcall	.+10     	; 0x462 <freePtr>
			// COMMAND = 'c';
			X10Message[0] = LEKTORID1;
			X10Message[1] = COMMAND;
			X10Message[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(X10Message);
			for (n = 0; n < 2; n++)
     458:	f1 e0       	ldi	r31, 0x01	; 1
     45a:	af 1a       	sub	r10, r31
     45c:	b1 08       	sbc	r11, r1
     45e:	21 f7       	brne	.-56     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     460:	cf cf       	rjmp	.-98     	; 0x400 <__LOCK_REGION_LENGTH__>

00000462 <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     462:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <manchesterPtr>
     466:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <manchesterPtr+0x1>
     46a:	0a c6       	rjmp	.+3092   	; 0x1080 <free>
     46c:	08 95       	ret

0000046e <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     46e:	8f 92       	push	r8
     470:	9f 92       	push	r9
     472:	af 92       	push	r10
     474:	bf 92       	push	r11
     476:	cf 92       	push	r12
     478:	df 92       	push	r13
     47a:	ef 92       	push	r14
     47c:	ff 92       	push	r15
     47e:	0f 93       	push	r16
     480:	1f 93       	push	r17
     482:	cf 93       	push	r28
     484:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     486:	22 e0       	ldi	r18, 0x02	; 2
     488:	88 30       	cpi	r24, 0x08	; 8
     48a:	92 07       	cpc	r25, r18
     48c:	09 f4       	brne	.+2      	; 0x490 <stringToManchester+0x22>
     48e:	6c c0       	rjmp	.+216    	; 0x568 <stringToManchester+0xfa>
     490:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);									// Lav size_t som kan passes til calloc.
     492:	fc 01       	movw	r30, r24
     494:	01 90       	ld	r0, Z+
     496:	00 20       	and	r0, r0
     498:	e9 f7       	brne	.-6      	; 0x494 <stringToManchester+0x26>
     49a:	31 97       	sbiw	r30, 0x01	; 1
     49c:	e8 1b       	sub	r30, r24
     49e:	f9 0b       	sbc	r31, r25
     4a0:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);		// Alloker hukommelse
     4a2:	cf 01       	movw	r24, r30
     4a4:	88 0f       	add	r24, r24
     4a6:	99 1f       	adc	r25, r25
     4a8:	61 e0       	ldi	r22, 0x01	; 1
     4aa:	70 e0       	ldi	r23, 0x00	; 0
     4ac:	03 96       	adiw	r24, 0x03	; 3
     4ae:	36 d5       	rcall	.+2668   	; 0xf1c <calloc>
     4b0:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <manchesterPtr+0x1>
     4b4:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     4b8:	1a 14       	cp	r1, r10
     4ba:	1b 04       	cpc	r1, r11
     4bc:	0c f0       	brlt	.+2      	; 0x4c0 <stringToManchester+0x52>
     4be:	56 c0       	rjmp	.+172    	; 0x56c <stringToManchester+0xfe>
     4c0:	7e 01       	movw	r14, r28
     4c2:	a0 e0       	ldi	r26, 0x00	; 0
     4c4:	b0 e0       	ldi	r27, 0x00	; 0
     4c6:	60 e0       	ldi	r22, 0x00	; 0
     4c8:	70 e0       	ldi	r23, 0x00	; 0
     4ca:	28 e0       	ldi	r18, 0x08	; 8
     4cc:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     4ce:	01 e0       	ldi	r16, 0x01	; 1
     4d0:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     4d2:	0f 2e       	mov	r0, r31
     4d4:	f7 e0       	ldi	r31, 0x07	; 7
     4d6:	9f 2e       	mov	r9, r31
     4d8:	f0 2d       	mov	r31, r0
     4da:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     4dc:	f7 01       	movw	r30, r14
     4de:	c1 91       	ld	r28, Z+
     4e0:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     4e2:	47 e0       	ldi	r20, 0x07	; 7
     4e4:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     4e6:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     4e8:	21 50       	subi	r18, 0x01	; 1
     4ea:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     4ec:	28 30       	cpi	r18, 0x08	; 8
     4ee:	31 05       	cpc	r19, r1
     4f0:	20 f0       	brcs	.+8      	; 0x4fa <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     4f2:	6f 5f       	subi	r22, 0xFF	; 255
     4f4:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     4f6:	29 2d       	mov	r18, r9
     4f8:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     4fa:	fe 01       	movw	r30, r28
     4fc:	04 2e       	mov	r0, r20
     4fe:	02 c0       	rjmp	.+4      	; 0x504 <stringToManchester+0x96>
     500:	f5 95       	asr	r31
     502:	e7 95       	ror	r30
     504:	0a 94       	dec	r0
     506:	e2 f7       	brpl	.-8      	; 0x500 <stringToManchester+0x92>
     508:	e0 ff       	sbrs	r30, 0
     50a:	12 c0       	rjmp	.+36     	; 0x530 <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     50c:	fb 01       	movw	r30, r22
     50e:	ea 0f       	add	r30, r26
     510:	fb 1f       	adc	r31, r27
     512:	e8 0f       	add	r30, r24
     514:	f9 1f       	adc	r31, r25
     516:	68 01       	movw	r12, r16
     518:	02 2e       	mov	r0, r18
     51a:	02 c0       	rjmp	.+4      	; 0x520 <stringToManchester+0xb2>
     51c:	cc 0c       	add	r12, r12
     51e:	dd 1c       	adc	r13, r13
     520:	0a 94       	dec	r0
     522:	e2 f7       	brpl	.-8      	; 0x51c <stringToManchester+0xae>
     524:	d0 80       	ld	r13, Z
     526:	cd 28       	or	r12, r13
     528:	c0 82       	st	Z, r12
				--counter;
     52a:	21 50       	subi	r18, 0x01	; 1
     52c:	31 09       	sbc	r19, r1
     52e:	11 c0       	rjmp	.+34     	; 0x552 <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     530:	fb 01       	movw	r30, r22
     532:	ea 0f       	add	r30, r26
     534:	fb 1f       	adc	r31, r27
     536:	e8 0f       	add	r30, r24
     538:	f9 1f       	adc	r31, r25
				--counter;
     53a:	21 50       	subi	r18, 0x01	; 1
     53c:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     53e:	68 01       	movw	r12, r16
     540:	02 2e       	mov	r0, r18
     542:	02 c0       	rjmp	.+4      	; 0x548 <stringToManchester+0xda>
     544:	cc 0c       	add	r12, r12
     546:	dd 1c       	adc	r13, r13
     548:	0a 94       	dec	r0
     54a:	e2 f7       	brpl	.-8      	; 0x544 <stringToManchester+0xd6>
     54c:	d0 80       	ld	r13, Z
     54e:	cd 28       	or	r12, r13
     550:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     552:	41 50       	subi	r20, 0x01	; 1
     554:	51 09       	sbc	r21, r1
     556:	40 f6       	brcc	.-112    	; 0x4e8 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     558:	61 50       	subi	r22, 0x01	; 1
     55a:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);									// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);		// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     55c:	11 96       	adiw	r26, 0x01	; 1
     55e:	aa 16       	cp	r10, r26
     560:	bb 06       	cpc	r11, r27
     562:	09 f0       	breq	.+2      	; 0x566 <stringToManchester+0xf8>
     564:	bb cf       	rjmp	.-138    	; 0x4dc <stringToManchester+0x6e>
     566:	02 c0       	rjmp	.+4      	; 0x56c <stringToManchester+0xfe>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     56c:	df 91       	pop	r29
     56e:	cf 91       	pop	r28
     570:	1f 91       	pop	r17
     572:	0f 91       	pop	r16
     574:	ff 90       	pop	r15
     576:	ef 90       	pop	r14
     578:	df 90       	pop	r13
     57a:	cf 90       	pop	r12
     57c:	bf 90       	pop	r11
     57e:	af 90       	pop	r10
     580:	9f 90       	pop	r9
     582:	8f 90       	pop	r8
     584:	08 95       	ret

00000586 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     586:	d3 d2       	rcall	.+1446   	; 0xb2e <toggleSwitchStatus>
     588:	81 33       	cpi	r24, 0x31	; 49
     58a:	19 f4       	brne	.+6      	; 0x592 <lektorStatus_Optaget+0xc>
     58c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorOptaget_>
     590:	08 95       	ret
     592:	80 e3       	ldi	r24, 0x30	; 48
     594:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorOptaget_>
     598:	08 95       	ret

0000059a <lektorStatus_PaaKontor>:
     59a:	d3 d0       	rcall	.+422    	; 0x742 <kontorStatus>
     59c:	81 33       	cpi	r24, 0x31	; 49
     59e:	19 f4       	brne	.+6      	; 0x5a6 <lektorStatus_PaaKontor+0xc>
     5a0:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <lektortilStede_>
     5a4:	08 95       	ret
     5a6:	80 e3       	ldi	r24, 0x30	; 48
     5a8:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <lektortilStede_>
     5ac:	08 95       	ret

000005ae <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     5ae:	9f eb       	ldi	r25, 0xBF	; 191
     5b0:	98 0f       	add	r25, r24
     5b2:	9c 30       	cpi	r25, 0x0C	; 12
     5b4:	20 f0       	brcs	.+8      	; 0x5be <initSensor+0x10>
	{
		register_ = 'A';
     5b6:	81 e4       	ldi	r24, 0x41	; 65
     5b8:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <register_>
     5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     5be:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <register_>
	}
	if (pin > 7 || pin < 0)
     5c2:	68 30       	cpi	r22, 0x08	; 8
     5c4:	71 05       	cpc	r23, r1
     5c6:	38 f0       	brcs	.+14     	; 0x5d6 <initSensor+0x28>
	{
		pin_ = 1;
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <pin_+0x1>
     5d0:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <pin_>
     5d4:	04 c0       	rjmp	.+8      	; 0x5de <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     5d6:	70 93 11 02 	sts	0x0211, r23	; 0x800211 <pin_+0x1>
     5da:	60 93 10 02 	sts	0x0210, r22	; 0x800210 <pin_>
	}

	switch (register_)
     5de:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <register_>
     5e2:	8e 2f       	mov	r24, r30
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	fc 01       	movw	r30, r24
     5e8:	e1 54       	subi	r30, 0x41	; 65
     5ea:	f1 09       	sbc	r31, r1
     5ec:	ec 30       	cpi	r30, 0x0C	; 12
     5ee:	f1 05       	cpc	r31, r1
     5f0:	08 f0       	brcs	.+2      	; 0x5f4 <initSensor+0x46>
     5f2:	a6 c0       	rjmp	.+332    	; 0x740 <initSensor+0x192>
     5f4:	88 27       	eor	r24, r24
     5f6:	ee 58       	subi	r30, 0x8E	; 142
     5f8:	ff 4f       	sbci	r31, 0xFF	; 255
     5fa:	8f 4f       	sbci	r24, 0xFF	; 255
     5fc:	87 c4       	rjmp	.+2318   	; 0xf0c <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     5fe:	21 b1       	in	r18, 0x01	; 1
     600:	81 e0       	ldi	r24, 0x01	; 1
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     608:	02 c0       	rjmp	.+4      	; 0x60e <initSensor+0x60>
     60a:	88 0f       	add	r24, r24
     60c:	99 1f       	adc	r25, r25
     60e:	0a 94       	dec	r0
     610:	e2 f7       	brpl	.-8      	; 0x60a <initSensor+0x5c>
     612:	80 95       	com	r24
     614:	82 23       	and	r24, r18
     616:	81 b9       	out	0x01, r24	; 1
		break;
     618:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     61a:	24 b1       	in	r18, 0x04	; 4
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     624:	02 c0       	rjmp	.+4      	; 0x62a <initSensor+0x7c>
     626:	88 0f       	add	r24, r24
     628:	99 1f       	adc	r25, r25
     62a:	0a 94       	dec	r0
     62c:	e2 f7       	brpl	.-8      	; 0x626 <initSensor+0x78>
     62e:	80 95       	com	r24
     630:	82 23       	and	r24, r18
     632:	84 b9       	out	0x04, r24	; 4
		break;
     634:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     636:	27 b1       	in	r18, 0x07	; 7
     638:	81 e0       	ldi	r24, 0x01	; 1
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     640:	02 c0       	rjmp	.+4      	; 0x646 <initSensor+0x98>
     642:	88 0f       	add	r24, r24
     644:	99 1f       	adc	r25, r25
     646:	0a 94       	dec	r0
     648:	e2 f7       	brpl	.-8      	; 0x642 <initSensor+0x94>
     64a:	80 95       	com	r24
     64c:	82 23       	and	r24, r18
     64e:	87 b9       	out	0x07, r24	; 7
		break;
     650:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     652:	2a b1       	in	r18, 0x0a	; 10
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     65c:	02 c0       	rjmp	.+4      	; 0x662 <initSensor+0xb4>
     65e:	88 0f       	add	r24, r24
     660:	99 1f       	adc	r25, r25
     662:	0a 94       	dec	r0
     664:	e2 f7       	brpl	.-8      	; 0x65e <initSensor+0xb0>
     666:	80 95       	com	r24
     668:	82 23       	and	r24, r18
     66a:	8a b9       	out	0x0a, r24	; 10
		break;
     66c:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     66e:	2d b1       	in	r18, 0x0d	; 13
     670:	81 e0       	ldi	r24, 0x01	; 1
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     678:	02 c0       	rjmp	.+4      	; 0x67e <initSensor+0xd0>
     67a:	88 0f       	add	r24, r24
     67c:	99 1f       	adc	r25, r25
     67e:	0a 94       	dec	r0
     680:	e2 f7       	brpl	.-8      	; 0x67a <initSensor+0xcc>
     682:	80 95       	com	r24
     684:	82 23       	and	r24, r18
     686:	8d b9       	out	0x0d, r24	; 13
		break;
     688:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     68a:	20 b3       	in	r18, 0x10	; 16
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     694:	02 c0       	rjmp	.+4      	; 0x69a <initSensor+0xec>
     696:	88 0f       	add	r24, r24
     698:	99 1f       	adc	r25, r25
     69a:	0a 94       	dec	r0
     69c:	e2 f7       	brpl	.-8      	; 0x696 <initSensor+0xe8>
     69e:	80 95       	com	r24
     6a0:	82 23       	and	r24, r18
     6a2:	80 bb       	out	0x10, r24	; 16
		break;
     6a4:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     6a6:	23 b3       	in	r18, 0x13	; 19
     6a8:	81 e0       	ldi	r24, 0x01	; 1
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <initSensor+0x108>
     6b2:	88 0f       	add	r24, r24
     6b4:	99 1f       	adc	r25, r25
     6b6:	0a 94       	dec	r0
     6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <initSensor+0x104>
     6ba:	80 95       	com	r24
     6bc:	82 23       	and	r24, r18
     6be:	83 bb       	out	0x13, r24	; 19
		break;
     6c0:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     6c2:	e1 e0       	ldi	r30, 0x01	; 1
     6c4:	f1 e0       	ldi	r31, 0x01	; 1
     6c6:	20 81       	ld	r18, Z
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     6d0:	02 c0       	rjmp	.+4      	; 0x6d6 <initSensor+0x128>
     6d2:	88 0f       	add	r24, r24
     6d4:	99 1f       	adc	r25, r25
     6d6:	0a 94       	dec	r0
     6d8:	e2 f7       	brpl	.-8      	; 0x6d2 <initSensor+0x124>
     6da:	80 95       	com	r24
     6dc:	82 23       	and	r24, r18
     6de:	80 83       	st	Z, r24
		break;
     6e0:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     6e2:	e4 e0       	ldi	r30, 0x04	; 4
     6e4:	f1 e0       	ldi	r31, 0x01	; 1
     6e6:	20 81       	ld	r18, Z
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <initSensor+0x148>
     6f2:	88 0f       	add	r24, r24
     6f4:	99 1f       	adc	r25, r25
     6f6:	0a 94       	dec	r0
     6f8:	e2 f7       	brpl	.-8      	; 0x6f2 <initSensor+0x144>
     6fa:	80 95       	com	r24
     6fc:	82 23       	and	r24, r18
     6fe:	80 83       	st	Z, r24
		break;
     700:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     702:	e7 e0       	ldi	r30, 0x07	; 7
     704:	f1 e0       	ldi	r31, 0x01	; 1
     706:	20 81       	ld	r18, Z
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     710:	02 c0       	rjmp	.+4      	; 0x716 <initSensor+0x168>
     712:	88 0f       	add	r24, r24
     714:	99 1f       	adc	r25, r25
     716:	0a 94       	dec	r0
     718:	e2 f7       	brpl	.-8      	; 0x712 <initSensor+0x164>
     71a:	80 95       	com	r24
     71c:	82 23       	and	r24, r18
     71e:	80 83       	st	Z, r24
		break;
     720:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     722:	ea e0       	ldi	r30, 0x0A	; 10
     724:	f1 e0       	ldi	r31, 0x01	; 1
     726:	20 81       	ld	r18, Z
     728:	81 e0       	ldi	r24, 0x01	; 1
     72a:	90 e0       	ldi	r25, 0x00	; 0
     72c:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     730:	02 c0       	rjmp	.+4      	; 0x736 <initSensor+0x188>
     732:	88 0f       	add	r24, r24
     734:	99 1f       	adc	r25, r25
     736:	0a 94       	dec	r0
     738:	e2 f7       	brpl	.-8      	; 0x732 <initSensor+0x184>
     73a:	80 95       	com	r24
     73c:	82 23       	and	r24, r18
     73e:	80 83       	st	Z, r24
     740:	08 95       	ret

00000742 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     742:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <register_>
     746:	8e 2f       	mov	r24, r30
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	fc 01       	movw	r30, r24
     74c:	e1 54       	subi	r30, 0x41	; 65
     74e:	f1 09       	sbc	r31, r1
     750:	ec 30       	cpi	r30, 0x0C	; 12
     752:	f1 05       	cpc	r31, r1
     754:	08 f0       	brcs	.+2      	; 0x758 <kontorStatus+0x16>
     756:	98 c0       	rjmp	.+304    	; 0x888 <kontorStatus+0x146>
     758:	88 27       	eor	r24, r24
     75a:	e2 58       	subi	r30, 0x82	; 130
     75c:	ff 4f       	sbci	r31, 0xFF	; 255
     75e:	8f 4f       	sbci	r24, 0xFF	; 255
     760:	d5 c3       	rjmp	.+1962   	; 0xf0c <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     762:	80 b1       	in	r24, 0x00	; 0
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     76a:	02 c0       	rjmp	.+4      	; 0x770 <kontorStatus+0x2e>
     76c:	95 95       	asr	r25
     76e:	87 95       	ror	r24
     770:	0a 94       	dec	r0
     772:	e2 f7       	brpl	.-8      	; 0x76c <kontorStatus+0x2a>
     774:	80 fd       	sbrc	r24, 0
     776:	8a c0       	rjmp	.+276    	; 0x88c <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     778:	80 e3       	ldi	r24, 0x30	; 48
     77a:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     77c:	83 b1       	in	r24, 0x03	; 3
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     784:	02 c0       	rjmp	.+4      	; 0x78a <kontorStatus+0x48>
     786:	95 95       	asr	r25
     788:	87 95       	ror	r24
     78a:	0a 94       	dec	r0
     78c:	e2 f7       	brpl	.-8      	; 0x786 <kontorStatus+0x44>
     78e:	80 fd       	sbrc	r24, 0
     790:	7f c0       	rjmp	.+254    	; 0x890 <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     792:	80 e3       	ldi	r24, 0x30	; 48
     794:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     796:	86 b1       	in	r24, 0x06	; 6
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     79e:	02 c0       	rjmp	.+4      	; 0x7a4 <kontorStatus+0x62>
     7a0:	95 95       	asr	r25
     7a2:	87 95       	ror	r24
     7a4:	0a 94       	dec	r0
     7a6:	e2 f7       	brpl	.-8      	; 0x7a0 <kontorStatus+0x5e>
     7a8:	80 fd       	sbrc	r24, 0
     7aa:	74 c0       	rjmp	.+232    	; 0x894 <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ac:	80 e3       	ldi	r24, 0x30	; 48
     7ae:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     7b0:	89 b1       	in	r24, 0x09	; 9
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     7b8:	02 c0       	rjmp	.+4      	; 0x7be <kontorStatus+0x7c>
     7ba:	95 95       	asr	r25
     7bc:	87 95       	ror	r24
     7be:	0a 94       	dec	r0
     7c0:	e2 f7       	brpl	.-8      	; 0x7ba <kontorStatus+0x78>
     7c2:	80 fd       	sbrc	r24, 0
     7c4:	69 c0       	rjmp	.+210    	; 0x898 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7c6:	80 e3       	ldi	r24, 0x30	; 48
     7c8:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     7ca:	8c b1       	in	r24, 0x0c	; 12
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     7d2:	02 c0       	rjmp	.+4      	; 0x7d8 <kontorStatus+0x96>
     7d4:	95 95       	asr	r25
     7d6:	87 95       	ror	r24
     7d8:	0a 94       	dec	r0
     7da:	e2 f7       	brpl	.-8      	; 0x7d4 <kontorStatus+0x92>
     7dc:	80 fd       	sbrc	r24, 0
     7de:	5e c0       	rjmp	.+188    	; 0x89c <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7e0:	80 e3       	ldi	r24, 0x30	; 48
     7e2:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     7e4:	8f b1       	in	r24, 0x0f	; 15
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     7ec:	02 c0       	rjmp	.+4      	; 0x7f2 <kontorStatus+0xb0>
     7ee:	95 95       	asr	r25
     7f0:	87 95       	ror	r24
     7f2:	0a 94       	dec	r0
     7f4:	e2 f7       	brpl	.-8      	; 0x7ee <kontorStatus+0xac>
     7f6:	80 fd       	sbrc	r24, 0
     7f8:	53 c0       	rjmp	.+166    	; 0x8a0 <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7fa:	80 e3       	ldi	r24, 0x30	; 48
     7fc:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     7fe:	82 b3       	in	r24, 0x12	; 18
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     806:	02 c0       	rjmp	.+4      	; 0x80c <kontorStatus+0xca>
     808:	95 95       	asr	r25
     80a:	87 95       	ror	r24
     80c:	0a 94       	dec	r0
     80e:	e2 f7       	brpl	.-8      	; 0x808 <kontorStatus+0xc6>
     810:	80 fd       	sbrc	r24, 0
     812:	48 c0       	rjmp	.+144    	; 0x8a4 <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     814:	80 e3       	ldi	r24, 0x30	; 48
     816:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     818:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     822:	02 c0       	rjmp	.+4      	; 0x828 <kontorStatus+0xe6>
     824:	95 95       	asr	r25
     826:	87 95       	ror	r24
     828:	0a 94       	dec	r0
     82a:	e2 f7       	brpl	.-8      	; 0x824 <kontorStatus+0xe2>
     82c:	80 fd       	sbrc	r24, 0
     82e:	3c c0       	rjmp	.+120    	; 0x8a8 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     830:	80 e3       	ldi	r24, 0x30	; 48
     832:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     834:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     83e:	02 c0       	rjmp	.+4      	; 0x844 <kontorStatus+0x102>
     840:	95 95       	asr	r25
     842:	87 95       	ror	r24
     844:	0a 94       	dec	r0
     846:	e2 f7       	brpl	.-8      	; 0x840 <kontorStatus+0xfe>
     848:	80 fd       	sbrc	r24, 0
     84a:	30 c0       	rjmp	.+96     	; 0x8ac <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     84c:	80 e3       	ldi	r24, 0x30	; 48
     84e:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     850:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     85a:	02 c0       	rjmp	.+4      	; 0x860 <kontorStatus+0x11e>
     85c:	95 95       	asr	r25
     85e:	87 95       	ror	r24
     860:	0a 94       	dec	r0
     862:	e2 f7       	brpl	.-8      	; 0x85c <kontorStatus+0x11a>
     864:	80 fd       	sbrc	r24, 0
     866:	24 c0       	rjmp	.+72     	; 0x8b0 <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     868:	80 e3       	ldi	r24, 0x30	; 48
     86a:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     86c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	00 90 10 02 	lds	r0, 0x0210	; 0x800210 <pin_>
     876:	02 c0       	rjmp	.+4      	; 0x87c <kontorStatus+0x13a>
     878:	95 95       	asr	r25
     87a:	87 95       	ror	r24
     87c:	0a 94       	dec	r0
     87e:	e2 f7       	brpl	.-8      	; 0x878 <kontorStatus+0x136>
     880:	80 fd       	sbrc	r24, 0
     882:	18 c0       	rjmp	.+48     	; 0x8b4 <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     884:	80 e3       	ldi	r24, 0x30	; 48
     886:	08 95       	ret
		}
		break;
		default: return '0';
     888:	80 e3       	ldi	r24, 0x30	; 48
     88a:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     88c:	81 e3       	ldi	r24, 0x31	; 49
     88e:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     890:	81 e3       	ldi	r24, 0x31	; 49
     892:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     894:	81 e3       	ldi	r24, 0x31	; 49
     896:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     898:	81 e3       	ldi	r24, 0x31	; 49
     89a:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     89c:	81 e3       	ldi	r24, 0x31	; 49
     89e:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8a0:	81 e3       	ldi	r24, 0x31	; 49
     8a2:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8a4:	81 e3       	ldi	r24, 0x31	; 49
     8a6:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8a8:	81 e3       	ldi	r24, 0x31	; 49
     8aa:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8ac:	81 e3       	ldi	r24, 0x31	; 49
     8ae:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8b0:	81 e3       	ldi	r24, 0x31	; 49
     8b2:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     8b4:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     8b6:	08 95       	ret

000008b8 <returnerTimerStatus>:
 volatile int ctr_ = 0;
 volatile int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	if (timerStatus_ == '0')
     8b8:	20 91 13 02 	lds	r18, 0x0213	; 0x800213 <timerStatus_>
     8bc:	30 91 14 02 	lds	r19, 0x0214	; 0x800214 <timerStatus_+0x1>
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	20 33       	cpi	r18, 0x30	; 48
     8c6:	31 05       	cpc	r19, r1
     8c8:	11 f4       	brne	.+4      	; 0x8ce <returnerTimerStatus+0x16>
     8ca:	80 e0       	ldi	r24, 0x00	; 0
     8cc:	90 e0       	ldi	r25, 0x00	; 0
	}
	else
	{
		return 1;
	}
 }
     8ce:	08 95       	ret

000008d0 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     8d0:	80 e3       	ldi	r24, 0x30	; 48
     8d2:	90 e0       	ldi	r25, 0x00	; 0
     8d4:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <timerStatus_+0x1>
     8d8:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <timerStatus_>
	ctr_ = 0;
     8dc:	10 92 16 02 	sts	0x0216, r1	; 0x800216 <ctr_+0x1>
     8e0:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <ctr_>
     8e4:	08 95       	ret

000008e6 <setTimer>:


 void setTimer()
 {
      //Sæt timerStatus til '1' (=going)
      timerStatus_ = '1';
     8e6:	81 e3       	ldi	r24, 0x31	; 49
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <timerStatus_+0x1>
     8ee:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     8f2:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     8f6:	85 e0       	ldi	r24, 0x05	; 5
     8f8:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     8fc:	86 ef       	ldi	r24, 0xF6	; 246
     8fe:	92 ec       	ldi	r25, 0xC2	; 194
     900:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     904:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     908:	ef e6       	ldi	r30, 0x6F	; 111
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	80 81       	ld	r24, Z
     90e:	81 60       	ori	r24, 0x01	; 1
     910:	80 83       	st	Z, r24
     912:	08 95       	ret

00000914 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     914:	1f 92       	push	r1
     916:	0f 92       	push	r0
     918:	0f b6       	in	r0, 0x3f	; 63
     91a:	0f 92       	push	r0
     91c:	11 24       	eor	r1, r1
     91e:	0b b6       	in	r0, 0x3b	; 59
     920:	0f 92       	push	r0
     922:	2f 93       	push	r18
     924:	3f 93       	push	r19
     926:	4f 93       	push	r20
     928:	5f 93       	push	r21
     92a:	6f 93       	push	r22
     92c:	7f 93       	push	r23
     92e:	8f 93       	push	r24
     930:	9f 93       	push	r25
     932:	af 93       	push	r26
     934:	bf 93       	push	r27
     936:	ef 93       	push	r30
     938:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     93a:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <ctr_>
     93e:	90 91 16 02 	lds	r25, 0x0216	; 0x800216 <ctr_+0x1>
     942:	01 96       	adiw	r24, 0x01	; 1
     944:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <ctr_+0x1>
     948:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     94c:	86 ef       	ldi	r24, 0xF6	; 246
     94e:	92 ec       	ldi	r25, 0xC2	; 194
     950:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     954:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     958:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <ctr_>
     95c:	90 91 16 02 	lds	r25, 0x0216	; 0x800216 <ctr_+0x1>
     960:	88 35       	cpi	r24, 0x58	; 88
     962:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     964:	29 f4       	brne	.+10     	; 0x970 <__vector_20+0x5c>
		TIMSK1 &= 0;
     966:	b4 df       	rcall	.-152    	; 0x8d0 <resetTimer>
     968:	ef e6       	ldi	r30, 0x6F	; 111
     96a:	f0 e0       	ldi	r31, 0x00	; 0
     96c:	80 81       	ld	r24, Z
	 }
     96e:	10 82       	st	Z, r1
     970:	ff 91       	pop	r31
     972:	ef 91       	pop	r30
     974:	bf 91       	pop	r27
     976:	af 91       	pop	r26
     978:	9f 91       	pop	r25
     97a:	8f 91       	pop	r24
     97c:	7f 91       	pop	r23
     97e:	6f 91       	pop	r22
     980:	5f 91       	pop	r21
     982:	4f 91       	pop	r20
     984:	3f 91       	pop	r19
     986:	2f 91       	pop	r18
     988:	0f 90       	pop	r0
     98a:	0b be       	out	0x3b, r0	; 59
     98c:	0f 90       	pop	r0
     98e:	0f be       	out	0x3f, r0	; 63
     990:	0f 90       	pop	r0
     992:	1f 90       	pop	r1
     994:	18 95       	reti

00000996 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     996:	9f eb       	ldi	r25, 0xBF	; 191
     998:	98 0f       	add	r25, r24
     99a:	9c 30       	cpi	r25, 0x0C	; 12
     99c:	10 f4       	brcc	.+4      	; 0x9a2 <initToggleSwitch+0xc>
     99e:	89 34       	cpi	r24, 0x49	; 73
     9a0:	21 f4       	brne	.+8      	; 0x9aa <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     9a2:	81 e4       	ldi	r24, 0x41	; 65
     9a4:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <register_>
     9a8:	02 c0       	rjmp	.+4      	; 0x9ae <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     9aa:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <register_>
	}
 	if (pin > 7)
     9ae:	68 30       	cpi	r22, 0x08	; 8
     9b0:	71 05       	cpc	r23, r1
     9b2:	3c f0       	brlt	.+14     	; 0x9c2 <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     9b4:	85 e0       	ldi	r24, 0x05	; 5
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <pin_+0x1>
     9bc:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <pin_>
     9c0:	04 c0       	rjmp	.+8      	; 0x9ca <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     9c2:	70 93 18 02 	sts	0x0218, r23	; 0x800218 <pin_+0x1>
     9c6:	60 93 17 02 	sts	0x0217, r22	; 0x800217 <pin_>
	}
 	
 	switch (register_)
     9ca:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register_>
     9ce:	8e 2f       	mov	r24, r30
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	fc 01       	movw	r30, r24
     9d4:	e1 54       	subi	r30, 0x41	; 65
     9d6:	f1 09       	sbc	r31, r1
     9d8:	ec 30       	cpi	r30, 0x0C	; 12
     9da:	f1 05       	cpc	r31, r1
     9dc:	08 f0       	brcs	.+2      	; 0x9e0 <initToggleSwitch+0x4a>
     9de:	a6 c0       	rjmp	.+332    	; 0xb2c <initToggleSwitch+0x196>
     9e0:	88 27       	eor	r24, r24
     9e2:	e6 57       	subi	r30, 0x76	; 118
     9e4:	ff 4f       	sbci	r31, 0xFF	; 255
     9e6:	8f 4f       	sbci	r24, 0xFF	; 255
     9e8:	91 c2       	rjmp	.+1314   	; 0xf0c <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     9ea:	21 b1       	in	r18, 0x01	; 1
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     9f4:	02 c0       	rjmp	.+4      	; 0x9fa <initToggleSwitch+0x64>
     9f6:	88 0f       	add	r24, r24
     9f8:	99 1f       	adc	r25, r25
     9fa:	0a 94       	dec	r0
     9fc:	e2 f7       	brpl	.-8      	; 0x9f6 <initToggleSwitch+0x60>
     9fe:	80 95       	com	r24
     a00:	82 23       	and	r24, r18
     a02:	81 b9       	out	0x01, r24	; 1
	 	break;
     a04:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     a06:	24 b1       	in	r18, 0x04	; 4
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a10:	02 c0       	rjmp	.+4      	; 0xa16 <initToggleSwitch+0x80>
     a12:	88 0f       	add	r24, r24
     a14:	99 1f       	adc	r25, r25
     a16:	0a 94       	dec	r0
     a18:	e2 f7       	brpl	.-8      	; 0xa12 <initToggleSwitch+0x7c>
     a1a:	80 95       	com	r24
     a1c:	82 23       	and	r24, r18
     a1e:	84 b9       	out	0x04, r24	; 4
	 	break;
     a20:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     a22:	27 b1       	in	r18, 0x07	; 7
     a24:	81 e0       	ldi	r24, 0x01	; 1
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a2c:	02 c0       	rjmp	.+4      	; 0xa32 <initToggleSwitch+0x9c>
     a2e:	88 0f       	add	r24, r24
     a30:	99 1f       	adc	r25, r25
     a32:	0a 94       	dec	r0
     a34:	e2 f7       	brpl	.-8      	; 0xa2e <initToggleSwitch+0x98>
     a36:	80 95       	com	r24
     a38:	82 23       	and	r24, r18
     a3a:	87 b9       	out	0x07, r24	; 7
	 	break;
     a3c:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     a3e:	2a b1       	in	r18, 0x0a	; 10
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a48:	02 c0       	rjmp	.+4      	; 0xa4e <initToggleSwitch+0xb8>
     a4a:	88 0f       	add	r24, r24
     a4c:	99 1f       	adc	r25, r25
     a4e:	0a 94       	dec	r0
     a50:	e2 f7       	brpl	.-8      	; 0xa4a <initToggleSwitch+0xb4>
     a52:	80 95       	com	r24
     a54:	82 23       	and	r24, r18
     a56:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a58:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     a5a:	2d b1       	in	r18, 0x0d	; 13
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a64:	02 c0       	rjmp	.+4      	; 0xa6a <initToggleSwitch+0xd4>
     a66:	88 0f       	add	r24, r24
     a68:	99 1f       	adc	r25, r25
     a6a:	0a 94       	dec	r0
     a6c:	e2 f7       	brpl	.-8      	; 0xa66 <initToggleSwitch+0xd0>
     a6e:	80 95       	com	r24
     a70:	82 23       	and	r24, r18
     a72:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a74:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     a76:	20 b3       	in	r18, 0x10	; 16
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a80:	02 c0       	rjmp	.+4      	; 0xa86 <initToggleSwitch+0xf0>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	0a 94       	dec	r0
     a88:	e2 f7       	brpl	.-8      	; 0xa82 <initToggleSwitch+0xec>
     a8a:	80 95       	com	r24
     a8c:	82 23       	and	r24, r18
     a8e:	80 bb       	out	0x10, r24	; 16
	 	break;
     a90:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     a92:	23 b3       	in	r18, 0x13	; 19
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     a9c:	02 c0       	rjmp	.+4      	; 0xaa2 <initToggleSwitch+0x10c>
     a9e:	88 0f       	add	r24, r24
     aa0:	99 1f       	adc	r25, r25
     aa2:	0a 94       	dec	r0
     aa4:	e2 f7       	brpl	.-8      	; 0xa9e <initToggleSwitch+0x108>
     aa6:	80 95       	com	r24
     aa8:	82 23       	and	r24, r18
     aaa:	83 bb       	out	0x13, r24	; 19
	 	break;
     aac:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     aae:	e1 e0       	ldi	r30, 0x01	; 1
     ab0:	f1 e0       	ldi	r31, 0x01	; 1
     ab2:	20 81       	ld	r18, Z
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     abc:	02 c0       	rjmp	.+4      	; 0xac2 <initToggleSwitch+0x12c>
     abe:	88 0f       	add	r24, r24
     ac0:	99 1f       	adc	r25, r25
     ac2:	0a 94       	dec	r0
     ac4:	e2 f7       	brpl	.-8      	; 0xabe <initToggleSwitch+0x128>
     ac6:	80 95       	com	r24
     ac8:	82 23       	and	r24, r18
     aca:	80 83       	st	Z, r24
	 	break;
     acc:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     ace:	e4 e0       	ldi	r30, 0x04	; 4
     ad0:	f1 e0       	ldi	r31, 0x01	; 1
     ad2:	20 81       	ld	r18, Z
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     adc:	02 c0       	rjmp	.+4      	; 0xae2 <initToggleSwitch+0x14c>
     ade:	88 0f       	add	r24, r24
     ae0:	99 1f       	adc	r25, r25
     ae2:	0a 94       	dec	r0
     ae4:	e2 f7       	brpl	.-8      	; 0xade <initToggleSwitch+0x148>
     ae6:	80 95       	com	r24
     ae8:	82 23       	and	r24, r18
     aea:	80 83       	st	Z, r24
	 	break;
     aec:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     aee:	e7 e0       	ldi	r30, 0x07	; 7
     af0:	f1 e0       	ldi	r31, 0x01	; 1
     af2:	20 81       	ld	r18, Z
     af4:	81 e0       	ldi	r24, 0x01	; 1
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     afc:	02 c0       	rjmp	.+4      	; 0xb02 <initToggleSwitch+0x16c>
     afe:	88 0f       	add	r24, r24
     b00:	99 1f       	adc	r25, r25
     b02:	0a 94       	dec	r0
     b04:	e2 f7       	brpl	.-8      	; 0xafe <initToggleSwitch+0x168>
     b06:	80 95       	com	r24
     b08:	82 23       	and	r24, r18
     b0a:	80 83       	st	Z, r24
	 	break;
     b0c:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     b0e:	ea e0       	ldi	r30, 0x0A	; 10
     b10:	f1 e0       	ldi	r31, 0x01	; 1
     b12:	20 81       	ld	r18, Z
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     b1c:	02 c0       	rjmp	.+4      	; 0xb22 <initToggleSwitch+0x18c>
     b1e:	88 0f       	add	r24, r24
     b20:	99 1f       	adc	r25, r25
     b22:	0a 94       	dec	r0
     b24:	e2 f7       	brpl	.-8      	; 0xb1e <initToggleSwitch+0x188>
     b26:	80 95       	com	r24
     b28:	82 23       	and	r24, r18
     b2a:	80 83       	st	Z, r24
     b2c:	08 95       	ret

00000b2e <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b2e:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register_>
     b32:	8e 2f       	mov	r24, r30
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	fc 01       	movw	r30, r24
     b38:	e1 54       	subi	r30, 0x41	; 65
     b3a:	f1 09       	sbc	r31, r1
     b3c:	ec 30       	cpi	r30, 0x0C	; 12
     b3e:	f1 05       	cpc	r31, r1
     b40:	08 f0       	brcs	.+2      	; 0xb44 <toggleSwitchStatus+0x16>
     b42:	06 c1       	rjmp	.+524    	; 0xd50 <toggleSwitchStatus+0x222>
     b44:	88 27       	eor	r24, r24
     b46:	ea 56       	subi	r30, 0x6A	; 106
     b48:	ff 4f       	sbci	r31, 0xFF	; 255
     b4a:	8f 4f       	sbci	r24, 0xFF	; 255
     b4c:	df c1       	rjmp	.+958    	; 0xf0c <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     b4e:	80 b1       	in	r24, 0x00	; 0
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <toggleSwitchStatus+0x2e>
     b58:	95 95       	asr	r25
     b5a:	87 95       	ror	r24
     b5c:	0a 94       	dec	r0
     b5e:	e2 f7       	brpl	.-8      	; 0xb58 <toggleSwitchStatus+0x2a>
     b60:	80 ff       	sbrs	r24, 0
     b62:	06 c0       	rjmp	.+12     	; 0xb70 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b64:	81 e3       	ldi	r24, 0x31	; 49
     b66:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     b6a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     b6e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b70:	80 e3       	ldi	r24, 0x30	; 48
     b72:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     b76:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     b7a:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     b7c:	83 b1       	in	r24, 0x03	; 3
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     b84:	02 c0       	rjmp	.+4      	; 0xb8a <toggleSwitchStatus+0x5c>
     b86:	95 95       	asr	r25
     b88:	87 95       	ror	r24
     b8a:	0a 94       	dec	r0
     b8c:	e2 f7       	brpl	.-8      	; 0xb86 <toggleSwitchStatus+0x58>
     b8e:	80 ff       	sbrs	r24, 0
     b90:	06 c0       	rjmp	.+12     	; 0xb9e <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b92:	81 e3       	ldi	r24, 0x31	; 49
     b94:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     b98:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     b9c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b9e:	80 e3       	ldi	r24, 0x30	; 48
     ba0:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     ba4:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     ba8:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     baa:	86 b1       	in	r24, 0x06	; 6
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <toggleSwitchStatus+0x8a>
     bb4:	95 95       	asr	r25
     bb6:	87 95       	ror	r24
     bb8:	0a 94       	dec	r0
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <toggleSwitchStatus+0x86>
     bbc:	80 ff       	sbrs	r24, 0
     bbe:	06 c0       	rjmp	.+12     	; 0xbcc <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     bc0:	81 e3       	ldi	r24, 0x31	; 49
     bc2:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     bc6:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     bca:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bcc:	80 e3       	ldi	r24, 0x30	; 48
     bce:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     bd2:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     bd6:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     bd8:	89 b1       	in	r24, 0x09	; 9
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     be0:	02 c0       	rjmp	.+4      	; 0xbe6 <toggleSwitchStatus+0xb8>
     be2:	95 95       	asr	r25
     be4:	87 95       	ror	r24
     be6:	0a 94       	dec	r0
     be8:	e2 f7       	brpl	.-8      	; 0xbe2 <toggleSwitchStatus+0xb4>
     bea:	80 ff       	sbrs	r24, 0
     bec:	06 c0       	rjmp	.+12     	; 0xbfa <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     bee:	81 e3       	ldi	r24, 0x31	; 49
     bf0:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     bf4:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     bf8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bfa:	80 e3       	ldi	r24, 0x30	; 48
     bfc:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c00:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c04:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     c06:	8c b1       	in	r24, 0x0c	; 12
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <toggleSwitchStatus+0xe6>
     c10:	95 95       	asr	r25
     c12:	87 95       	ror	r24
     c14:	0a 94       	dec	r0
     c16:	e2 f7       	brpl	.-8      	; 0xc10 <toggleSwitchStatus+0xe2>
     c18:	80 ff       	sbrs	r24, 0
     c1a:	06 c0       	rjmp	.+12     	; 0xc28 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     c1c:	81 e3       	ldi	r24, 0x31	; 49
     c1e:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c22:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c26:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c28:	80 e3       	ldi	r24, 0x30	; 48
     c2a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c2e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c32:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     c34:	8f b1       	in	r24, 0x0f	; 15
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     c3c:	02 c0       	rjmp	.+4      	; 0xc42 <toggleSwitchStatus+0x114>
     c3e:	95 95       	asr	r25
     c40:	87 95       	ror	r24
     c42:	0a 94       	dec	r0
     c44:	e2 f7       	brpl	.-8      	; 0xc3e <toggleSwitchStatus+0x110>
     c46:	80 ff       	sbrs	r24, 0
     c48:	06 c0       	rjmp	.+12     	; 0xc56 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c4a:	81 e3       	ldi	r24, 0x31	; 49
     c4c:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c50:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c54:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c56:	80 e3       	ldi	r24, 0x30	; 48
     c58:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c5c:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c60:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     c62:	82 b3       	in	r24, 0x12	; 18
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     c6a:	02 c0       	rjmp	.+4      	; 0xc70 <toggleSwitchStatus+0x142>
     c6c:	95 95       	asr	r25
     c6e:	87 95       	ror	r24
     c70:	0a 94       	dec	r0
     c72:	e2 f7       	brpl	.-8      	; 0xc6c <toggleSwitchStatus+0x13e>
     c74:	80 ff       	sbrs	r24, 0
     c76:	06 c0       	rjmp	.+12     	; 0xc84 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c78:	81 e3       	ldi	r24, 0x31	; 49
     c7a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c7e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c82:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c84:	80 e3       	ldi	r24, 0x30	; 48
     c86:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     c8a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     c8e:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     c90:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     c9a:	02 c0       	rjmp	.+4      	; 0xca0 <toggleSwitchStatus+0x172>
     c9c:	95 95       	asr	r25
     c9e:	87 95       	ror	r24
     ca0:	0a 94       	dec	r0
     ca2:	e2 f7       	brpl	.-8      	; 0xc9c <toggleSwitchStatus+0x16e>
     ca4:	80 ff       	sbrs	r24, 0
     ca6:	06 c0       	rjmp	.+12     	; 0xcb4 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     ca8:	81 e3       	ldi	r24, 0x31	; 49
     caa:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cae:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cb2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cb4:	80 e3       	ldi	r24, 0x30	; 48
     cb6:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cba:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cbe:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     cc0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <toggleSwitchStatus+0x1a2>
     ccc:	95 95       	asr	r25
     cce:	87 95       	ror	r24
     cd0:	0a 94       	dec	r0
     cd2:	e2 f7       	brpl	.-8      	; 0xccc <toggleSwitchStatus+0x19e>
     cd4:	80 ff       	sbrs	r24, 0
     cd6:	06 c0       	rjmp	.+12     	; 0xce4 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     cd8:	81 e3       	ldi	r24, 0x31	; 49
     cda:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cde:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     ce2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ce4:	80 e3       	ldi	r24, 0x30	; 48
     ce6:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     cea:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     cee:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     cf0:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     cfa:	02 c0       	rjmp	.+4      	; 0xd00 <toggleSwitchStatus+0x1d2>
     cfc:	95 95       	asr	r25
     cfe:	87 95       	ror	r24
     d00:	0a 94       	dec	r0
     d02:	e2 f7       	brpl	.-8      	; 0xcfc <toggleSwitchStatus+0x1ce>
     d04:	80 ff       	sbrs	r24, 0
     d06:	06 c0       	rjmp	.+12     	; 0xd14 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     d08:	81 e3       	ldi	r24, 0x31	; 49
     d0a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d0e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d12:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d14:	80 e3       	ldi	r24, 0x30	; 48
     d16:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d1a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d1e:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     d20:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	00 90 17 02 	lds	r0, 0x0217	; 0x800217 <pin_>
     d2a:	02 c0       	rjmp	.+4      	; 0xd30 <toggleSwitchStatus+0x202>
     d2c:	95 95       	asr	r25
     d2e:	87 95       	ror	r24
     d30:	0a 94       	dec	r0
     d32:	e2 f7       	brpl	.-8      	; 0xd2c <toggleSwitchStatus+0x1fe>
     d34:	80 ff       	sbrs	r24, 0
     d36:	06 c0       	rjmp	.+12     	; 0xd44 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d38:	81 e3       	ldi	r24, 0x31	; 49
     d3a:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d3e:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d42:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d44:	80 e3       	ldi	r24, 0x30	; 48
     d46:	80 93 23 02 	sts	0x0223, r24	; 0x800223 <tilstand_>
			return tilstand_;
     d4a:	80 91 23 02 	lds	r24, 0x0223	; 0x800223 <tilstand_>
     d4e:	08 95       	ret
		}
		break;
		default: return '0';
     d50:	80 e3       	ldi	r24, 0x30	; 48
	}
     d52:	08 95       	ret

00000d54 <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d54:	9f eb       	ldi	r25, 0xBF	; 191
     d56:	98 0f       	add	r25, r24
     d58:	9c 30       	cpi	r25, 0x0C	; 12
     d5a:	10 f4       	brcc	.+4      	; 0xd60 <initToggleSwitchLED+0xc>
     d5c:	89 34       	cpi	r24, 0x49	; 73
     d5e:	21 f4       	brne	.+8      	; 0xd68 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     d60:	81 e4       	ldi	r24, 0x41	; 65
     d62:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <register_>
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     d68:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <register_>
	}
	if (pin > 7 || pin < 0)
     d6c:	68 30       	cpi	r22, 0x08	; 8
     d6e:	71 05       	cpc	r23, r1
     d70:	38 f0       	brcs	.+14     	; 0xd80 <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     d72:	83 e0       	ldi	r24, 0x03	; 3
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <pin_+0x1>
     d7a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <pin_>
     d7e:	04 c0       	rjmp	.+8      	; 0xd88 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     d80:	70 93 1b 02 	sts	0x021B, r23	; 0x80021b <pin_+0x1>
     d84:	60 93 1a 02 	sts	0x021A, r22	; 0x80021a <pin_>
	}

	//sæt given pin til output

	switch (register_)
     d88:	e0 91 1c 02 	lds	r30, 0x021C	; 0x80021c <register_>
     d8c:	8e 2f       	mov	r24, r30
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	fc 01       	movw	r30, r24
     d92:	e1 54       	subi	r30, 0x41	; 65
     d94:	f1 09       	sbc	r31, r1
     d96:	ec 30       	cpi	r30, 0x0C	; 12
     d98:	f1 05       	cpc	r31, r1
     d9a:	08 f0       	brcs	.+2      	; 0xd9e <initToggleSwitchLED+0x4a>
     d9c:	9b c0       	rjmp	.+310    	; 0xed4 <initToggleSwitchLED+0x180>
     d9e:	88 27       	eor	r24, r24
     da0:	ee 55       	subi	r30, 0x5E	; 94
     da2:	ff 4f       	sbci	r31, 0xFF	; 255
     da4:	8f 4f       	sbci	r24, 0xFF	; 255
     da6:	b2 c0       	rjmp	.+356    	; 0xf0c <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     da8:	21 b1       	in	r18, 0x01	; 1
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <initToggleSwitchLED+0x64>
     db4:	88 0f       	add	r24, r24
     db6:	99 1f       	adc	r25, r25
     db8:	0a 94       	dec	r0
     dba:	e2 f7       	brpl	.-8      	; 0xdb4 <initToggleSwitchLED+0x60>
     dbc:	82 2b       	or	r24, r18
     dbe:	81 b9       	out	0x01, r24	; 1
	break;
     dc0:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     dc2:	24 b1       	in	r18, 0x04	; 4
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <initToggleSwitchLED+0x7e>
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	0a 94       	dec	r0
     dd4:	e2 f7       	brpl	.-8      	; 0xdce <initToggleSwitchLED+0x7a>
     dd6:	82 2b       	or	r24, r18
     dd8:	84 b9       	out	0x04, r24	; 4
	break;
     dda:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     ddc:	27 b1       	in	r18, 0x07	; 7
     dde:	81 e0       	ldi	r24, 0x01	; 1
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     de6:	02 c0       	rjmp	.+4      	; 0xdec <initToggleSwitchLED+0x98>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <initToggleSwitchLED+0x94>
     df0:	82 2b       	or	r24, r18
     df2:	87 b9       	out	0x07, r24	; 7
	break;
     df4:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     df6:	2a b1       	in	r18, 0x0a	; 10
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e00:	02 c0       	rjmp	.+4      	; 0xe06 <initToggleSwitchLED+0xb2>
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	0a 94       	dec	r0
     e08:	e2 f7       	brpl	.-8      	; 0xe02 <initToggleSwitchLED+0xae>
     e0a:	82 2b       	or	r24, r18
     e0c:	8a b9       	out	0x0a, r24	; 10
	break;
     e0e:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     e10:	2d b1       	in	r18, 0x0d	; 13
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e1a:	02 c0       	rjmp	.+4      	; 0xe20 <initToggleSwitchLED+0xcc>
     e1c:	88 0f       	add	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	0a 94       	dec	r0
     e22:	e2 f7       	brpl	.-8      	; 0xe1c <initToggleSwitchLED+0xc8>
     e24:	82 2b       	or	r24, r18
     e26:	8d b9       	out	0x0d, r24	; 13
	break;
     e28:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     e2a:	20 b3       	in	r18, 0x10	; 16
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <initToggleSwitchLED+0xe6>
     e36:	88 0f       	add	r24, r24
     e38:	99 1f       	adc	r25, r25
     e3a:	0a 94       	dec	r0
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <initToggleSwitchLED+0xe2>
     e3e:	82 2b       	or	r24, r18
     e40:	80 bb       	out	0x10, r24	; 16
	break;
     e42:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     e44:	23 b3       	in	r18, 0x13	; 19
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <initToggleSwitchLED+0x100>
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	0a 94       	dec	r0
     e56:	e2 f7       	brpl	.-8      	; 0xe50 <initToggleSwitchLED+0xfc>
     e58:	82 2b       	or	r24, r18
     e5a:	83 bb       	out	0x13, r24	; 19
	break;
     e5c:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     e5e:	e1 e0       	ldi	r30, 0x01	; 1
     e60:	f1 e0       	ldi	r31, 0x01	; 1
     e62:	20 81       	ld	r18, Z
     e64:	81 e0       	ldi	r24, 0x01	; 1
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e6c:	02 c0       	rjmp	.+4      	; 0xe72 <initToggleSwitchLED+0x11e>
     e6e:	88 0f       	add	r24, r24
     e70:	99 1f       	adc	r25, r25
     e72:	0a 94       	dec	r0
     e74:	e2 f7       	brpl	.-8      	; 0xe6e <initToggleSwitchLED+0x11a>
     e76:	82 2b       	or	r24, r18
     e78:	80 83       	st	Z, r24
	break;
     e7a:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     e7c:	e4 e0       	ldi	r30, 0x04	; 4
     e7e:	f1 e0       	ldi	r31, 0x01	; 1
     e80:	20 81       	ld	r18, Z
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     e8a:	02 c0       	rjmp	.+4      	; 0xe90 <initToggleSwitchLED+0x13c>
     e8c:	88 0f       	add	r24, r24
     e8e:	99 1f       	adc	r25, r25
     e90:	0a 94       	dec	r0
     e92:	e2 f7       	brpl	.-8      	; 0xe8c <initToggleSwitchLED+0x138>
     e94:	82 2b       	or	r24, r18
     e96:	80 83       	st	Z, r24
	break;
     e98:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     e9a:	e7 e0       	ldi	r30, 0x07	; 7
     e9c:	f1 e0       	ldi	r31, 0x01	; 1
     e9e:	20 81       	ld	r18, Z
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <initToggleSwitchLED+0x15a>
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	0a 94       	dec	r0
     eb0:	e2 f7       	brpl	.-8      	; 0xeaa <initToggleSwitchLED+0x156>
     eb2:	82 2b       	or	r24, r18
     eb4:	80 83       	st	Z, r24
	break;
     eb6:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     eb8:	ea e0       	ldi	r30, 0x0A	; 10
     eba:	f1 e0       	ldi	r31, 0x01	; 1
     ebc:	20 81       	ld	r18, Z
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	00 90 1a 02 	lds	r0, 0x021A	; 0x80021a <pin_>
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <initToggleSwitchLED+0x178>
     ec8:	88 0f       	add	r24, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	0a 94       	dec	r0
     ece:	e2 f7       	brpl	.-8      	; 0xec8 <initToggleSwitchLED+0x174>
     ed0:	82 2b       	or	r24, r18
     ed2:	80 83       	st	Z, r24
     ed4:	08 95       	ret

00000ed6 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
     ed6:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
     ed8:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
     eda:	83 e0       	ldi	r24, 0x03	; 3
     edc:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
     ee0:	e8 9a       	sbi	0x1d, 0	; 29
     ee2:	08 95       	ret

00000ee4 <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
     ee4:	1f 92       	push	r1
     ee6:	0f 92       	push	r0
     ee8:	0f b6       	in	r0, 0x3f	; 63
     eea:	0f 92       	push	r0
     eec:	11 24       	eor	r1, r1
     eee:	8f 93       	push	r24
     ef0:	9f 93       	push	r25
	 ZCDetected_ = 1;
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <ZCDetected_+0x1>
     efa:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <ZCDetected_>
     efe:	9f 91       	pop	r25
     f00:	8f 91       	pop	r24
     f02:	0f 90       	pop	r0
     f04:	0f be       	out	0x3f, r0	; 63
     f06:	0f 90       	pop	r0
     f08:	1f 90       	pop	r1
     f0a:	18 95       	reti

00000f0c <__tablejump2__>:
     f0c:	ee 0f       	add	r30, r30
     f0e:	ff 1f       	adc	r31, r31
     f10:	88 1f       	adc	r24, r24
     f12:	8b bf       	out	0x3b, r24	; 59
     f14:	07 90       	elpm	r0, Z+
     f16:	f6 91       	elpm	r31, Z
     f18:	e0 2d       	mov	r30, r0
     f1a:	19 94       	eijmp

00000f1c <calloc>:
     f1c:	0f 93       	push	r16
     f1e:	1f 93       	push	r17
     f20:	cf 93       	push	r28
     f22:	df 93       	push	r29
     f24:	86 9f       	mul	r24, r22
     f26:	80 01       	movw	r16, r0
     f28:	87 9f       	mul	r24, r23
     f2a:	10 0d       	add	r17, r0
     f2c:	96 9f       	mul	r25, r22
     f2e:	10 0d       	add	r17, r0
     f30:	11 24       	eor	r1, r1
     f32:	c8 01       	movw	r24, r16
     f34:	0d d0       	rcall	.+26     	; 0xf50 <malloc>
     f36:	ec 01       	movw	r28, r24
     f38:	00 97       	sbiw	r24, 0x00	; 0
     f3a:	21 f0       	breq	.+8      	; 0xf44 <calloc+0x28>
     f3c:	a8 01       	movw	r20, r16
     f3e:	60 e0       	ldi	r22, 0x00	; 0
     f40:	70 e0       	ldi	r23, 0x00	; 0
     f42:	27 d1       	rcall	.+590    	; 0x1192 <memset>
     f44:	ce 01       	movw	r24, r28
     f46:	df 91       	pop	r29
     f48:	cf 91       	pop	r28
     f4a:	1f 91       	pop	r17
     f4c:	0f 91       	pop	r16
     f4e:	08 95       	ret

00000f50 <malloc>:
     f50:	0f 93       	push	r16
     f52:	1f 93       	push	r17
     f54:	cf 93       	push	r28
     f56:	df 93       	push	r29
     f58:	82 30       	cpi	r24, 0x02	; 2
     f5a:	91 05       	cpc	r25, r1
     f5c:	10 f4       	brcc	.+4      	; 0xf62 <malloc+0x12>
     f5e:	82 e0       	ldi	r24, 0x02	; 2
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	e0 91 26 02 	lds	r30, 0x0226	; 0x800226 <__flp>
     f66:	f0 91 27 02 	lds	r31, 0x0227	; 0x800227 <__flp+0x1>
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	a0 e0       	ldi	r26, 0x00	; 0
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	30 97       	sbiw	r30, 0x00	; 0
     f74:	19 f1       	breq	.+70     	; 0xfbc <malloc+0x6c>
     f76:	40 81       	ld	r20, Z
     f78:	51 81       	ldd	r21, Z+1	; 0x01
     f7a:	02 81       	ldd	r16, Z+2	; 0x02
     f7c:	13 81       	ldd	r17, Z+3	; 0x03
     f7e:	48 17       	cp	r20, r24
     f80:	59 07       	cpc	r21, r25
     f82:	c8 f0       	brcs	.+50     	; 0xfb6 <malloc+0x66>
     f84:	84 17       	cp	r24, r20
     f86:	95 07       	cpc	r25, r21
     f88:	69 f4       	brne	.+26     	; 0xfa4 <malloc+0x54>
     f8a:	10 97       	sbiw	r26, 0x00	; 0
     f8c:	31 f0       	breq	.+12     	; 0xf9a <malloc+0x4a>
     f8e:	12 96       	adiw	r26, 0x02	; 2
     f90:	0c 93       	st	X, r16
     f92:	12 97       	sbiw	r26, 0x02	; 2
     f94:	13 96       	adiw	r26, 0x03	; 3
     f96:	1c 93       	st	X, r17
     f98:	27 c0       	rjmp	.+78     	; 0xfe8 <malloc+0x98>
     f9a:	00 93 26 02 	sts	0x0226, r16	; 0x800226 <__flp>
     f9e:	10 93 27 02 	sts	0x0227, r17	; 0x800227 <__flp+0x1>
     fa2:	22 c0       	rjmp	.+68     	; 0xfe8 <malloc+0x98>
     fa4:	21 15       	cp	r18, r1
     fa6:	31 05       	cpc	r19, r1
     fa8:	19 f0       	breq	.+6      	; 0xfb0 <malloc+0x60>
     faa:	42 17       	cp	r20, r18
     fac:	53 07       	cpc	r21, r19
     fae:	18 f4       	brcc	.+6      	; 0xfb6 <malloc+0x66>
     fb0:	9a 01       	movw	r18, r20
     fb2:	bd 01       	movw	r22, r26
     fb4:	ef 01       	movw	r28, r30
     fb6:	df 01       	movw	r26, r30
     fb8:	f8 01       	movw	r30, r16
     fba:	db cf       	rjmp	.-74     	; 0xf72 <malloc+0x22>
     fbc:	21 15       	cp	r18, r1
     fbe:	31 05       	cpc	r19, r1
     fc0:	f9 f0       	breq	.+62     	; 0x1000 <malloc+0xb0>
     fc2:	28 1b       	sub	r18, r24
     fc4:	39 0b       	sbc	r19, r25
     fc6:	24 30       	cpi	r18, 0x04	; 4
     fc8:	31 05       	cpc	r19, r1
     fca:	80 f4       	brcc	.+32     	; 0xfec <malloc+0x9c>
     fcc:	8a 81       	ldd	r24, Y+2	; 0x02
     fce:	9b 81       	ldd	r25, Y+3	; 0x03
     fd0:	61 15       	cp	r22, r1
     fd2:	71 05       	cpc	r23, r1
     fd4:	21 f0       	breq	.+8      	; 0xfde <malloc+0x8e>
     fd6:	fb 01       	movw	r30, r22
     fd8:	93 83       	std	Z+3, r25	; 0x03
     fda:	82 83       	std	Z+2, r24	; 0x02
     fdc:	04 c0       	rjmp	.+8      	; 0xfe6 <malloc+0x96>
     fde:	90 93 27 02 	sts	0x0227, r25	; 0x800227 <__flp+0x1>
     fe2:	80 93 26 02 	sts	0x0226, r24	; 0x800226 <__flp>
     fe6:	fe 01       	movw	r30, r28
     fe8:	32 96       	adiw	r30, 0x02	; 2
     fea:	44 c0       	rjmp	.+136    	; 0x1074 <malloc+0x124>
     fec:	fe 01       	movw	r30, r28
     fee:	e2 0f       	add	r30, r18
     ff0:	f3 1f       	adc	r31, r19
     ff2:	81 93       	st	Z+, r24
     ff4:	91 93       	st	Z+, r25
     ff6:	22 50       	subi	r18, 0x02	; 2
     ff8:	31 09       	sbc	r19, r1
     ffa:	39 83       	std	Y+1, r19	; 0x01
     ffc:	28 83       	st	Y, r18
     ffe:	3a c0       	rjmp	.+116    	; 0x1074 <malloc+0x124>
    1000:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1004:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1008:	23 2b       	or	r18, r19
    100a:	41 f4       	brne	.+16     	; 0x101c <malloc+0xcc>
    100c:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1010:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1014:	30 93 25 02 	sts	0x0225, r19	; 0x800225 <__brkval+0x1>
    1018:	20 93 24 02 	sts	0x0224, r18	; 0x800224 <__brkval>
    101c:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1020:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1024:	21 15       	cp	r18, r1
    1026:	31 05       	cpc	r19, r1
    1028:	41 f4       	brne	.+16     	; 0x103a <malloc+0xea>
    102a:	2d b7       	in	r18, 0x3d	; 61
    102c:	3e b7       	in	r19, 0x3e	; 62
    102e:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1032:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1036:	24 1b       	sub	r18, r20
    1038:	35 0b       	sbc	r19, r21
    103a:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__brkval>
    103e:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__brkval+0x1>
    1042:	e2 17       	cp	r30, r18
    1044:	f3 07       	cpc	r31, r19
    1046:	a0 f4       	brcc	.+40     	; 0x1070 <malloc+0x120>
    1048:	2e 1b       	sub	r18, r30
    104a:	3f 0b       	sbc	r19, r31
    104c:	28 17       	cp	r18, r24
    104e:	39 07       	cpc	r19, r25
    1050:	78 f0       	brcs	.+30     	; 0x1070 <malloc+0x120>
    1052:	ac 01       	movw	r20, r24
    1054:	4e 5f       	subi	r20, 0xFE	; 254
    1056:	5f 4f       	sbci	r21, 0xFF	; 255
    1058:	24 17       	cp	r18, r20
    105a:	35 07       	cpc	r19, r21
    105c:	48 f0       	brcs	.+18     	; 0x1070 <malloc+0x120>
    105e:	4e 0f       	add	r20, r30
    1060:	5f 1f       	adc	r21, r31
    1062:	50 93 25 02 	sts	0x0225, r21	; 0x800225 <__brkval+0x1>
    1066:	40 93 24 02 	sts	0x0224, r20	; 0x800224 <__brkval>
    106a:	81 93       	st	Z+, r24
    106c:	91 93       	st	Z+, r25
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <malloc+0x124>
    1070:	e0 e0       	ldi	r30, 0x00	; 0
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	cf 01       	movw	r24, r30
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	1f 91       	pop	r17
    107c:	0f 91       	pop	r16
    107e:	08 95       	ret

00001080 <free>:
    1080:	cf 93       	push	r28
    1082:	df 93       	push	r29
    1084:	00 97       	sbiw	r24, 0x00	; 0
    1086:	09 f4       	brne	.+2      	; 0x108a <free+0xa>
    1088:	81 c0       	rjmp	.+258    	; 0x118c <free+0x10c>
    108a:	fc 01       	movw	r30, r24
    108c:	32 97       	sbiw	r30, 0x02	; 2
    108e:	13 82       	std	Z+3, r1	; 0x03
    1090:	12 82       	std	Z+2, r1	; 0x02
    1092:	a0 91 26 02 	lds	r26, 0x0226	; 0x800226 <__flp>
    1096:	b0 91 27 02 	lds	r27, 0x0227	; 0x800227 <__flp+0x1>
    109a:	10 97       	sbiw	r26, 0x00	; 0
    109c:	81 f4       	brne	.+32     	; 0x10be <free+0x3e>
    109e:	20 81       	ld	r18, Z
    10a0:	31 81       	ldd	r19, Z+1	; 0x01
    10a2:	82 0f       	add	r24, r18
    10a4:	93 1f       	adc	r25, r19
    10a6:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    10aa:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    10ae:	28 17       	cp	r18, r24
    10b0:	39 07       	cpc	r19, r25
    10b2:	51 f5       	brne	.+84     	; 0x1108 <free+0x88>
    10b4:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__brkval+0x1>
    10b8:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__brkval>
    10bc:	67 c0       	rjmp	.+206    	; 0x118c <free+0x10c>
    10be:	ed 01       	movw	r28, r26
    10c0:	20 e0       	ldi	r18, 0x00	; 0
    10c2:	30 e0       	ldi	r19, 0x00	; 0
    10c4:	ce 17       	cp	r28, r30
    10c6:	df 07       	cpc	r29, r31
    10c8:	40 f4       	brcc	.+16     	; 0x10da <free+0x5a>
    10ca:	4a 81       	ldd	r20, Y+2	; 0x02
    10cc:	5b 81       	ldd	r21, Y+3	; 0x03
    10ce:	9e 01       	movw	r18, r28
    10d0:	41 15       	cp	r20, r1
    10d2:	51 05       	cpc	r21, r1
    10d4:	f1 f0       	breq	.+60     	; 0x1112 <free+0x92>
    10d6:	ea 01       	movw	r28, r20
    10d8:	f5 cf       	rjmp	.-22     	; 0x10c4 <free+0x44>
    10da:	d3 83       	std	Z+3, r29	; 0x03
    10dc:	c2 83       	std	Z+2, r28	; 0x02
    10de:	40 81       	ld	r20, Z
    10e0:	51 81       	ldd	r21, Z+1	; 0x01
    10e2:	84 0f       	add	r24, r20
    10e4:	95 1f       	adc	r25, r21
    10e6:	c8 17       	cp	r28, r24
    10e8:	d9 07       	cpc	r29, r25
    10ea:	59 f4       	brne	.+22     	; 0x1102 <free+0x82>
    10ec:	88 81       	ld	r24, Y
    10ee:	99 81       	ldd	r25, Y+1	; 0x01
    10f0:	84 0f       	add	r24, r20
    10f2:	95 1f       	adc	r25, r21
    10f4:	02 96       	adiw	r24, 0x02	; 2
    10f6:	91 83       	std	Z+1, r25	; 0x01
    10f8:	80 83       	st	Z, r24
    10fa:	8a 81       	ldd	r24, Y+2	; 0x02
    10fc:	9b 81       	ldd	r25, Y+3	; 0x03
    10fe:	93 83       	std	Z+3, r25	; 0x03
    1100:	82 83       	std	Z+2, r24	; 0x02
    1102:	21 15       	cp	r18, r1
    1104:	31 05       	cpc	r19, r1
    1106:	29 f4       	brne	.+10     	; 0x1112 <free+0x92>
    1108:	f0 93 27 02 	sts	0x0227, r31	; 0x800227 <__flp+0x1>
    110c:	e0 93 26 02 	sts	0x0226, r30	; 0x800226 <__flp>
    1110:	3d c0       	rjmp	.+122    	; 0x118c <free+0x10c>
    1112:	e9 01       	movw	r28, r18
    1114:	fb 83       	std	Y+3, r31	; 0x03
    1116:	ea 83       	std	Y+2, r30	; 0x02
    1118:	49 91       	ld	r20, Y+
    111a:	59 91       	ld	r21, Y+
    111c:	c4 0f       	add	r28, r20
    111e:	d5 1f       	adc	r29, r21
    1120:	ec 17       	cp	r30, r28
    1122:	fd 07       	cpc	r31, r29
    1124:	61 f4       	brne	.+24     	; 0x113e <free+0xbe>
    1126:	80 81       	ld	r24, Z
    1128:	91 81       	ldd	r25, Z+1	; 0x01
    112a:	84 0f       	add	r24, r20
    112c:	95 1f       	adc	r25, r21
    112e:	02 96       	adiw	r24, 0x02	; 2
    1130:	e9 01       	movw	r28, r18
    1132:	99 83       	std	Y+1, r25	; 0x01
    1134:	88 83       	st	Y, r24
    1136:	82 81       	ldd	r24, Z+2	; 0x02
    1138:	93 81       	ldd	r25, Z+3	; 0x03
    113a:	9b 83       	std	Y+3, r25	; 0x03
    113c:	8a 83       	std	Y+2, r24	; 0x02
    113e:	e0 e0       	ldi	r30, 0x00	; 0
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	12 96       	adiw	r26, 0x02	; 2
    1144:	8d 91       	ld	r24, X+
    1146:	9c 91       	ld	r25, X
    1148:	13 97       	sbiw	r26, 0x03	; 3
    114a:	00 97       	sbiw	r24, 0x00	; 0
    114c:	19 f0       	breq	.+6      	; 0x1154 <free+0xd4>
    114e:	fd 01       	movw	r30, r26
    1150:	dc 01       	movw	r26, r24
    1152:	f7 cf       	rjmp	.-18     	; 0x1142 <free+0xc2>
    1154:	8d 91       	ld	r24, X+
    1156:	9c 91       	ld	r25, X
    1158:	11 97       	sbiw	r26, 0x01	; 1
    115a:	9d 01       	movw	r18, r26
    115c:	2e 5f       	subi	r18, 0xFE	; 254
    115e:	3f 4f       	sbci	r19, 0xFF	; 255
    1160:	82 0f       	add	r24, r18
    1162:	93 1f       	adc	r25, r19
    1164:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1168:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    116c:	28 17       	cp	r18, r24
    116e:	39 07       	cpc	r19, r25
    1170:	69 f4       	brne	.+26     	; 0x118c <free+0x10c>
    1172:	30 97       	sbiw	r30, 0x00	; 0
    1174:	29 f4       	brne	.+10     	; 0x1180 <free+0x100>
    1176:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <__flp+0x1>
    117a:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp>
    117e:	02 c0       	rjmp	.+4      	; 0x1184 <free+0x104>
    1180:	13 82       	std	Z+3, r1	; 0x03
    1182:	12 82       	std	Z+2, r1	; 0x02
    1184:	b0 93 25 02 	sts	0x0225, r27	; 0x800225 <__brkval+0x1>
    1188:	a0 93 24 02 	sts	0x0224, r26	; 0x800224 <__brkval>
    118c:	df 91       	pop	r29
    118e:	cf 91       	pop	r28
    1190:	08 95       	ret

00001192 <memset>:
    1192:	dc 01       	movw	r26, r24
    1194:	01 c0       	rjmp	.+2      	; 0x1198 <memset+0x6>
    1196:	6d 93       	st	X+, r22
    1198:	41 50       	subi	r20, 0x01	; 1
    119a:	50 40       	sbci	r21, 0x00	; 0
    119c:	e0 f7       	brcc	.-8      	; 0x1196 <memset+0x4>
    119e:	08 95       	ret

000011a0 <_exit>:
    11a0:	f8 94       	cli

000011a2 <__stop_program>:
    11a2:	ff cf       	rjmp	.-2      	; 0x11a2 <__stop_program>
