# SystemVerilog Server (SVS)

The SystemVerilog Server (SVS) is a collection of programs to aid in the development of register-transfer level (RTL) design.

## Command Line Arguments (CLI)

- `svs --simulate <file.sv>` simulates the provided SystemVerilog source file.
- `svs --print-ast <file.sv>` pretty-prints the AST in JSON format.

