// Seed: 259141328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout tri1 id_1;
  wire  id_6;
  uwire id_7;
  assign {id_5[1 : 1], -1, id_6} = id_4;
  wire id_8;
  assign id_1 = "" * {-1, -1} + -1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_1,
      id_7,
      id_7,
      id_6
  );
  logic id_9 = 1;
  wire  id_10;
  assign id_7 = -1;
  logic id_11;
  ;
endmodule
