

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Thu Dec 13 17:50:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  701233|  701233|  701233|  701233|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  701232|  701232|     29218|          -|          -|    24|    no    |
        | + Loop 1.1              |   29216|   29216|      1826|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1824|    1824|       114|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	17  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:164
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:3  %co_4 = add i5 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.loopexit:4  br i1 %exitcond4, label %4, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_52 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:2  %tmp_52 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:3  %p_shl3_cast = zext i10 %tmp_52 to i11

ST_2: tmp_53 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:4  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl4_cast1 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:5  %p_shl4_cast1 = zext i6 %tmp_53 to i10

ST_2: p_shl4_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:6  %p_shl4_cast = zext i6 %tmp_53 to i11

ST_2: tmp_54 (20)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:7  %tmp_54 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_55 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:8  %tmp_55 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:9  %p_shl2_cast = zext i7 %tmp_55 to i8

ST_2: tmp_56 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:10  %tmp_56 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_75_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader7.preheader:11  %tmp_75_cast = sext i8 %tmp_56 to i9

ST_2: tmp_57 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader7.preheader:12  %tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader7.preheader:13  %p_shl_cast = zext i9 %tmp_57 to i10

ST_2: tmp_58 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader7.preheader:14  %tmp_58 = add i10 %p_shl4_cast1, %p_shl_cast

ST_2: bias_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:173
.preheader7.preheader:15  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_46 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7.preheader:16  br label %.preheader7

ST_2: StgValue_47 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:180
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ %h_4, %3 ], [ 1, %.preheader7.preheader ]

ST_3: exitcond3 (32)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7:1  %exitcond3 = icmp eq i5 %h, -15

ST_3: empty_26 (33)  [1/1] 0.00ns
.preheader7:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_51 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader7:3  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader6.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_27_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:1  %tmp_27_cast = zext i5 %h to i10

ST_3: tmp_59 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:2  %tmp_59 = add i10 %tmp_58, %tmp_27_cast

ST_3: p_shl5_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_59, i4 0)

ST_3: tmp_39 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:4  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_59, i1 false)

ST_3: p_shl6_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:5  %p_shl6_cast = zext i11 %tmp_39 to i14

ST_3: tmp_60 (42)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:174
.preheader6.preheader:6  %tmp_60 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_59 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6.preheader:7  br label %.preheader6

ST_3: StgValue_60 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_4, %2 ], [ 1, %.preheader6.preheader ]

ST_4: exitcond2 (46)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6:1  %exitcond2 = icmp eq i5 %w, -15

ST_4: empty_27 (47)  [1/1] 0.00ns
.preheader6:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_64 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:166
.preheader6:3  br i1 %exitcond2, label %3, label %.preheader5.preheader

ST_4: tmp_28 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader5.preheader:0  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_66 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5.preheader:1  br label %.preheader5

ST_4: h_4 (111)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:165
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_68 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
:1  br label %.preheader7


 <State 5>: 7.03ns
ST_5: sum (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (54)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_4, %.preheader5.loopexit ]

ST_5: exitcond1 (55)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:2  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_28 (56)  [1/1] 0.00ns
.preheader5:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (57)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:4  %m_4 = add i2 %m, 1

ST_5: StgValue_74 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:168
.preheader5:5  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_5: tmp_30_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:0  %tmp_30_cast = zext i2 %m to i9

ST_5: tmp_62 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:1  %tmp_62 = add i9 %tmp_75_cast, %tmp_30_cast

ST_5: tmp_40 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_63)
.preheader.preheader:2  %tmp_40 = shl i9 %tmp_62, 2

ST_5: tmp_63 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
.preheader.preheader:3  %tmp_63 = sub i9 %tmp_40, %tmp_62

ST_5: tmp1 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_31)
.preheader.preheader:4  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_31)
.preheader.preheader:5  %tmp1_cast = sext i2 %tmp1 to i6

ST_5: tmp_31 (66)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
.preheader.preheader:6  %tmp_31 = add i6 %tmp_s, %tmp1_cast

ST_5: tmp_32_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:7  %tmp_32_cast = zext i6 %tmp_31 to i11

ST_5: tmp_64 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:8  %tmp_64 = add i11 %tmp_54, %tmp_32_cast

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:9  %p_shl7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_64, i5 0)

ST_5: tmp_41 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:10  %tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_64, i1 false)

ST_5: p_shl8_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:11  %p_shl8_cast = zext i12 %tmp_41 to i16

ST_5: tmp_65 (72)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:170
.preheader.preheader:12  %tmp_65 = add i16 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_88 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader.preheader:13  br label %.preheader

ST_5: bias_load (101)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:173
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_29_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:2  %tmp_29_cast = zext i5 %w to i14

ST_5: tmp_61 (104)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:174
:3  %tmp_61 = add i14 %tmp_60, %tmp_29_cast

ST_5: w_4 (108)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:166
:7  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: sum_1 (75)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_5, %1 ], [ %sum, %.preheader.preheader ]

ST_6: n (76)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %1 ], [ 0, %.preheader.preheader ]

ST_6: exitcond (77)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_29 (78)  [1/1] 0.00ns
.preheader:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (79)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_98 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:169
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

ST_6: tmp_33_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:0  %tmp_33_cast = zext i2 %n to i9

ST_6: tmp_66 (83)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:170
:1  %tmp_66 = add i9 %tmp_63, %tmp_33_cast

ST_6: tmp_91_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:2  %tmp_91_cast = zext i9 %tmp_66 to i64

ST_6: weight_addr (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_91_cast

ST_6: weight_load (86)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:4  %weight_load = load float* %weight_addr, align 4

ST_6: tmp2 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_34)
:5  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170 (grouped into LUT with out node tmp_34)
:6  %tmp2_cast = sext i2 %tmp2 to i6

ST_6: tmp_34 (89)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:170 (out node of the LUT)
:7  %tmp_34 = add i6 %tmp_28, %tmp2_cast

ST_6: tmp_35_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:8  %tmp_35_cast = zext i6 %tmp_34 to i16

ST_6: tmp_67 (91)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:170
:9  %tmp_67 = add i16 %tmp_65, %tmp_35_cast

ST_6: tmp_92_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:10  %tmp_92_cast = zext i16 %tmp_67 to i64

ST_6: input_addr (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:170
:11  %input_addr = getelementptr [27744 x float]* %input_r, i64 0, i64 %tmp_92_cast

ST_6: input_load (94)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:12  %input_load = load float* %input_addr, align 4

ST_6: StgValue_112 (99)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: weight_load (86)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:4  %weight_load = load float* %weight_addr, align 4

ST_7: input_load (94)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:170
:12  %input_load = load float* %input_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_36 (95)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_36 (95)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_36 (95)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 11>: 5.70ns
ST_11: tmp_36 (95)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:170
:13  %tmp_36 = fmul float %weight_load, %input_load


 <State 12>: 7.26ns
ST_12: sum_5 (96)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 13>: 7.26ns
ST_13: sum_5 (96)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 14>: 7.26ns
ST_14: sum_5 (96)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 15>: 7.26ns
ST_15: sum_5 (96)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36


 <State 16>: 7.26ns
ST_16: sum_5 (96)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:170
:14  %sum_5 = fadd float %sum_1, %tmp_36

ST_16: StgValue_124 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:169
:15  br label %.preheader


 <State 17>: 2.32ns
ST_17: bias_load (101)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:173
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (102)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (102)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (102)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (102)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (102)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:173
:1  %result = fadd float %sum, %bias_load


 <State 23>: 3.25ns
ST_23: tmp_83_cast (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:4  %tmp_83_cast = zext i14 %tmp_61 to i64

ST_23: output_addr (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:174
:5  %output_addr = getelementptr [7776 x float]* %output_r, i64 0, i64 %tmp_83_cast

ST_23: StgValue_133 (107)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:174
:6  store float %result, float* %output_addr, align 4

ST_23: StgValue_134 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:166
:8  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24  (br               ) [ 011111111111111111111111]
co           (phi              ) [ 001000000000000000000000]
exitcond4    (icmp             ) [ 001111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000]
co_4         (add              ) [ 011111111111111111111111]
StgValue_29  (br               ) [ 000000000000000000000000]
tmp          (zext             ) [ 000000000000000000000000]
tmp_cast     (zext             ) [ 000000000000000000000000]
tmp_52       (bitconcatenate   ) [ 000000000000000000000000]
p_shl3_cast  (zext             ) [ 000000000000000000000000]
tmp_53       (bitconcatenate   ) [ 000000000000000000000000]
p_shl4_cast1 (zext             ) [ 000000000000000000000000]
p_shl4_cast  (zext             ) [ 000000000000000000000000]
tmp_54       (add              ) [ 000111111111111111111111]
tmp_55       (bitconcatenate   ) [ 000000000000000000000000]
p_shl2_cast  (zext             ) [ 000000000000000000000000]
tmp_56       (sub              ) [ 000000000000000000000000]
tmp_75_cast  (sext             ) [ 000111111111111111111111]
tmp_57       (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast   (zext             ) [ 000000000000000000000000]
tmp_58       (add              ) [ 000111111111111111111111]
bias_addr    (getelementptr    ) [ 000111111111111111111111]
StgValue_46  (br               ) [ 001111111111111111111111]
StgValue_47  (ret              ) [ 000000000000000000000000]
h            (phi              ) [ 000111111111111111111111]
exitcond3    (icmp             ) [ 001111111111111111111111]
empty_26     (speclooptripcount) [ 000000000000000000000000]
StgValue_51  (br               ) [ 000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 000011111111111111111111]
tmp_27_cast  (zext             ) [ 000000000000000000000000]
tmp_59       (add              ) [ 000000000000000000000000]
p_shl5_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_39       (bitconcatenate   ) [ 000000000000000000000000]
p_shl6_cast  (zext             ) [ 000000000000000000000000]
tmp_60       (add              ) [ 000011111111111111111111]
StgValue_59  (br               ) [ 001111111111111111111111]
StgValue_60  (br               ) [ 011111111111111111111111]
w            (phi              ) [ 000011111111111110000000]
exitcond2    (icmp             ) [ 001111111111111111111111]
empty_27     (speclooptripcount) [ 000000000000000000000000]
StgValue_64  (br               ) [ 000000000000000000000000]
tmp_28       (bitconcatenate   ) [ 000001111111111110000000]
StgValue_66  (br               ) [ 001111111111111111111111]
h_4          (add              ) [ 001111111111111111111111]
StgValue_68  (br               ) [ 001111111111111111111111]
sum          (phi              ) [ 000001111111111111111110]
m            (phi              ) [ 000001000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111]
empty_28     (speclooptripcount) [ 000000000000000000000000]
m_4          (add              ) [ 001111111111111111111111]
StgValue_74  (br               ) [ 000000000000000000000000]
tmp_30_cast  (zext             ) [ 000000000000000000000000]
tmp_62       (add              ) [ 000000000000000000000000]
tmp_40       (shl              ) [ 000000000000000000000000]
tmp_63       (sub              ) [ 000000111111111110000000]
tmp1         (xor              ) [ 000000000000000000000000]
tmp1_cast    (sext             ) [ 000000000000000000000000]
tmp_31       (add              ) [ 000000000000000000000000]
tmp_32_cast  (zext             ) [ 000000000000000000000000]
tmp_64       (add              ) [ 000000000000000000000000]
p_shl7_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_41       (bitconcatenate   ) [ 000000000000000000000000]
p_shl8_cast  (zext             ) [ 000000000000000000000000]
tmp_65       (add              ) [ 000000111111111110000000]
StgValue_88  (br               ) [ 001111111111111111111111]
tmp_29_cast  (zext             ) [ 000000000000000000000000]
tmp_61       (add              ) [ 000000000000000001111111]
w_4          (add              ) [ 001110000000000001111111]
sum_1        (phi              ) [ 001111111111111111111111]
n            (phi              ) [ 000000100000000000000000]
exitcond     (icmp             ) [ 001111111111111111111111]
empty_29     (speclooptripcount) [ 000000000000000000000000]
n_4          (add              ) [ 001111111111111111111111]
StgValue_98  (br               ) [ 000000000000000000000000]
tmp_33_cast  (zext             ) [ 000000000000000000000000]
tmp_66       (add              ) [ 000000000000000000000000]
tmp_91_cast  (zext             ) [ 000000000000000000000000]
weight_addr  (getelementptr    ) [ 000000010000000000000000]
tmp2         (xor              ) [ 000000000000000000000000]
tmp2_cast    (sext             ) [ 000000000000000000000000]
tmp_34       (add              ) [ 000000000000000000000000]
tmp_35_cast  (zext             ) [ 000000000000000000000000]
tmp_67       (add              ) [ 000000000000000000000000]
tmp_92_cast  (zext             ) [ 000000000000000000000000]
input_addr   (getelementptr    ) [ 000000010000000000000000]
StgValue_112 (br               ) [ 001111111111111111111111]
weight_load  (load             ) [ 000000001111000000000000]
input_load   (load             ) [ 000000001111000000000000]
tmp_36       (fmul             ) [ 000000000000111110000000]
sum_5        (fadd             ) [ 001111111111111111111111]
StgValue_124 (br               ) [ 001111111111111111111111]
bias_load    (load             ) [ 000000000000000000111110]
result       (fadd             ) [ 000000000000000000000001]
tmp_83_cast  (zext             ) [ 000000000000000000000000]
output_addr  (getelementptr    ) [ 000000000000000000000000]
StgValue_133 (store            ) [ 000000000000000000000000]
StgValue_134 (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="bias_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="3"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="weight_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="9" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="input_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="16" slack="0"/>
<pin id="85" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="output_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="14" slack="0"/>
<pin id="97" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_133_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/23 "/>
</bind>
</comp>

<comp id="105" class="1005" name="co_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="co_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="h_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="h_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="w_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="w_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="sum_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="sum_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="m_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="m_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="sum_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="sum_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="n_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="n_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/12 result/18 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="exitcond4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="co_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_52_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl3_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_53_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl4_cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl4_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_54_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_55_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl2_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_56_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_75_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_75_cast/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_57_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_shl_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_58_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_27_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_59_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl5_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_39_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl6_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_60_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="14" slack="0"/>
<pin id="337" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_28_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="h_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="m_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_30_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_62_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="3"/>
<pin id="378" dir="0" index="1" bw="2" slack="0"/>
<pin id="379" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_40_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_63_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp1_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_31_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="2"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_32_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_64_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="3"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl7_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_41_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="0" index="1" bw="11" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_shl8_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_65_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_29_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_61_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="2"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="1" index="2" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="w_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="exitcond_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="n_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_33_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_66_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_91_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp2_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_34_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="2"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_35_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_67_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_92_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_83_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="7"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/23 "/>
</bind>
</comp>

<comp id="520" class="1005" name="co_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_54_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="3"/>
<pin id="527" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_75_cast_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="3"/>
<pin id="532" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_75_cast "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_58_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="540" class="1005" name="bias_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="3"/>
<pin id="542" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_s_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="2"/>
<pin id="550" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_60_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="2"/>
<pin id="555" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_28_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="2"/>
<pin id="563" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="566" class="1005" name="h_4_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="574" class="1005" name="m_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_63_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_65_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_61_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="7"/>
<pin id="591" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="594" class="1005" name="w_4_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="1"/>
<pin id="596" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="602" class="1005" name="n_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="607" class="1005" name="weight_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="1"/>
<pin id="609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="input_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="1"/>
<pin id="614" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="weight_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="622" class="1005" name="input_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_36_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sum_5_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="637" class="1005" name="bias_load_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="642" class="1005" name="result_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="173"><net_src comp="140" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="163" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="140" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="109" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="109" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="109" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="216"><net_src comp="109" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="109" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="109" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="225" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="109" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="213" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="109" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="237" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="120" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="120" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="120" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="309" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="314" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="132" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="132" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="116" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="156" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="156" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="156" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="376" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="156" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="8" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="412" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="417" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="128" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="128" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="16" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="179" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="179" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="179" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="488"><net_src comp="179" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="523"><net_src comp="202" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="528"><net_src comp="245" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="533"><net_src comp="269" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="538"><net_src comp="285" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="543"><net_src comp="58" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="551"><net_src comp="297" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="556"><net_src comp="334" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="564"><net_src comp="346" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="569"><net_src comp="354" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="577"><net_src comp="366" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="582"><net_src comp="387" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="587"><net_src comp="437" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="592"><net_src comp="447" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="597"><net_src comp="452" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="605"><net_src comp="464" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="610"><net_src comp="69" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="615"><net_src comp="81" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="620"><net_src comp="76" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="625"><net_src comp="88" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="630"><net_src comp="192" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="635"><net_src comp="186" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="640"><net_src comp="65" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="645"><net_src comp="186" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: subconv_3x3_32_strid : input_r | {6 7 }
	Port: subconv_3x3_32_strid : weight | {6 7 }
	Port: subconv_3x3_32_strid : bias | {5 17 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_4 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_cast : 1
		tmp_52 : 1
		p_shl3_cast : 2
		tmp_53 : 1
		p_shl4_cast1 : 2
		p_shl4_cast : 2
		tmp_54 : 3
		tmp_55 : 1
		p_shl2_cast : 2
		tmp_56 : 3
		tmp_75_cast : 4
		tmp_57 : 1
		p_shl_cast : 2
		tmp_58 : 3
		bias_addr : 2
	State 3
		exitcond3 : 1
		StgValue_51 : 2
		tmp_s : 1
		tmp_27_cast : 1
		tmp_59 : 2
		p_shl5_cast : 3
		tmp_39 : 3
		p_shl6_cast : 4
		tmp_60 : 5
	State 4
		exitcond2 : 1
		StgValue_64 : 2
		tmp_28 : 1
	State 5
		exitcond1 : 1
		m_4 : 1
		StgValue_74 : 2
		tmp_30_cast : 1
		tmp_62 : 2
		tmp_40 : 3
		tmp_63 : 3
		tmp1 : 1
		tmp1_cast : 1
		tmp_31 : 2
		tmp_32_cast : 3
		tmp_64 : 4
		p_shl7_cast : 5
		tmp_41 : 5
		p_shl8_cast : 6
		tmp_65 : 7
		tmp_61 : 1
	State 6
		exitcond : 1
		n_4 : 1
		StgValue_98 : 2
		tmp_33_cast : 1
		tmp_66 : 2
		tmp_91_cast : 3
		weight_addr : 4
		weight_load : 5
		tmp2 : 1
		tmp2_cast : 1
		tmp_34 : 2
		tmp_35_cast : 3
		tmp_67 : 4
		tmp_92_cast : 5
		input_addr : 6
		input_load : 7
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		output_addr : 1
		StgValue_133 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     co_4_fu_202     |    0    |    20   |    10   |
|          |    tmp_54_fu_245    |    0    |    35   |    15   |
|          |    tmp_58_fu_285    |    0    |    32   |    14   |
|          |    tmp_59_fu_309    |    0    |    35   |    15   |
|          |    tmp_60_fu_334    |    0    |    47   |    19   |
|          |      h_4_fu_354     |    0    |    20   |    10   |
|          |      m_4_fu_366     |    0    |    11   |    8    |
|          |    tmp_62_fu_376    |    0    |    29   |    13   |
|    add   |    tmp_31_fu_403    |    0    |    23   |    11   |
|          |    tmp_64_fu_412    |    0    |    38   |    16   |
|          |    tmp_65_fu_437    |    0    |    53   |    21   |
|          |    tmp_61_fu_447    |    0    |    47   |    19   |
|          |      w_4_fu_452     |    0    |    20   |    10   |
|          |      n_4_fu_464     |    0    |    11   |    8    |
|          |    tmp_66_fu_474    |    0    |    32   |    14   |
|          |    tmp_34_fu_494    |    0    |    23   |    11   |
|          |    tmp_67_fu_503    |    0    |    53   |    21   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_186     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_192     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_56_fu_263    |    0    |    26   |    12   |
|          |    tmp_63_fu_387    |    0    |    32   |    14   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_196  |    0    |    0    |    2    |
|          |   exitcond3_fu_291  |    0    |    0    |    2    |
|   icmp   |   exitcond2_fu_340  |    0    |    0    |    2    |
|          |   exitcond1_fu_360  |    0    |    0    |    1    |
|          |   exitcond_fu_458   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    xor   |     tmp1_fu_393     |    0    |    0    |    2    |
|          |     tmp2_fu_484     |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_208     |    0    |    0    |    0    |
|          |   tmp_cast_fu_213   |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_225 |    0    |    0    |    0    |
|          | p_shl4_cast1_fu_237 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_241 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_259 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_281  |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_305 |    0    |    0    |    0    |
|   zext   |  p_shl6_cast_fu_330 |    0    |    0    |    0    |
|          |  tmp_30_cast_fu_372 |    0    |    0    |    0    |
|          |  tmp_32_cast_fu_408 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_433 |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_443 |    0    |    0    |    0    |
|          |  tmp_33_cast_fu_470 |    0    |    0    |    0    |
|          |  tmp_91_cast_fu_479 |    0    |    0    |    0    |
|          |  tmp_35_cast_fu_499 |    0    |    0    |    0    |
|          |  tmp_92_cast_fu_508 |    0    |    0    |    0    |
|          |  tmp_83_cast_fu_513 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_52_fu_217    |    0    |    0    |    0    |
|          |    tmp_53_fu_229    |    0    |    0    |    0    |
|          |    tmp_55_fu_251    |    0    |    0    |    0    |
|          |    tmp_57_fu_273    |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_297    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_314 |    0    |    0    |    0    |
|          |    tmp_39_fu_322    |    0    |    0    |    0    |
|          |    tmp_28_fu_346    |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_417 |    0    |    0    |    0    |
|          |    tmp_41_fu_425    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_75_cast_fu_269 |    0    |    0    |    0    |
|   sext   |   tmp1_cast_fu_399  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_490  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_40_fu_381    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   935   |   984   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bias_addr_reg_540 |    5   |
| bias_load_reg_637 |   32   |
|    co_4_reg_520   |    5   |
|     co_reg_105    |    5   |
|    h_4_reg_566    |    5   |
|     h_reg_116     |    5   |
| input_addr_reg_612|   15   |
| input_load_reg_622|   32   |
|    m_4_reg_574    |    2   |
|     m_reg_152     |    2   |
|    n_4_reg_602    |    2   |
|     n_reg_175     |    2   |
|   result_reg_642  |   32   |
|   sum_1_reg_163   |   32   |
|   sum_5_reg_632   |   32   |
|    sum_reg_140    |   32   |
|   tmp_28_reg_561  |    6   |
|   tmp_36_reg_627  |   32   |
|   tmp_54_reg_525  |   11   |
|   tmp_58_reg_535  |   10   |
|   tmp_60_reg_553  |   14   |
|   tmp_61_reg_589  |   14   |
|   tmp_63_reg_579  |    9   |
|   tmp_65_reg_584  |   16   |
|tmp_75_cast_reg_530|    9   |
|   tmp_s_reg_548   |    6   |
|    w_4_reg_594    |    5   |
|     w_reg_128     |    5   |
|weight_addr_reg_607|    8   |
|weight_load_reg_617|   32   |
+-------------------+--------+
|       Total       |   417  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  15  |   30   ||    9    |
|     h_reg_116    |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_128    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_140   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_186    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_186    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   935  |   984  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   417  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1352  |  1047  |
+-----------+--------+--------+--------+--------+
