<stg><name>dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc</name>


<trans_list>

<trans id="8" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:1 %conv3_biases_local_addr = getelementptr i32 %conv3_biases_local, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv3_biases_local_addr"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="1">
<![CDATA[
newFuncRoot:2 %conv3_biases_local_load = load i1 %conv3_biases_local_addr

]]></Node>
<StgValue><ssdm name="conv3_biases_local_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="1">
<![CDATA[
newFuncRoot:2 %conv3_biases_local_load = load i1 %conv3_biases_local_addr

]]></Node>
<StgValue><ssdm name="conv3_biases_local_load"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ret_ln0 = ret i32 %conv3_biases_local_load

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="9" name="conv3_biases_local" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="conv3_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="10" from="conv3_biases_local" to="conv3_biases_local_addr" fromId="9" toId="3">
</dataflow>
<dataflow id="12" from="StgValue_11" to="conv3_biases_local_addr" fromId="11" toId="3">
</dataflow>
<dataflow id="13" from="StgValue_11" to="conv3_biases_local_addr" fromId="11" toId="3">
</dataflow>
<dataflow id="14" from="conv3_biases_local_addr" to="conv3_biases_local_load" fromId="3" toId="4">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="15" toId="5">
</dataflow>
<dataflow id="17" from="conv3_biases_local" to="specmemcore_ln0" fromId="9" toId="5">
</dataflow>
<dataflow id="19" from="StgValue_18" to="specmemcore_ln0" fromId="18" toId="5">
</dataflow>
<dataflow id="21" from="StgValue_20" to="specmemcore_ln0" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="StgValue_22" to="specmemcore_ln0" fromId="22" toId="5">
</dataflow>
<dataflow id="24" from="conv3_biases_local_addr" to="conv3_biases_local_load" fromId="3" toId="6">
</dataflow>
<dataflow id="25" from="conv3_biases_local_load" to="ret_ln0" fromId="6" toId="7">
</dataflow>
</dataflows>


</stg>
