{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-06-40/tmp/860fe66a44ff46ecb7ccfb484cb3614d.lib ",
   "modules": {
      "\\viterbi_top": {
         "num_wires":         2713,
         "num_wire_bits":     3234,
         "num_pub_wires":     45,
         "num_pub_wire_bits": 462,
         "num_ports":         18,
         "num_port_bits":     362,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         2841,
         "num_cells_by_type": {
            "$_ANDNOT_": 1044,
            "$_AND_": 39,
            "$_DFFE_PN0P_": 113,
            "$_DFF_PN0_": 3,
            "$_DFF_PN1_": 1,
            "$_MUX_": 212,
            "$_NAND_": 172,
            "$_NOR_": 177,
            "$_NOT_": 202,
            "$_ORNOT_": 172,
            "$_OR_": 180,
            "$_XNOR_": 227,
            "$_XOR_": 299
         }
      }
   },
      "design": {
         "num_wires":         2713,
         "num_wire_bits":     3234,
         "num_pub_wires":     45,
         "num_pub_wire_bits": 462,
         "num_ports":         18,
         "num_port_bits":     362,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         2841,
         "num_cells_by_type": {
            "$_ANDNOT_": 1044,
            "$_AND_": 39,
            "$_DFFE_PN0P_": 113,
            "$_DFF_PN0_": 3,
            "$_DFF_PN1_": 1,
            "$_MUX_": 212,
            "$_NAND_": 172,
            "$_NOR_": 177,
            "$_NOT_": 202,
            "$_ORNOT_": 172,
            "$_OR_": 180,
            "$_XNOR_": 227,
            "$_XOR_": 299
         }
      }
}

