// Seed: 198820745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri1 id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = {-1, 1} > 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd86,
    parameter id_4  = 32'd94
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout tri0 id_16;
  input wire id_15;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_3,
      id_16,
      id_9
  );
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire _id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18;
  ;
  logic [id_11 : id_4] id_19;
  assign id_16 = 1;
endmodule
