============================================================
   Tang Dynasty, V4.1.389
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.389/bin/td.exe
   Built at =   12:28:42 Mar  8 2018
   Run by =     Administrator
   Run Date =   Mon May 28 13:40:50 2018

   Run on =     Y1YBFM96WTED81W
============================================================
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.306817s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (85.9%)

CMD-006 : used memory is 104 MB, reserved memory is 81 MB, peak memory is 104 MB
CMD-004 : start command "import_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.356585s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (5.7%)

CMD-006 : used memory is 183 MB, reserved memory is 149 MB, peak memory is 183 MB
CMD-005 : finish command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.537057s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (12.2%)

CMD-006 : used memory is 183 MB, reserved memory is 149 MB, peak memory is 183 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.098696s wall, 1.060807s user + 0.031200s system = 1.092007s CPU (99.4%)

CMD-006 : used memory is 194 MB, reserved memory is 158 MB, peak memory is 194 MB
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(2541)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(756)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 62/15 useful/useless nets, 34/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 24 better
OPT-300 : Optimize round 2
RTL-100 : 61/1 useful/useless nets, 33/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           27
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 65/0 useful/useless nets, 37/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 141/50 useful/useless nets, 63/25 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 90/0 useful/useless nets, 62/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 1/24 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-308 : Net "clk25" drive clk pins.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
PLC-001 : Initial placement ...
PLC-001 : design contains 22 instances, 14 slices, 1 macros(13 instances)
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 1515.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 640.6, overlap = 0
PLC-004 : Step(2): len = 640.6, overlap = 0
PLC-004 : Step(3): len = 510.6, overlap = 0
PLC-004 : Step(4): len = 510.6, overlap = 0
PLC-004 : Step(5): len = 400.8, overlap = 0
PLC-004 : Step(6): len = 400.8, overlap = 0
PLC-004 : Step(7): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(8): len = 400.8, overlap = 0
PLC-004 : Step(9): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(10): len = 400.6, overlap = 0
PLC-004 : Step(11): len = 400.6, overlap = 0
PLC-004 : Step(12): len = 400.6, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 400.6, Over = 0
PLC-001 : Final: Len = 400.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_area -io_info -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 408, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.006586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 34% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 42% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 :  0.027202s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (229.4%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.004091s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (1144.1%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.060649s wall, 1.045207s user + 0.109201s system = 1.154407s CPU (108.8%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.116736s wall, 1.138807s user + 0.109201s system = 1.248008s CPU (111.8%)

CMD-006 : used memory is 232 MB, reserved memory is 192 MB, peak memory is 315 MB
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000100011110011001 -f F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 755 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.364539s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (3.4%)

CMD-006 : used memory is 227 MB, reserved memory is 188 MB, peak memory is 315 MB
CMD-005 : finish command "download -svf F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.521060s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (13.3%)

CMD-006 : used memory is 227 MB, reserved memory is 188 MB, peak memory is 315 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "import_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000100011110011001 -f F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 755 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.247568s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (97.5%)

CMD-006 : used memory is 279 MB, reserved memory is 239 MB, peak memory is 315 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  33.471997s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (1.6%)

CMD-006 : used memory is 281 MB, reserved memory is 241 MB, peak memory is 315 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  35.062532s wall, 1.762811s user + 0.031200s system = 1.794012s CPU (5.1%)

CMD-006 : used memory is 281 MB, reserved memory is 241 MB, peak memory is 315 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "download -spd 1 -mode erase_spi"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "program -cable 0 -spd 1"
CMD-004 : start command "set_print_message_level warning"
CMD-004 : start command "set_print_message_level note"
RUN-001 : Erase flash successfully.
CMD-005 : finish command "download -spd 1 -mode erase_spi" in  1.470091s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (67.9%)

CMD-006 : used memory is 276 MB, reserved memory is 236 MB, peak memory is 315 MB
GUI-001 : Erase flash success!
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.094706s wall, 1.029607s user + 0.062400s system = 1.092007s CPU (99.8%)

CMD-006 : used memory is 283 MB, reserved memory is 242 MB, peak memory is 315 MB
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=12,CLKC0_DIV=3,CLKC1_DIV=36,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=3,CLKC1_CPHASE=36,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=2,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=2,CLKC1_DUTY_INT=19) in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(2541)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(756)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 62/15 useful/useless nets, 34/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 24 better
OPT-300 : Optimize round 2
RTL-100 : 61/1 useful/useless nets, 33/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           27
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 65/0 useful/useless nets, 37/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 141/50 useful/useless nets, 63/25 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 90/0 useful/useless nets, 62/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 1/24 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-308 : Net "clk25" drive clk pins.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
PLC-001 : Initial placement ...
PLC-001 : design contains 22 instances, 14 slices, 1 macros(13 instances)
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 1515.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(13): len = 640.6, overlap = 0
PLC-004 : Step(14): len = 640.6, overlap = 0
PLC-004 : Step(15): len = 510.6, overlap = 0
PLC-004 : Step(16): len = 510.6, overlap = 0
PLC-004 : Step(17): len = 400.8, overlap = 0
PLC-004 : Step(18): len = 400.8, overlap = 0
PLC-004 : Step(19): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(20): len = 400.8, overlap = 0
PLC-004 : Step(21): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(22): len = 400.6, overlap = 0
PLC-004 : Step(23): len = 400.6, overlap = 0
PLC-004 : Step(24): len = 400.6, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 400.6, Over = 0
PLC-001 : Final: Len = 400.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_area -io_info -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002915s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (535.2%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 408, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.006823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 34% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 42% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 :  0.027211s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (229.3%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.003583s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (870.8%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.040911s wall, 1.045207s user + 0.046800s system = 1.092007s CPU (104.9%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.096818s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (103.8%)

CMD-006 : used memory is 315 MB, reserved memory is 274 MB, peak memory is 394 MB
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000100110001010010 -f F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 751 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.380371s wall, 1.341609s user + 0.046800s system = 1.388409s CPU (100.6%)

CMD-006 : used memory is 303 MB, reserved memory is 264 MB, peak memory is 394 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  33.195571s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (1.4%)

CMD-006 : used memory is 305 MB, reserved memory is 266 MB, peak memory is 394 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  34.928993s wall, 1.731611s user + 0.140401s system = 1.872012s CPU (5.4%)

CMD-006 : used memory is 305 MB, reserved memory is 266 MB, peak memory is 394 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.101252s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (102.0%)

CMD-006 : used memory is 305 MB, reserved memory is 266 MB, peak memory is 394 MB
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(2541)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.1.389/arch/ef2_macro.v(756)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/al_ip/AL_MCU.v(31)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 62/15 useful/useless nets, 34/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 24 better
OPT-300 : Optimize round 2
RTL-100 : 61/1 useful/useless nets, 33/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           27
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 25
  #LATCH                0
#MACRO_ADD              1

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 65/0 useful/useless nets, 37/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 141/50 useful/useless nets, 63/25 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 90/0 useful/useless nets, 62/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-BLE-301 : Packing 26 adder to BLE ...
PAK-BLE-302 : Packed 26 adder and 25 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 0 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (0 nodes)...
PAK-SEQ-303 : Packed 0 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 0 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 1/24 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-308 : Net "clk25" drive clk pins.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
PLC-001 : Initial placement ...
PLC-001 : design contains 22 instances, 14 slices, 1 macros(13 instances)
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 26 clock pins, and constraint 51 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : Global placement ...
PLC-001 : Initial: Len = 1515.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(25): len = 640.6, overlap = 0
PLC-004 : Step(26): len = 640.6, overlap = 0
PLC-004 : Step(27): len = 510.6, overlap = 0
PLC-004 : Step(28): len = 510.6, overlap = 0
PLC-004 : Step(29): len = 400.8, overlap = 0
PLC-004 : Step(30): len = 400.8, overlap = 0
PLC-004 : Step(31): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(32): len = 400.8, overlap = 0
PLC-004 : Step(33): len = 400.8, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.996250
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(34): len = 400.6, overlap = 0
PLC-004 : Step(35): len = 400.6, overlap = 0
PLC-004 : Step(36): len = 400.6, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 400.6, Over = 0
PLC-001 : Final: Len = 400.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 126, tnet num: 50, tinst num: 21, tnode num: 179, tedge num: 194.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_area -io_info -file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#le                    27   out of   4480    0.60%
  #lut                 27   out of   4480    0.60%
  #reg                 25   out of   4480    0.56%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    115    3.48%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#bufg                   3   out of     16   18.75%

CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.1.389/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RUN-001 : Pin misalignment score is improved from 1 to 1
RUN-001 : Pin local connectivity score is improved from 5 to 0
RTE-301 : End pin swap;  0.002243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 24 instances
RUN-001 : 13 mslices, 1 lslices, 4 pads, 0 brams, 0 dsps
RUN-001 : There are total 52 nets
RUN-001 : 47 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 408, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 50 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.006777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 34% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 40% nets. 
RTE-301 : Routed 42% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 :  0.026101s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (179.3%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.004110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 2000, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 2000
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.066189s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (98.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.121150s wall, 1.076407s user + 0.031200s system = 1.107607s CPU (98.8%)

CMD-006 : used memory is 332 MB, reserved memory is 290 MB, peak memory is 411 MB
CMD-004 : start command "export_db F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
CMD-004 : start command "bitgen -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit -version 0X0000 -svf F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf -svf_comment_on -128 F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/SDK/Quick_Start/Quick_Start.bin -g ucode:00000000000000000100110110011000 -f F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 24
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 52, pip num: 255
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 87 valid insts, and 755 bits set as '1'.
BIT-701 : Generate bits file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit.
BIT-701 : Generate svf file F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.svf.
CMD-004 : start command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.412158s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (99.4%)

CMD-006 : used memory is 322 MB, reserved memory is 284 MB, peak memory is 411 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  33.528993s wall, 0.577204s user + 0.046800s system = 0.624004s CPU (1.9%)

CMD-006 : used memory is 324 MB, reserved memory is 286 MB, peak memory is 411 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  35.292290s wall, 1.965613s user + 0.078001s system = 2.043613s CPU (5.8%)

CMD-006 : used memory is 324 MB, reserved memory is 286 MB, peak memory is 411 MB
GUI-001 : Download success!
CMD-004 : start command "download -spd 1 -mode erase_spi"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "program -cable 0 -spd 1"
CMD-004 : start command "set_print_message_level warning"
CMD-004 : start command "set_print_message_level note"
RUN-001 : Erase flash successfully.
CMD-005 : finish command "download -spd 1 -mode erase_spi" in  1.469943s wall, 1.029607s user + 0.031200s system = 1.060807s CPU (72.2%)

CMD-006 : used memory is 323 MB, reserved memory is 285 MB, peak memory is 411 MB
GUI-001 : Erase flash success!
CMD-004 : start command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit F:/Anlogic_MCU/Release_To_Custom/V20180507_1/Anlogic_MCU/Demo/FPGA/Quick_Start/Quick_Start.bit" in  1.373844s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (98.8%)

CMD-006 : used memory is 321 MB, reserved memory is 283 MB, peak memory is 411 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  33.137263s wall, 0.639604s user + 0.078001s system = 0.717605s CPU (2.2%)

CMD-006 : used memory is 321 MB, reserved memory is 284 MB, peak memory is 411 MB
CMD-004 : start command "program -cable 0"
CMD-005 : finish command "download -bit F:\Anlogic_MCU\Release_To_Custom\V20180507_1\Anlogic_MCU\Demo\FPGA\Quick_Start\Quick_Start.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  34.859397s wall, 1.950012s user + 0.124801s system = 2.074813s CPU (6.0%)

CMD-006 : used memory is 321 MB, reserved memory is 284 MB, peak memory is 411 MB
GUI-001 : Download success!
