begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*	$NetBSD: cache_mipsNN.c,v 1.10 2005/12/24 20:07:19 perry Exp $	*/
end_comment

begin_comment
comment|/*  * Copyright 2001 Wasabi Systems, Inc.  * All rights reserved.  *  * Written by Jason R. Thorpe and Simon Burge for Wasabi Systems, Inc.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed for the NetBSD Project by  *	Wasabi Systems, Inc.  * 4. The name of Wasabi Systems, Inc. may not be used to endorse  *    or promote products derived from this software without specific prior  *    written permission.  *  * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  * POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/types.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<machine/cache.h>
end_include

begin_include
include|#
directive|include
file|<machine/cache_r4k.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpuinfo.h>
end_include

begin_define
define|#
directive|define
name|round_line16
parameter_list|(
name|x
parameter_list|)
value|(((x) + 15)& ~15)
end_define

begin_define
define|#
directive|define
name|trunc_line16
parameter_list|(
name|x
parameter_list|)
value|((x)& ~15)
end_define

begin_define
define|#
directive|define
name|round_line32
parameter_list|(
name|x
parameter_list|)
value|(((x) + 31)& ~31)
end_define

begin_define
define|#
directive|define
name|trunc_line32
parameter_list|(
name|x
parameter_list|)
value|((x)& ~31)
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|SB1250_PASS1
end_ifdef

begin_define
define|#
directive|define
name|SYNC
value|__asm volatile("sync; sync")
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|SYNC
value|__asm volatile("sync")
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|TARGET_OCTEON
end_ifdef

begin_define
define|#
directive|define
name|SYNCI
value|mips_sync_icache();
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|SYNCI
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Exported variables for consumers like bus_dma code  */
end_comment

begin_decl_stmt
name|int
name|mips_picache_linesize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|mips_pdcache_linesize
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|picache_size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|picache_stride
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|picache_loopcount
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|picache_way_mask
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pdcache_size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pdcache_stride
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pdcache_loopcount
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pdcache_way_mask
decl_stmt|;
end_decl_stmt

begin_function
name|void
name|mipsNN_cache_init
parameter_list|(
name|struct
name|mips_cpuinfo
modifier|*
name|cpuinfo
parameter_list|)
block|{
name|int
name|flush_multiple_lines_per_way
decl_stmt|;
name|flush_multiple_lines_per_way
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_linesize
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_linesize
operator|>
name|PAGE_SIZE
expr_stmt|;
if|if
condition|(
name|cpuinfo
operator|->
name|icache_virtual
condition|)
block|{
comment|/* 		 * With a virtual Icache we don't need to flush 		 * multiples of the page size with index ops; we just 		 * need to flush one pages' worth. 		 */
name|flush_multiple_lines_per_way
operator|=
literal|0
expr_stmt|;
block|}
if|if
condition|(
name|flush_multiple_lines_per_way
condition|)
block|{
name|picache_stride
operator|=
name|PAGE_SIZE
expr_stmt|;
name|picache_loopcount
operator|=
operator|(
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_linesize
operator|/
name|PAGE_SIZE
operator|)
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nways
expr_stmt|;
block|}
else|else
block|{
name|picache_stride
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_linesize
expr_stmt|;
name|picache_loopcount
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nways
expr_stmt|;
block|}
if|if
condition|(
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_linesize
operator|<
name|PAGE_SIZE
condition|)
block|{
name|pdcache_stride
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_linesize
expr_stmt|;
name|pdcache_loopcount
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nways
expr_stmt|;
block|}
else|else
block|{
name|pdcache_stride
operator|=
name|PAGE_SIZE
expr_stmt|;
name|pdcache_loopcount
operator|=
operator|(
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nsets
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_linesize
operator|/
name|PAGE_SIZE
operator|)
operator|*
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nways
expr_stmt|;
block|}
name|mips_picache_linesize
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_linesize
expr_stmt|;
name|mips_pdcache_linesize
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_linesize
expr_stmt|;
name|picache_size
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_size
expr_stmt|;
name|picache_way_mask
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|ic_nways
operator|-
literal|1
expr_stmt|;
name|pdcache_size
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_size
expr_stmt|;
name|pdcache_way_mask
operator|=
name|cpuinfo
operator|->
name|l1
operator|.
name|dc_nways
operator|-
literal|1
expr_stmt|;
define|#
directive|define
name|CACHE_DEBUG
ifdef|#
directive|ifdef
name|CACHE_DEBUG
name|printf
argument_list|(
literal|"Cache info:\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|cpuinfo
operator|->
name|icache_virtual
condition|)
name|printf
argument_list|(
literal|"  icache is virtual\n"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"  picache_stride    = %d\n"
argument_list|,
name|picache_stride
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"  picache_loopcount = %d\n"
argument_list|,
name|picache_loopcount
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"  pdcache_stride    = %d\n"
argument_list|,
name|pdcache_stride
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"  pdcache_loopcount = %d\n"
argument_list|,
name|pdcache_loopcount
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_all_16
parameter_list|(
name|void
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|,
name|eva
decl_stmt|;
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|eva
operator|=
name|va
operator|+
name|picache_size
expr_stmt|;
comment|/* 	 * Since we're hitting the whole thing, we don't have to 	 * worry about the N different "ways". 	 */
name|mips_intern_dcache_wbinv_all
argument_list|()
expr_stmt|;
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_all_32
parameter_list|(
name|void
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|,
name|eva
decl_stmt|;
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|eva
operator|=
name|va
operator|+
name|picache_size
expr_stmt|;
comment|/* 	 * Since we're hitting the whole thing, we don't have to 	 * worry about the N different "ways". 	 */
name|mips_intern_dcache_wbinv_all
argument_list|()
expr_stmt|;
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
name|mips_intern_dcache_wb_range
argument_list|(
name|va
argument_list|,
operator|(
name|eva
operator|-
name|va
operator|)
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|16
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
name|mips_intern_dcache_wb_range
argument_list|(
name|va
argument_list|,
operator|(
name|eva
operator|-
name|va
operator|)
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|32
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_index_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|unsigned
name|int
name|eva
decl_stmt|,
name|tmpva
decl_stmt|;
name|int
name|i
decl_stmt|,
name|stride
decl_stmt|,
name|loopcount
decl_stmt|;
comment|/* 	 * Since we're doing Index ops, we expect to not be able 	 * to access the address we've been given.  So, get the 	 * bits that determine the cache index, and make a KSEG0 	 * address out of them. 	 */
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
name|va
operator|&
name|picache_way_mask
argument_list|)
expr_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
comment|/* 	 * GCC generates better code in the loops if we reference local 	 * copies of these global variables. 	 */
name|stride
operator|=
name|picache_stride
expr_stmt|;
name|loopcount
operator|=
name|picache_loopcount
expr_stmt|;
name|mips_intern_dcache_wbinv_range_index
argument_list|(
name|va
argument_list|,
operator|(
name|eva
operator|-
name|va
operator|)
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|8
operator|*
literal|16
operator|)
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_r4k_op_8lines_16
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|8
operator|*
literal|16
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_op_r4k_line
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_index_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|unsigned
name|int
name|eva
decl_stmt|,
name|tmpva
decl_stmt|;
name|int
name|i
decl_stmt|,
name|stride
decl_stmt|,
name|loopcount
decl_stmt|;
comment|/* 	 * Since we're doing Index ops, we expect to not be able 	 * to access the address we've been given.  So, get the 	 * bits that determine the cache index, and make a KSEG0 	 * address out of them. 	 */
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
name|va
operator|&
name|picache_way_mask
argument_list|)
expr_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
comment|/* 	 * GCC generates better code in the loops if we reference local 	 * copies of these global variables. 	 */
name|stride
operator|=
name|picache_stride
expr_stmt|;
name|loopcount
operator|=
name|picache_loopcount
expr_stmt|;
name|mips_intern_dcache_wbinv_range_index
argument_list|(
name|va
argument_list|,
operator|(
name|eva
operator|-
name|va
operator|)
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|8
operator|*
literal|32
operator|)
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_r4k_op_8lines_32
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|8
operator|*
literal|32
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_op_r4k_line
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_I
operator||
name|CACHEOP_R4K_INDEX_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_all_16
parameter_list|(
name|void
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|,
name|eva
decl_stmt|;
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|eva
operator|=
name|va
operator|+
name|pdcache_size
expr_stmt|;
comment|/* 	 * Since we're hitting the whole thing, we don't have to 	 * worry about the N different "ways". 	 */
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_all_32
parameter_list|(
name|void
parameter_list|)
block|{
name|vm_offset_t
name|va
decl_stmt|,
name|eva
decl_stmt|;
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|eva
operator|=
name|va
operator|+
name|pdcache_size
expr_stmt|;
comment|/* 	 * Since we're hitting the whole thing, we don't have to 	 * worry about the N different "ways". 	 */
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|16
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|32
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_index_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|unsigned
name|int
name|eva
decl_stmt|,
name|tmpva
decl_stmt|;
name|int
name|i
decl_stmt|,
name|stride
decl_stmt|,
name|loopcount
decl_stmt|;
comment|/* 	 * Since we're doing Index ops, we expect to not be able 	 * to access the address we've been given.  So, get the 	 * bits that determine the cache index, and make a KSEG0 	 * address out of them. 	 */
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
name|va
operator|&
name|pdcache_way_mask
argument_list|)
expr_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
comment|/* 	 * GCC generates better code in the loops if we reference local 	 * copies of these global variables. 	 */
name|stride
operator|=
name|pdcache_stride
expr_stmt|;
name|loopcount
operator|=
name|pdcache_loopcount
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|8
operator|*
literal|16
operator|)
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_r4k_op_8lines_16
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|8
operator|*
literal|16
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_op_r4k_line
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_index_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|unsigned
name|int
name|eva
decl_stmt|,
name|tmpva
decl_stmt|;
name|int
name|i
decl_stmt|,
name|stride
decl_stmt|,
name|loopcount
decl_stmt|;
comment|/* 	 * Since we're doing Index ops, we expect to not be able 	 * to access the address we've been given.  So, get the 	 * bits that determine the cache index, and make a KSEG0 	 * address out of them. 	 */
name|va
operator|=
name|MIPS_PHYS_TO_KSEG0
argument_list|(
name|va
operator|&
name|pdcache_way_mask
argument_list|)
expr_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
comment|/* 	 * GCC generates better code in the loops if we reference local 	 * copies of these global variables. 	 */
name|stride
operator|=
name|pdcache_stride
expr_stmt|;
name|loopcount
operator|=
name|pdcache_loopcount
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|8
operator|*
literal|32
operator|)
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_r4k_op_8lines_32
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|8
operator|*
literal|32
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|tmpva
operator|=
name|va
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|loopcount
condition|;
name|i
operator|++
operator|,
name|tmpva
operator|+=
name|stride
control|)
name|cache_op_r4k_line
argument_list|(
name|tmpva
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_INDEX_WB_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_inv_range_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|16
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_inv_range_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|32
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_INV
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wb_range_16
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line16
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line16
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|16
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_16
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|16
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|16
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wb_range_32
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|vm_offset_t
name|eva
decl_stmt|;
name|eva
operator|=
name|round_line32
argument_list|(
name|va
operator|+
name|size
argument_list|)
expr_stmt|;
name|va
operator|=
name|trunc_line32
argument_list|(
name|va
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|eva
operator|-
name|va
operator|)
operator|>=
operator|(
literal|32
operator|*
literal|32
operator|)
condition|)
block|{
name|cache_r4k_op_32lines_32
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB
argument_list|)
expr_stmt|;
name|va
operator|+=
operator|(
literal|32
operator|*
literal|32
operator|)
expr_stmt|;
block|}
while|while
condition|(
name|va
operator|<
name|eva
condition|)
block|{
name|cache_op_r4k_line
argument_list|(
name|va
argument_list|,
name|CACHE_R4K_D
operator||
name|CACHEOP_R4K_HIT_WB
argument_list|)
expr_stmt|;
name|va
operator|+=
literal|32
expr_stmt|;
block|}
name|SYNC
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|TARGET_OCTEON
end_ifdef

begin_function
name|void
name|mipsNN_icache_sync_all_128
parameter_list|(
name|void
parameter_list|)
block|{
name|SYNCI
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_icache_sync_range_index_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{ }
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_all_128
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|SYNC
expr_stmt|;
block|}
end_function

begin_function
name|void
name|mipsNN_pdcache_wbinv_range_index_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{ }
end_function

begin_function
name|void
name|mipsNN_pdcache_inv_range_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{ }
end_function

begin_function
name|void
name|mipsNN_pdcache_wb_range_128
parameter_list|(
name|vm_offset_t
name|va
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
name|SYNC
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

end_unit

