-- VERILATE & BUILD --------
verilator -cc --exe --build -j top.v sim_main.cpp
make[1]: Nothing to be done for `default'.
- V e r i l a t i o n   R e p o r t: Verilator 5.024 2024-04-05 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.019 s (elab=0.000, cvt=0.000, bld=0.018); cpu 0.000 s on 0 threads
-- RUN ---------------------
obj_dir/Vtop
cycle 0 start -------
pc = 0
instr = 1120
ADDI.L r1, r2, 65436
rf[0] = 0000	rf[8] = 0000
rf[1] = 0000	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 1 start -------
pc = 2
instr = 1340
ADDI.L r3, r4, 64536
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 2 start -------
pc = 4
instr = 1560
ADDI.L r5, r6, 256
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 3 start -------
pc = 6
instr = 1780
ADDI.L r7, r8, 1029
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0100	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 4 start -------
pc = 8
instr = 19a0
ADDI.L r9, r10, 4660
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0100	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0405	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 5 start -------
pc = 10
instr = 1bc0
ADDI.L r11, r12, 51966
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 1234
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0100	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0405	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 6 start -------
pc = 12
instr = 1de0
ADDI.L r13, r14, 61453
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 1234
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = cafe
rf[4] = 0000	rf[12] = 0000
rf[5] = 0100	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0405	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
cycle 7 start -------
pc = 14
instr = 70ff
HALT
rf[0] = 0000	rf[8] = 0000
rf[1] = ff9c	rf[9] = 1234
rf[2] = 0000	rf[10] = 0000
rf[3] = fc18	rf[11] = cafe
rf[4] = 0000	rf[12] = 0000
rf[5] = 0100	rf[13] = f00d
rf[6] = 0000	rf[14] = 0000
rf[7] = 0405	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 1bc0 cafe 1de0 f00d 70ff 0000 0000 0000 0000 0000
m[00] = 1120 ff9c 1340 fc18 1560 0100 1780 0405 19a0 1234
HALT encountered ... exiting
- risc16.v:86: Verilog $finish
-- DONE --------------------
