{
    "filename": "BLOCK/Fill_spec.v",
    "coq_project": "circuits",
    "vernac_cmds": [
        [
            "Require Export Fill_defs.",
            "VernacRequire",
            "603a7a114bce206bc722176d9d93c80bbf536fad"
        ],
        [
            "Fixpoint di (st : nat) : BV -> BV -> BV -> Memo -> BV := fun (di0 cx0 al0 : BV) (mem0 : Memo) => match st return BV with | O => di0 | S t => match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => di t di0 cx0 al0 mem0 | false => BV_increment (di t di0 cx0 al0 mem0) end end with cx (st : nat) : BV -> BV -> BV -> Memo -> BV := fun (di0 cx0 al0 : BV) (mem0 : Memo) => match st return BV with | O => cx0 | S t => match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => cx t di0 cx0 al0 mem0 | false => BV_decrement (cx t di0 cx0 al0 mem0) end end with al (st : nat) : BV -> BV -> BV -> Memo -> BV := fun (di0 cx0 al0 : BV) (mem0 : Memo) => match st return BV with | O => al0 | S t => match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => al t di0 cx0 al0 mem0 | false => al t di0 cx0 al0 mem0 end end with mem (st : nat) : BV -> BV -> BV -> Memo -> Memo := fun (di0 cx0 al0 : BV) (mem0 : Memo) => match st return Memo with | O => mem0 | S t => match IsNull (cx t di0 cx0 al0 mem0) return Memo with | true => mem t di0 cx0 al0 mem0 | false => MemoWrite (mem t di0 cx0 al0 mem0) (BV_to_nat (di t di0 cx0 al0 mem0)) (al t di0 cx0 al0 mem0) end end.",
            "VernacFixpoint",
            "ce6b460675e6ac52942dfcb9825be3841b154fe7"
        ],
        [
            "Lemma di_t : forall (t : nat) (di0 cx0 al0 : BV) (mem0 : Memo), di (S t) di0 cx0 al0 mem0 = match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => di t di0 cx0 al0 mem0 | false => BV_increment (di t di0 cx0 al0 mem0) end.",
            "VernacStartTheoremProof",
            "a3770324855689a9c65e8022e980f11452bec144"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma cx_t : forall (t : nat) (di0 cx0 al0 : BV) (mem0 : Memo), cx (S t) di0 cx0 al0 mem0 = match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => cx t di0 cx0 al0 mem0 | false => BV_decrement (cx t di0 cx0 al0 mem0) end.",
            "VernacStartTheoremProof",
            "724a8112db9f5273ef4b8bfd654a57d88f22364b"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma al_t : forall (t : nat) (di0 cx0 al0 : BV) (mem0 : Memo), al (S t) di0 cx0 al0 mem0 = match IsNull (cx t di0 cx0 al0 mem0) return BV with | true => al t di0 cx0 al0 mem0 | false => al t di0 cx0 al0 mem0 end.",
            "VernacStartTheoremProof",
            "d5df9e4bc9745237dc6bc1d7a28b1823997b9078"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma al_constant : forall (t : nat) (di0 cx0 al0 : BV) (mem0 : Memo), al t di0 cx0 al0 mem0 = al0.",
            "VernacStartTheoremProof",
            "4d6998a1ead4410c3e8afbf5cf412d7722ad231c"
        ],
        [
            "simple induction t.",
            "VernacExtend",
            "ed99ea08a11cb71b621c4562818ea87e52158a3d"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite al_t.",
            "VernacExtend",
            "4c19079321f48cd28ee6af2173a525ff59d1e763"
        ],
        [
            "elim (IsNull (cx n di0 cx0 al0 mem0)).",
            "VernacExtend",
            "de1aaa20a85ffdbf709ae07587f9a8400b28120f"
        ],
        [
            "apply H.",
            "VernacExtend",
            "4b47b71ad0f800d57cbdc591d68949e07decb540"
        ],
        [
            "apply H.",
            "VernacExtend",
            "4b47b71ad0f800d57cbdc591d68949e07decb540"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mem_t : forall (t : nat) (di0 cx0 al0 : BV) (mem0 : Memo), mem (S t) di0 cx0 al0 mem0 = match IsNull (cx t di0 cx0 al0 mem0) return Memo with | true => mem t di0 cx0 al0 mem0 | false => MemoWrite (mem t di0 cx0 al0 mem0) (BV_to_nat (di t di0 cx0 al0 mem0)) (al t di0 cx0 al0 mem0) end.",
            "VernacStartTheoremProof",
            "8e7b496b597f6f03e447a4c6cabf18cb72d3f2ac"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma length_di : forall t : nat, lengthbv (di t di_init cx_init al_init mem_init) = a_size.",
            "VernacStartTheoremProof",
            "73e264c74f0177750d2d21d264ed8bac715e3ef5"
        ],
        [
            "simple induction t.",
            "VernacExtend",
            "ed99ea08a11cb71b621c4562818ea87e52158a3d"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "exact di_initsize.",
            "VernacExtend",
            "ae9ab6a2586c1f0252ed9410bad130aa9b80e2a0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite di_t.",
            "VernacExtend",
            "e1a5e123b12060110a8a5990e2101f0a412498df"
        ],
        [
            "elim (IsNull (cx n di_init cx_init al_init mem_init)).",
            "VernacExtend",
            "8cd023a18c57b66cb48eb83dc47ec997ab674deb"
        ],
        [
            "exact H.",
            "VernacExtend",
            "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
        ],
        [
            "rewrite length_BV_increment.",
            "VernacExtend",
            "df1f51e5965b02eb816821ffca141ea94542efe3"
        ],
        [
            "exact H.",
            "VernacExtend",
            "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma length_cx : forall t : nat, lengthbv (cx t di_init cx_init al_init mem_init) = a_size.",
            "VernacStartTheoremProof",
            "dc474341dbc17e788e760faf8e1dbec63f628c02"
        ],
        [
            "simple induction t.",
            "VernacExtend",
            "ed99ea08a11cb71b621c4562818ea87e52158a3d"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "exact cx_initsize.",
            "VernacExtend",
            "a5f030acb83e84cf6e048da0d310bf139c912fdb"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite cx_t.",
            "VernacExtend",
            "5d944fb764e2783651466331c78e2ca97a59f7e6"
        ],
        [
            "elim (IsNull (cx n di_init cx_init al_init mem_init)).",
            "VernacExtend",
            "8cd023a18c57b66cb48eb83dc47ec997ab674deb"
        ],
        [
            "exact H.",
            "VernacExtend",
            "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
        ],
        [
            "rewrite length_BV_decrement.",
            "VernacExtend",
            "02f8577213fe84c8bac65d438a0393842f3f1b99"
        ],
        [
            "exact H.",
            "VernacExtend",
            "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma length_al : forall t : nat, lengthbv (al t di_init cx_init al_init mem_init) = d_size.",
            "VernacStartTheoremProof",
            "a9a5b09334281822c038e5d4cf3f1f1d8e862912"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "rewrite al_constant.",
            "VernacExtend",
            "14721ec34f544d058e4c26cb87c11115c8f1f257"
        ],
        [
            "exact al_initsize.",
            "VernacExtend",
            "4596b489a6c476a097366a05c0c4de7bdea35870"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ]
    ],
    "proofs": [
        {
            "name": "di_t",
            "line_nb": 2,
            "steps": [
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "cx_t",
            "line_nb": 5,
            "steps": [
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "al_t",
            "line_nb": 8,
            "steps": [
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "al_constant",
            "line_nb": 11,
            "steps": [
                {
                    "command": [
                        "simple induction t.",
                        "VernacExtend",
                        "ed99ea08a11cb71b621c4562818ea87e52158a3d"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite al_t.",
                        "VernacExtend",
                        "4c19079321f48cd28ee6af2173a525ff59d1e763"
                    ]
                },
                {
                    "command": [
                        "elim (IsNull (cx n di0 cx0 al0 mem0)).",
                        "VernacExtend",
                        "de1aaa20a85ffdbf709ae07587f9a8400b28120f"
                    ]
                },
                {
                    "command": [
                        "apply H.",
                        "VernacExtend",
                        "4b47b71ad0f800d57cbdc591d68949e07decb540"
                    ]
                },
                {
                    "command": [
                        "apply H.",
                        "VernacExtend",
                        "4b47b71ad0f800d57cbdc591d68949e07decb540"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mem_t",
            "line_nb": 20,
            "steps": [
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "length_di",
            "line_nb": 23,
            "steps": [
                {
                    "command": [
                        "simple induction t.",
                        "VernacExtend",
                        "ed99ea08a11cb71b621c4562818ea87e52158a3d"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "exact di_initsize.",
                        "VernacExtend",
                        "ae9ab6a2586c1f0252ed9410bad130aa9b80e2a0"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite di_t.",
                        "VernacExtend",
                        "e1a5e123b12060110a8a5990e2101f0a412498df"
                    ]
                },
                {
                    "command": [
                        "elim (IsNull (cx n di_init cx_init al_init mem_init)).",
                        "VernacExtend",
                        "8cd023a18c57b66cb48eb83dc47ec997ab674deb"
                    ]
                },
                {
                    "command": [
                        "exact H.",
                        "VernacExtend",
                        "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
                    ]
                },
                {
                    "command": [
                        "rewrite length_BV_increment.",
                        "VernacExtend",
                        "df1f51e5965b02eb816821ffca141ea94542efe3"
                    ]
                },
                {
                    "command": [
                        "exact H.",
                        "VernacExtend",
                        "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "length_cx",
            "line_nb": 34,
            "steps": [
                {
                    "command": [
                        "simple induction t.",
                        "VernacExtend",
                        "ed99ea08a11cb71b621c4562818ea87e52158a3d"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "exact cx_initsize.",
                        "VernacExtend",
                        "a5f030acb83e84cf6e048da0d310bf139c912fdb"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite cx_t.",
                        "VernacExtend",
                        "5d944fb764e2783651466331c78e2ca97a59f7e6"
                    ]
                },
                {
                    "command": [
                        "elim (IsNull (cx n di_init cx_init al_init mem_init)).",
                        "VernacExtend",
                        "8cd023a18c57b66cb48eb83dc47ec997ab674deb"
                    ]
                },
                {
                    "command": [
                        "exact H.",
                        "VernacExtend",
                        "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
                    ]
                },
                {
                    "command": [
                        "rewrite length_BV_decrement.",
                        "VernacExtend",
                        "02f8577213fe84c8bac65d438a0393842f3f1b99"
                    ]
                },
                {
                    "command": [
                        "exact H.",
                        "VernacExtend",
                        "ce8e3e03bec1b3366baf128fe7eab49b160bc6a4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "length_al",
            "line_nb": 45,
            "steps": [
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "rewrite al_constant.",
                        "VernacExtend",
                        "14721ec34f544d058e4c26cb87c11115c8f1f257"
                    ]
                },
                {
                    "command": [
                        "exact al_initsize.",
                        "VernacExtend",
                        "4596b489a6c476a097366a05c0c4de7bdea35870"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}