INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_2_1/lab_2_1.srcs/sources_1/new/MyComparatorGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyComparatorGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_2_1/lab_2_1.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
