{
  "processor": "WDC 65816",
  "year": 1984,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 4.0,
    "transistors": 22000,
    "technology": "CMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      2,
      8
    ],
    "typical_cpi": 3.8
  },
  "validated_performance": {
    "ips_min": 900000,
    "ips_max": 1400000,
    "mips_typical": 1.05
  },
  "notes": "SNES CPU, Apple IIGS - 16-bit extension of 65C02",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "WDC 65816 Datasheet",
      "url": "https://www.westerndesigncenter.com/wdc/documentation/w65c816s.pdf",
      "verified": true
    },
    {
      "type": "programming_manual",
      "name": "Programming the 65816",
      "url": "http://archive.6502.org/datasheets/wdc_65816_programming_manual.pdf",
      "verified": true
    },
    {
      "type": "wiki",
      "name": "Super Famicom Development Wiki",
      "url": "https://wiki.superfamicom.org/65816-reference",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia WDC 65816",
      "url": "https://en.wikipedia.org/wiki/WDC_65C816",
      "verified": true
    }
  ],
  "validation_date": "2026-01-28",
  "timing_tests": [
    {
      "name": "LDA_imm_8bit",
      "category": "data_transfer",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=1 (8-bit accumulator)"
    },
    {
      "name": "LDA_imm_16bit",
      "category": "data_transfer",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 (16-bit accumulator) - adds 1 cycle"
    },
    {
      "name": "LDA_abs_8bit",
      "category": "data_transfer",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "LDA_abs_16bit",
      "category": "data_transfer",
      "expected_cycles": 5,
      "measured_cycles": 5,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 adds 1 cycle"
    },
    {
      "name": "LDA_long",
      "category": "data_transfer",
      "expected_cycles": 5,
      "measured_cycles": 5,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "24-bit addressing"
    },
    {
      "name": "STA_abs_8bit",
      "category": "memory",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "STA_abs_16bit",
      "category": "memory",
      "expected_cycles": 5,
      "measured_cycles": 5,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 adds 1 cycle"
    },
    {
      "name": "ADC_imm_8bit",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "ADC_imm_16bit",
      "category": "alu",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 adds 1 cycle"
    },
    {
      "name": "INX_8bit",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "INX_16bit",
      "category": "alu",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "x=0 does not add cycle for INX"
    },
    {
      "name": "JMP_abs",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "JML",
      "category": "control",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "Jump long (24-bit)"
    },
    {
      "name": "JSR",
      "category": "stack",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "JSL",
      "category": "stack",
      "expected_cycles": 8,
      "measured_cycles": 8,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "Jump subroutine long (24-bit)"
    },
    {
      "name": "RTS",
      "category": "stack",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "RTL",
      "category": "stack",
      "expected_cycles": 6,
      "measured_cycles": 6,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "Return from subroutine long"
    },
    {
      "name": "BEQ_not_taken",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "BEQ_taken",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "PHA_8bit",
      "category": "stack",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "PHA_16bit",
      "category": "stack",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 adds 1 cycle"
    },
    {
      "name": "PLA_8bit",
      "category": "stack",
      "expected_cycles": 4,
      "measured_cycles": 4,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "PLA_16bit",
      "category": "stack",
      "expected_cycles": 5,
      "measured_cycles": 5,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "m=0 adds 1 cycle"
    },
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 2,
      "measured_cycles": 2,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet"
    },
    {
      "name": "SEP",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "Set processor status bits"
    },
    {
      "name": "REP",
      "category": "control",
      "expected_cycles": 3,
      "measured_cycles": 3,
      "error_percent": 0.0,
      "passed": true,
      "source": "WDC 65816 Datasheet",
      "notes": "Reset processor status bits"
    }
  ],
  "accuracy": {
    "expected_cpi": 3.8,
    "expected_ipc": 0.263,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 3.82,
    "cpi_error_percent": 0.53,
    "ipc_error_percent": 0.53,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28",
    "notes": "Cross-validated for SNES/Apple IIGS typical usage with 16-bit mode overhead"
  },
  "cross_validation": {
    "method": "Comparison with 65C02 plus 16-bit mode overhead analysis",
    "reference_sources": [
      "WDC 65816 Datasheet",
      "Programming the 65816 manual",
      "Super Famicom Development Wiki",
      "Cross-validated 65C02 model (CPI 2.85)"
    ],
    "reference_cpi": 3.8,
    "model_cpi": 3.82,
    "error_percent": 0.53,
    "notes": "65816 is ~33% slower than 65C02 due to 16-bit mode overhead and long addressing",
    "validated_date": "2026-01-28",
    "mode_assumptions": {
      "accumulator_16bit_usage": "50%",
      "index_16bit_usage": "30%",
      "long_addressing_usage": "20%"
    },
    "16bit_overhead": [
      "LDA/STA/ADC add 1 cycle in 16-bit mode (m=0)",
      "PHA/PLA add 1 cycle in 16-bit mode",
      "JSL takes 8 cycles vs JSR's 6 cycles",
      "Long addressing adds 1 cycle"
    ],
    "per_instruction_tests": {
      "total_tests": 26,
      "passed": 26,
      "failed": 0
    }
  },
  "instruction_mix": {
    "alu": 0.25,
    "data_transfer": 0.15,
    "memory": 0.30,
    "control": 0.20,
    "stack": 0.10
  }
}
