#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jul 16 11:25:43 2025
# Process ID         : 236
# Current directory  : F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-8L9PMU5
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency      : 3000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 34299 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39399 MB
# Available Virtual  : 22922 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 64270
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7s50csga324-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1267.203 ; gain = 492.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'array_summer' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_summer_control_s_axi' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_control_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_control_s_axi' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_load' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_fifo' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_srl' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_srl' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_fifo' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_fifo__parameterized0' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_mem' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_mem' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_fifo__parameterized0' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_load' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_read' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:782]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_fifo__parameterized1' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_srl__parameterized0' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_srl__parameterized0' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_fifo__parameterized1' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_burst_converter' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_burst_sequential' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1642]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_reg_slice' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_reg_slice' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_burst_sequential' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_burst_converter' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'array_summer_gmem0_m_axi_reg_slice__parameterized0' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_reg_slice__parameterized0' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi_read' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:782]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_gmem0_m_axi' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_summer_flow_control_loop_delay_pipe' [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'array_summer_flow_control_loop_delay_pipe' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'array_summer' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b15b/hdl/verilog/array_summer_control_s_axi.v:299]
WARNING: [Synth 8-7129] Port ap_done_int in module array_summer_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module array_summer_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module array_summer_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module array_summer_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module array_summer_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWREADY in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WREADY in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[1] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[0] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BVALID in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[63] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[62] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[61] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[60] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[59] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[58] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[57] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[56] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[55] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[54] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[53] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[52] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[51] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[50] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[49] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[48] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[47] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[46] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[45] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[44] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[43] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[42] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[41] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[40] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[39] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[38] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[37] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[36] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[35] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[34] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[33] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[32] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[31] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[30] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[29] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[28] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[27] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[26] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[25] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[24] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[23] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[22] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[21] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[20] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[19] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[18] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[17] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[16] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[15] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[14] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[13] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[12] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[11] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[10] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[9] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[8] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[7] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[6] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[5] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[4] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[3] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[2] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[1] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[0] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[31] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[30] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[29] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[28] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[27] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[26] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[25] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[24] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[23] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[22] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[21] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[20] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[19] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[18] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[17] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[16] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[15] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[14] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[13] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[12] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[11] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[10] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[9] in module array_summer_gmem0_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[8] in module array_summer_gmem0_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1394.133 ; gain = 619.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.133 ; gain = 619.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.133 ; gain = 619.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1394.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/array_summer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/array_summer_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1451.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1454.402 ; gain = 3.168
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1454.402 ; gain = 679.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1454.402 ; gain = 679.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1454.402 ; gain = 679.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'array_summer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'array_summer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'array_summer_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'array_summer_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'array_summer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'array_summer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'array_summer_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'array_summer_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1454.402 ; gain = 679.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               97 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 76    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 32    
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module array_summer.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module array_summer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.344 ; gain = 693.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1592.582 ; gain = 817.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1677.922 ; gain = 903.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.008 ; gain = 913.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1868.141 ; gain = 1093.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1868.141 ; gain = 1093.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1868.141 ; gain = 1093.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1868.141 ; gain = 1093.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1871.117 ; gain = 1096.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1871.117 ; gain = 1096.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|array_summer | icmp_ln15_1_reg_246_pp0_iter8_reg_reg[0]             | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|array_summer | ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg_reg | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    89|
|2     |LUT1     |    50|
|3     |LUT2     |   131|
|4     |LUT3     |   335|
|5     |LUT4     |   246|
|6     |LUT5     |    92|
|7     |LUT6     |   162|
|8     |RAMB18E1 |     1|
|9     |SRL16E   |    96|
|10    |FDRE     |  1248|
|11    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1871.117 ; gain = 1096.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1871.117 ; gain = 1036.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1871.117 ; gain = 1096.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1878.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: da5da32e
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.504 ; gain = 1269.035
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1878.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = ecdae77d81b22721
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1878.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Project_HLS/hls_2025/soma_arrays_in_memory/soma_arrays_in_memory/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 11:26:37 2025...
