sched_clock_register	,	F_18
delta	,	V_10
ckevt_dc21285_shutdown	,	F_5
CSR_TIMER1_LOAD	,	V_14
cksrc_dc21285_read	,	F_1
CSR_TIMER1_CLR	,	V_13
TIMER_CNTL_DIV16	,	V_9
cksrc_dc21285_disable	,	F_3
HZ	,	V_17
DIV_ROUND_CLOSEST	,	F_10
clocksource_register_hz	,	F_11
event_handler	,	V_22
ckevt_dc21285_set_next_event	,	F_4
TIMER_CNTL_ENABLE	,	V_8
timer1_interrupt	,	F_7
clockevent_state_oneshot	,	F_8
CSR_TIMER3_CNTL	,	V_32
IRQ_HANDLED	,	V_23
CSR_TIMER2_LOAD	,	V_5
cpumask_of	,	F_13
cksrc_dc21285	,	V_26
TIMER_CNTL_AUTORELOAD	,	V_18
cksrc_dc21285_enable	,	F_2
mem_fclk_21285	,	V_16
setup_irq	,	F_12
CSR_TIMER3_VALUE	,	V_29
footbridge_timer_irq	,	V_27
CSR_TIMER1_CNTL	,	V_15
notrace	,	T_5
clocksource	,	V_1
rate	,	V_25
footbridge_read_sched_clock	,	F_16
CSR_TIMER3_LOAD	,	V_30
mask	,	V_3
cpumask	,	V_28
ce	,	V_21
c	,	V_12
ckevt_dc21285	,	V_24
irqreturn_t	,	T_2
clock_event_device	,	V_11
irq	,	V_19
footbridge_sched_clock	,	F_17
ckevt_dc21285_set_periodic	,	F_6
CSR_TIMER3_CLR	,	V_31
CSR_TIMER2_VALUE	,	V_4
dev_id	,	V_20
cs	,	V_2
cycle_t	,	T_1
u64	,	T_4
footbridge_timer_init	,	F_9
clockevents_config_and_register	,	F_15
__init	,	T_3
smp_processor_id	,	F_14
CSR_TIMER2_CLR	,	V_6
CSR_TIMER2_CNTL	,	V_7
