Active-HDL 10.3.3558.6081  2018-04-06 15:42:39

Elaboration top modules:
Verilog Module                tb_yuyv_to_yuv


-----------------------------------------------------------------------------------------------
Verilog Module          | Library     | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
tb_yuyv_to_yuv          | yuyv_to_yuv |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
yuyv_to_yuv             | yuyv_to_yuv |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
sc_fifo                 | yuyv_to_yuv |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------
yuyv_to_yuv             | None
-----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r tb_yuyv_to_yuv


The performance of simulation is reduced. Version Lattice Edition
