#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Apr 25 13:08:05 2016
# Process ID: 8152
# Log file: X:/.win_desktop/Microprocessor/planAhead_run_1/planAhead.log
# Journal file: X:/.win_desktop/Microprocessor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -85 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source X:/.win_desktop/Microprocessor/pa.fromHdl.tcl
# create_project -name Microprocessor -dir "X:/.win_desktop/Microprocessor/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "processor.ucf" [current_fileset -constrset]
Adding file 'X:/.win_desktop/Microprocessor/processor.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {mux_2t01.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux_1to4_rxry.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux_1to4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {eight_to_one_mux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DFlip_Flop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ROM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LEDS.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FSMC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FourBitRegister.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debouncer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {processor.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top processor $srcset
# add_files [list {processor.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/.win_desktop/Microprocessor/mux_2t01.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/mux_1to4_rxry.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/mux_1to4.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/eight_to_one_mux.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/DFlip_Flop.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/ROM.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/LEDS.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/FSMC.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/FourBitRegister.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/debouncer.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/ALU.v" into library work
Analyzing Verilog file "X:/.win_desktop/Microprocessor/processor.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/.win_desktop/Microprocessor/processor.ucf]
Finished Parsing UCF File [X:/.win_desktop/Microprocessor/processor.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8dbfcf93
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 654.902 ; gain = 209.543
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {button[1]} {button[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {switches[7]} {switches[6]} {switches[5]} {switches[4]} {switches[3]} {switches[2]} {switches[1]} {switches[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clock]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
startgroup
set_property package_pin V10 [get_ports clock]
endgroup
startgroup
set_property package_pin C9 [get_ports reset]
endgroup
startgroup
set_property package_pin C4 [get_ports {button[1]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {button[0]}]
endgroup
set_property package_pin "" [get_ports [list  {leds[3]}]]
startgroup
set_property package_pin T10 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {switches[7]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {switches[6]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {switches[5]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {switches[4]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {switches[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {switches[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {switches[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {switches[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See X:/.win_desktop/Microprocessor\planAhead_pid8152.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Apr 25 13:11:58 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
