// Seed: 3158181430
module module_0 (
    output logic id_0,
    inout logic id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  assign id_0 = id_2 && 1'b0;
  reg id_5;
  initial begin
    #1 id_5 <= 1;
  end
endmodule
