// Seed: 3745453332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always_ff id_11 <= (id_4) / 1;
  assign id_3 = 1;
  wire id_13;
  id_14 :
  assert property (@(1 or posedge id_7) 1)
  else;
  always begin : LABEL_0
    id_11 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_4;
  supply0 id_5;
  tri id_6;
  assign id_3 = 1'b0;
  generate
    reg id_7;
  endgenerate
  `define pp_8 0
  id_9(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1'b0),
      .id_4(),
      .id_5(1),
      .id_6(1),
      .id_7(id_6),
      .id_8(1'h0),
      .id_9(id_1[`pp_8]),
      .id_10(1),
      .id_11()
  );
  assign id_4 = id_6;
  uwire id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_3,
      id_5,
      id_3,
      id_6,
      id_10,
      id_3,
      id_2,
      id_7,
      id_5
  );
  assign modCall_1.id_14 = 0;
  assign id_10 = 1;
  always_ff begin : LABEL_0
    id_3 = id_5;
  end
  assign id_4 = id_4;
  logic [7:0] id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_5 = 1;
  assign id_4 = 'b0;
  always id_7 <= 1;
  wire id_22;
endmodule
