// Seed: 325571550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  assign module_1.id_1 = 0;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_24;
  ;
endmodule
module module_0 #(
    parameter id_1 = 32'd17,
    parameter id_2 = 32'd96,
    parameter id_4 = 32'd24
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  output wire _id_1;
  wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [7:0] id_5;
  ;
  wire module_1;
  assign id_5[id_2] = -1'd0 ? ~id_5 : -1 ? id_5[1==id_4<""] : 1;
  logic [id_1 : 1] id_6;
endmodule
