$date
	Fri Jan 13 19:59:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! SUM [3:0] $end
$var wire 1 " C_OUT $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C_IN $end
$scope module FA1_4 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " c_out $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . c1 $end
$var wire 1 / c2 $end
$var wire 1 % c_in $end
$var wire 1 + c_out $end
$var wire 1 0 s1 $end
$var wire 1 1 sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 c1 $end
$var wire 1 5 c2 $end
$var wire 1 + c_in $end
$var wire 1 * c_out $end
$var wire 1 6 s1 $end
$var wire 1 7 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : c1 $end
$var wire 1 ; c2 $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 < s1 $end
$var wire 1 = sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ c1 $end
$var wire 1 A c2 $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 B s1 $end
$var wire 1 C sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#5
1C
1)
1;
1*
15
0=
1+
b1000 !
b1000 (
07
1<
1.
16
1-
19
1,
12
b101 $
b101 '
b11 #
b11 &
#10
0C
0)
1=
0;
0*
17
05
b111 !
b111 (
11
0+
10
0.
0,
b10 #
b10 &
#15
0=
01
1+
b10 !
b10 (
17
1"
0<
00
1.
06
1@
09
1?
1,
02
1>
b1001 $
b1001 '
b1001 #
b1001 &
#20
1C
1)
07
1;
b1001 !
b1001 (
11
0+
1*
1<
10
0.
14
13
19
0,
12
b1111 $
b1111 '
b1010 #
b1010 &
#25
1)
0=
1;
15
1*
0C
1A
1"
1+
16
04
1B
0@
b0 !
b0 (
01
1/
03
0?
1%
b101 $
b101 '
