Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 19:56:09 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_display_timing_summary_routed.rpt -pb vga_display_timing_summary_routed.pb -rpx vga_display_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: down (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: left (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: right (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: up (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/blank_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/hcounter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/vcounter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_high_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_high_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_low_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_low_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_high_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_high_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_low_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_low_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.728        0.000                      0                   58        0.223        0.000                      0                   58        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.728        0.000                      0                   58        0.223        0.000                      0                   58        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.277ns (33.742%)  route 2.508ns (66.258%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     8.923    display/hcounter[10]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.503    14.844    display/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.652    display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.277ns (33.742%)  route 2.508ns (66.258%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.695     8.923    display/hcounter[10]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.503    14.844    display/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.429    14.652    display/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.277ns (34.970%)  route 2.375ns (65.030%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.562     8.791    display/hcounter[10]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.503    14.844    display/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[10]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.557    display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.277ns (34.970%)  route 2.375ns (65.030%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.562     8.791    display/hcounter[10]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.503    14.844    display/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[8]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.557    display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.277ns (34.970%)  route 2.375ns (65.030%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.562     8.791    display/hcounter[10]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.503    14.844    display/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[9]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDRE (Setup_fdre_C_R)       -0.524    14.557    display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.277ns (35.055%)  route 2.366ns (64.945%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.553     8.782    display/hcounter[10]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[6]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y66          FDRE (Setup_fdre_C_R)       -0.524    14.580    display/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.277ns (35.055%)  route 2.366ns (64.945%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.553     8.782    display/hcounter[10]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X2Y66          FDRE (Setup_fdre_C_R)       -0.524    14.580    display/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.277ns (35.132%)  route 2.358ns (64.868%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.545     8.774    display/hcounter[10]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.651    display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.277ns (35.132%)  route 2.358ns (64.868%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.545     8.774    display/hcounter[10]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.651    display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.277ns (35.132%)  route 2.358ns (64.868%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.618     5.139    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.478     5.617 f  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.912     6.529    display/y[7]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.320     6.849 f  display/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.452     7.301    display/vcounter[10]_i_8_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.355     7.656 r  display/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.448     8.104    display/vcounter[10]_i_2_n_0
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     8.228 r  display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.545     8.774    display/hcounter[10]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.502    14.843    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[4]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.429    14.651    display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.928%)  route 0.172ns (48.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  display/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display/vcounter_reg[10]/Q
                         net (fo=8, routed)           0.172     1.782    display/x[10]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  display/blank_i_1/O
                         net (fo=1, routed)           0.000     1.827    display/blank_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  display/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.983    display/clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  display/blank_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.604    display/blank_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  display/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  display/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.101     1.719    display/x[2]
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.098     1.817 r  display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    display/plusOp__0[5]
    SLICE_X2Y68          FDRE                                         r  display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.982    display/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  display/vcounter_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.121     1.590    display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.627%)  route 0.148ns (44.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display/hcounter_reg[2]/Q
                         net (fo=9, routed)           0.148     1.761    display/y[2]
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  display/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    display/plusOp[5]
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.984    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092     1.563    display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.213ns (56.467%)  route 0.164ns (43.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  display/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.164     1.797    display/x[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.049     1.846 r  display/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    display/plusOp__0[4]
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.983    display/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.107     1.591    display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.782%)  route 0.191ns (50.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.191     1.804    display/y[0]
    SLICE_X1Y66          LUT4 (Prop_lut4_I1_O)        0.048     1.852 r  display/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    display/plusOp[3]
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.984    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.107     1.592    display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.783%)  route 0.192ns (50.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.192     1.805    display/y[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.049     1.854 r  display/hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    display/plusOp[4]
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.984    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.104     1.589    display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.001%)  route 0.164ns (43.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    display/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  display/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.164     1.797    display/x[0]
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    display/plusOp__0[3]
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.983    display/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.092     1.576    display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.246ns (60.925%)  route 0.158ns (39.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    display/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.148     1.619 r  display/hcounter_reg[7]/Q
                         net (fo=10, routed)          0.158     1.777    display/y[7]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.098     1.875 r  display/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.875    display/plusOp[9]
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.985    display/clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  display/hcounter_reg[9]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.121     1.607    display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.382%)  route 0.191ns (50.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  display/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display/hcounter_reg[0]/Q
                         net (fo=11, routed)          0.191     1.804    display/y[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.045     1.849 r  display/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    display/plusOp[2]
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.984    display/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  display/hcounter_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.091     1.576    display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    display/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.196     1.807    display/x[1]
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.042     1.849 r  display/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    display/plusOp__0[1]
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.983    display/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  display/vcounter_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.575    display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64    display/HS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    display/VS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67    display/blank_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    display/hcounter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66    display/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    display/HS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    display/HS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    display/VS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67    display/blank_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65    display/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65    display/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    display/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    display/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66    display/hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    display/vcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    display/vcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    display/vcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    display/vcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    display/vcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    display/vcounter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    display/vcounter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    display/vcounter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    display/HS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    display/VS_reg/C



