Analysis & Synthesis report for sdram_test
Wed Sep 01 09:10:05 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next
 11. State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state
 12. State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next
 13. State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state
 14. State Machine - |sdram_test|process:process_u0|avalon_state
 15. State Machine - |sdram_test|process:process_u0|tx_state
 16. State Machine - |sdram_test|process:process_u0|rx_state
 17. State Machine - |sdram_test|process:process_u0|uart_rx:uart_rx_u0|state
 18. State Machine - |sdram_test|process:process_u0|uart_tx:uart_tx_u0|state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram
 25. Source assignments for process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram
 26. Source assignments for sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0
 27. Source assignments for sld_signaltap:auto_signaltap_0
 28. Parameter Settings for User Entity Instance: Top-level Entity: |sdram_test
 29. Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: process:process_u0
 31. Parameter Settings for User Entity Instance: process:process_u0|fifo:rx_fifo|scfifo:scfifo_component
 32. Parameter Settings for User Entity Instance: process:process_u0|fifo:tx_fifo|scfifo:scfifo_component
 33. Parameter Settings for User Entity Instance: process:process_u0|uart_tx:uart_tx_u0
 34. Parameter Settings for User Entity Instance: process:process_u0|uart_rx:uart_rx_u0
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. altpll Parameter Settings by Entity Instance
 37. scfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module"
 39. Port Connectivity Checks: "process:process_u0|fifo:tx_fifo"
 40. Port Connectivity Checks: "process:process_u0|fifo:rx_fifo"
 41. Port Connectivity Checks: "pll:pll_0"
 42. Signal Tap Logic Analyzer Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Connections to In-System Debugging Instance "auto_signaltap_0"
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 01 09:10:05 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; sdram_test                                      ;
; Top-level Entity Name              ; sdram_test                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,835                                           ;
;     Total combinational functions  ; 1,403                                           ;
;     Dedicated logic registers      ; 2,255                                           ;
; Total registers                    ; 2255                                            ;
; Total pins                         ; 43                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 120,832                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; sdram_test         ; sdram_test         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; qsys/synthesis/sdram.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/sdram.v                                             ; sdram       ;
; qsys/synthesis/submodules/sdram_new_sdram_controller_0.v           ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v           ; sdram       ;
; ../src/process.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/src/process.v                                                          ;             ;
; ../src/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v                                                          ;             ;
; ../src/uart_rx.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v                                                          ;             ;
; ../src/sdram_test.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v                                                       ;             ;
; ../ip/pll.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/TX/Desktop/SDRAM_test/ip/pll.v                                                               ;             ;
; ../ip/fifo.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                         ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; db/scfifo_4n91.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/scfifo_4n91.tdf                                                 ;             ;
; db/a_dpfifo_vt31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf                                               ;             ;
; db/a_fefifo_s7f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/a_fefifo_s7f.tdf                                                ;             ;
; db/cntr_go7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_go7.tdf                                                    ;             ;
; db/altsyncram_inm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_inm1.tdf                                             ;             ;
; db/cntr_4ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_4ob.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_8d24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_8d24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/altshift.inc                                       ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/declut.inc                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_uhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_uhi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld29bdc9c7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intel_fpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,835                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 1403                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 662                                                                          ;
;     -- 3 input functions                    ; 395                                                                          ;
;     -- <=2 input functions                  ; 346                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 1184                                                                         ;
;     -- arithmetic mode                      ; 219                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 2255                                                                         ;
;     -- Dedicated logic registers            ; 2255                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 43                                                                           ;
; Total memory bits                           ; 120832                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1693                                                                         ;
; Total fan-out                               ; 14327                                                                        ;
; Average fan-out                             ; 3.67                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |sdram_test                                                                                                                             ; 1403 (2)            ; 2255 (0)                  ; 120832      ; 0            ; 0       ; 0         ; 43   ; 0            ; |sdram_test                                                                                                                                                                                                                                                                                                                                            ; sdram_test                                      ; work         ;
;    |pll:pll_0|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|pll:pll_0                                                                                                                                                                                                                                                                                                                                  ; pll                                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|pll:pll_0|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                                          ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                ; pll_altpll                                      ; work         ;
;    |process:process_u0|                                                                                                                 ; 312 (73)            ; 243 (98)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0                                                                                                                                                                                                                                                                                                                         ; process                                         ; work         ;
;       |fifo:rx_fifo|                                                                                                                    ; 37 (0)              ; 29 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo                                                                                                                                                                                                                                                                                                            ; fifo                                            ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 37 (0)              ; 29 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                    ; scfifo                                          ; work         ;
;             |scfifo_4n91:auto_generated|                                                                                                ; 37 (0)              ; 29 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated                                                                                                                                                                                                                                                         ; scfifo_4n91                                     ; work         ;
;                |a_dpfifo_vt31:dpfifo|                                                                                                   ; 37 (0)              ; 29 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_vt31                                   ; work         ;
;                   |a_fefifo_s7f:fifo_state|                                                                                             ; 19 (10)             ; 11 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                                                                            ; a_fefifo_s7f                                    ; work         ;
;                      |cntr_go7:count_usedw|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                                                                       ; cntr_go7                                        ; work         ;
;                   |altsyncram_inm1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram                                                                                                                                                                                                            ; altsyncram_inm1                                 ; work         ;
;                   |cntr_4ob:rd_ptr_count|                                                                                               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                                                                              ; cntr_4ob                                        ; work         ;
;                   |cntr_4ob:wr_ptr|                                                                                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                                                                    ; cntr_4ob                                        ; work         ;
;       |fifo:tx_fifo|                                                                                                                    ; 41 (0)              ; 30 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo                                                                                                                                                                                                                                                                                                            ; fifo                                            ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 41 (0)              ; 30 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                    ; scfifo                                          ; work         ;
;             |scfifo_4n91:auto_generated|                                                                                                ; 41 (6)              ; 30 (1)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated                                                                                                                                                                                                                                                         ; scfifo_4n91                                     ; work         ;
;                |a_dpfifo_vt31:dpfifo|                                                                                                   ; 35 (0)              ; 29 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_vt31                                   ; work         ;
;                   |a_fefifo_s7f:fifo_state|                                                                                             ; 17 (8)              ; 11 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                                                                            ; a_fefifo_s7f                                    ; work         ;
;                      |cntr_go7:count_usedw|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw                                                                                                                                                                                       ; cntr_go7                                        ; work         ;
;                   |altsyncram_inm1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram                                                                                                                                                                                                            ; altsyncram_inm1                                 ; work         ;
;                   |cntr_4ob:rd_ptr_count|                                                                                               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                                                                              ; cntr_4ob                                        ; work         ;
;                   |cntr_4ob:wr_ptr|                                                                                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                                                                    ; cntr_4ob                                        ; work         ;
;       |uart_rx:uart_rx_u0|                                                                                                              ; 76 (76)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|uart_rx:uart_rx_u0                                                                                                                                                                                                                                                                                                      ; uart_rx                                         ; work         ;
;       |uart_tx:uart_tx_u0|                                                                                                              ; 85 (85)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|process:process_u0|uart_tx:uart_tx_u0                                                                                                                                                                                                                                                                                                      ; uart_tx                                         ; work         ;
;    |sdram:sdram_u0|                                                                                                                     ; 282 (0)             ; 239 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sdram:sdram_u0                                                                                                                                                                                                                                                                                                                             ; sdram                                           ; sdram        ;
;       |sdram_new_sdram_controller_0:new_sdram_controller_0|                                                                             ; 282 (231)           ; 239 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                         ; sdram_new_sdram_controller_0                    ; sdram        ;
;          |sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|                          ; 51 (51)             ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module                                                                                                                                                                     ; sdram_new_sdram_controller_0_input_efifo_module ; sdram        ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 679 (2)             ; 1682 (204)                ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 677 (0)             ; 1478 (0)                  ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 677 (89)            ; 1478 (614)                ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                      ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                         ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                      ; work         ;
;                |altsyncram_8d24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated                                                                                                                                                 ; altsyncram_8d24                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 240 (1)             ; 526 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 204 (0)             ; 510 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger               ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 306 (306)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                    ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 204 (0)             ; 204 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 35 (35)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 183 (10)            ; 167 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                     ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                     ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                     ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                     ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 102 (102)           ; 102 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8d24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 102          ; 1024         ; 102          ; 104448 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL                             ; 18.1    ; N/A          ; N/A          ; |sdram_test|pll:pll_0                                                                                                                                                                                                                                                           ; ../ip/pll.v     ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |sdram_test|process:process_u0|fifo:rx_fifo                                                                                                                                                                                                                                     ; ../ip/fifo.v    ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |sdram_test|process:process_u0|fifo:tx_fifo                                                                                                                                                                                                                                     ; ../ip/fifo.v    ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |sdram_test|sdram:sdram_u0                                                                                                                                                                                                                                                      ; sdram.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                  ; sdram.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+---------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001          ;
+------------------+------------------+------------------+------------------+---------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                         ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                         ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                         ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                         ;
+------------------+------------------+------------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                        ;
+------------+------------+------------+------------+---------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                 ;
+------------+------------+------------+------------+---------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000        ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                  ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                  ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                  ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                  ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                  ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|process:process_u0|avalon_state                                                                                                                                                                         ;
+---------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+--------------------------------+-----------------------------+
; Name                            ; avalon_state.AVALON_ST_RD_DATA ; avalon_state.AVALON_ST_RD_WAIT ; avalon_state.AVALON_ST_RD_START ; avalon_state.AVALON_ST_WR_DATA ; avalon_state.AVALON_ST_WR_WAIT ; avalon_state.AVALON_ST_IDLE ;
+---------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+--------------------------------+-----------------------------+
; avalon_state.AVALON_ST_IDLE     ; 0                              ; 0                              ; 0                               ; 0                              ; 0                              ; 0                           ;
; avalon_state.AVALON_ST_WR_WAIT  ; 0                              ; 0                              ; 0                               ; 0                              ; 1                              ; 1                           ;
; avalon_state.AVALON_ST_WR_DATA  ; 0                              ; 0                              ; 0                               ; 1                              ; 0                              ; 1                           ;
; avalon_state.AVALON_ST_RD_START ; 0                              ; 0                              ; 1                               ; 0                              ; 0                              ; 1                           ;
; avalon_state.AVALON_ST_RD_WAIT  ; 0                              ; 1                              ; 0                               ; 0                              ; 0                              ; 1                           ;
; avalon_state.AVALON_ST_RD_DATA  ; 1                              ; 0                              ; 0                               ; 0                              ; 0                              ; 1                           ;
+---------------------------------+--------------------------------+--------------------------------+---------------------------------+--------------------------------+--------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|process:process_u0|tx_state                                     ;
+-----------------------+-----------------------+-----------------------+---------------------+
; Name                  ; tx_state.TX_ST_SEND_2 ; tx_state.TX_ST_SEND_1 ; tx_state.TX_ST_IDLE ;
+-----------------------+-----------------------+-----------------------+---------------------+
; tx_state.TX_ST_IDLE   ; 0                     ; 0                     ; 0                   ;
; tx_state.TX_ST_SEND_1 ; 0                     ; 1                     ; 1                   ;
; tx_state.TX_ST_SEND_2 ; 1                     ; 0                     ; 1                   ;
+-----------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|process:process_u0|rx_state                                            ;
+--------------------------+------------------------+--------------------------+---------------------+
; Name                     ; rx_state.RX_ST_WR_FIFO ; rx_state.RX_ST_RECEIVE_1 ; rx_state.RX_ST_IDLE ;
+--------------------------+------------------------+--------------------------+---------------------+
; rx_state.RX_ST_IDLE      ; 0                      ; 0                        ; 0                   ;
; rx_state.RX_ST_RECEIVE_1 ; 0                      ; 1                        ; 1                   ;
; rx_state.RX_ST_WR_FIFO   ; 1                      ; 0                        ; 1                   ;
+--------------------------+------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|process:process_u0|uart_rx:uart_rx_u0|state                                                                       ;
+--------------------------+--------------------------+------------------------+-----------------------+------------------------+---------------+
; Name                     ; state.ST_WAIT_FOR_PARITY ; state.ST_WAIT_FOR_STOP ; state.ST_WAIT_FOR_BIT ; state.ST_START_PREPARE ; state.ST_IDLE ;
+--------------------------+--------------------------+------------------------+-----------------------+------------------------+---------------+
; state.ST_IDLE            ; 0                        ; 0                      ; 0                     ; 0                      ; 0             ;
; state.ST_START_PREPARE   ; 0                        ; 0                      ; 0                     ; 1                      ; 1             ;
; state.ST_WAIT_FOR_BIT    ; 0                        ; 0                      ; 1                     ; 0                      ; 1             ;
; state.ST_WAIT_FOR_STOP   ; 0                        ; 1                      ; 0                     ; 0                      ; 1             ;
; state.ST_WAIT_FOR_PARITY ; 1                        ; 0                      ; 0                     ; 0                      ; 1             ;
+--------------------------+--------------------------+------------------------+-----------------------+------------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test|process:process_u0|uart_tx:uart_tx_u0|state                                                    ;
+----------------------+--------------------+----------------------+-------------------+---------------------+---------------+
; Name                 ; state.ST_SEND_STOP ; state.ST_SEND_PARITY ; state.ST_SEND_BIT ; state.ST_SEND_START ; state.ST_IDLE ;
+----------------------+--------------------+----------------------+-------------------+---------------------+---------------+
; state.ST_IDLE        ; 0                  ; 0                    ; 0                 ; 0                   ; 0             ;
; state.ST_SEND_START  ; 0                  ; 0                    ; 0                 ; 1                   ; 1             ;
; state.ST_SEND_BIT    ; 0                  ; 0                    ; 1                 ; 0                   ; 1             ;
; state.ST_SEND_PARITY ; 0                  ; 1                    ; 0                 ; 0                   ; 1             ;
; state.ST_SEND_STOP   ; 1                  ; 0                    ; 0                 ; 0                   ; 1             ;
+----------------------+--------------------+----------------------+-------------------+---------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                       ;
; process:process_u0|avalon_sdram_byteenable_n[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16,17] ; Stuck at GND due to stuck port data_in                                                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16,17] ; Stuck at GND due to stuck port data_in                                                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                 ; Merged with sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]    ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                      ; Merged with sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0] ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                           ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                          ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                          ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                          ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                          ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                           ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                           ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                           ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                         ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                         ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                         ; Lost fanout                                                                                  ;
; process:process_u0|uart_rx:uart_rx_u0|state~9                                                                                                                                         ; Lost fanout                                                                                  ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                       ;
; Total Number of Removed Registers = 34                                                                                                                                                ;                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                              ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; process:process_u0|avalon_sdram_byteenable_n[0] ; Stuck at GND              ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16], ;
;                                                 ; due to stuck port data_in ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[16], ;
;                                                 ;                           ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0],                                                                                                   ;
;                                                 ;                           ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                         ;
; process:process_u0|avalon_sdram_byteenable_n[1] ; Stuck at GND              ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17], ;
;                                                 ; due to stuck port data_in ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[17], ;
;                                                 ;                           ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                         ;
+-------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2255  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 104   ;
; Number of registers using Asynchronous Clear ; 858   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 910   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; process:process_u0|uart_tx:uart_tx_u0|uart_txd                                                                                                                                                                                                                                                                                  ; 1       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                     ; 3       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                     ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                     ; 3       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                     ; 3       ;
; process:process_u0|avalon_sdram_read_n                                                                                                                                                                                                                                                                                          ; 5       ;
; process:process_u0|avalon_sdram_write_n                                                                                                                                                                                                                                                                                         ; 7       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                   ; 11      ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                     ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                     ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                     ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                     ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                          ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                          ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                           ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                           ; 2       ;
; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 30                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_test|process:process_u0|tx_data_i[5]                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |sdram_test|process:process_u0|uart_tx:uart_tx_u0|shift_buf[1]                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ;
; 6:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |sdram_test|process:process_u0|avalon_sdram_address[10]                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sdram_test|process:process_u0|uart_rx:uart_rx_u0|bit_cnt[9]                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |sdram_test|process:process_u0|uart_tx:uart_tx_u0|bit_cnt[6]                                                                                                                                  ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector34                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------------------+
; Assignment                  ; Value ; From ; To                                           ;
+-----------------------------+-------+------+----------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                              ;
+-----------------------------+-------+------+----------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sdram_test ;
+-----------------+-----------+----------------------------------------------+
; Parameter Name  ; Value     ; Type                                         ;
+-----------------+-----------+----------------------------------------------+
; CLK_FREQ        ; 100000000 ; Signed Integer                               ;
; UART_RATE       ; 115200    ; Signed Integer                               ;
; PARITY_ODD_EVEN ; 1         ; Unsigned Binary                              ;
+-----------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: process:process_u0 ;
+-----------------+-----------+-----------------------------------+
; Parameter Name  ; Value     ; Type                              ;
+-----------------+-----------+-----------------------------------+
; CLK_FREQ        ; 100000000 ; Signed Integer                    ;
; UART_RATE       ; 115200    ; Signed Integer                    ;
; PARITY_ODD_EVEN ; 1         ; Unsigned Binary                   ;
+-----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: process:process_u0|fifo:rx_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                        ;
+-------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                              ;
; lpm_width               ; 16           ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                              ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                     ;
; ALMOST_FULL_VALUE       ; 10           ; Signed Integer                                              ;
; ALMOST_EMPTY_VALUE      ; 10           ; Signed Integer                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                     ;
; CBXI_PARAMETER          ; scfifo_4n91  ; Untyped                                                     ;
+-------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: process:process_u0|fifo:tx_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                        ;
+-------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                              ;
; lpm_width               ; 16           ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                              ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                     ;
; ALMOST_FULL_VALUE       ; 10           ; Signed Integer                                              ;
; ALMOST_EMPTY_VALUE      ; 10           ; Signed Integer                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                     ;
; CBXI_PARAMETER          ; scfifo_4n91  ; Untyped                                                     ;
+-------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: process:process_u0|uart_tx:uart_tx_u0 ;
+-----------------+-----------+------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                 ;
+-----------------+-----------+------------------------------------------------------+
; CLK_FREQ        ; 100000000 ; Signed Integer                                       ;
; UART_RATE       ; 115200    ; Signed Integer                                       ;
; PARITY_ODD_EVEN ; 1         ; Unsigned Binary                                      ;
+-----------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: process:process_u0|uart_rx:uart_rx_u0 ;
+-----------------+-----------+------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                 ;
+-----------------+-----------+------------------------------------------------------+
; CLK_FREQ        ; 100000000 ; Signed Integer                                       ;
; UART_RATE       ; 115200    ; Signed Integer                                       ;
; PARITY_ODD_EVEN ; 1         ; Unsigned Binary                                      ;
+-----------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 102                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 102                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 330                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 102                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                         ;
+----------------------------+---------------------------------------------------------+
; Name                       ; Value                                                   ;
+----------------------------+---------------------------------------------------------+
; Number of entity instances ; 2                                                       ;
; Entity Instance            ; process:process_u0|fifo:rx_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                            ;
;     -- lpm_width           ; 16                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                     ;
;     -- USE_EAB             ; ON                                                      ;
; Entity Instance            ; process:process_u0|fifo:tx_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                            ;
;     -- lpm_width           ; 16                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                     ;
;     -- USE_EAB             ; ON                                                      ;
+----------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "process:process_u0|fifo:tx_fifo"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "process:process_u0|fifo:rx_fifo"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_0"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 102                 ; 102              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 482                         ;
;     CLR               ; 174                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 180                         ;
;     ENA CLR           ; 82                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 33                          ;
;     plain             ; 8                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 597                         ;
;     arith             ; 130                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 16                          ;
;     normal            ; 467                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 261                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                               ; Details ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pll:pll_0|c0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[0]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[0]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[10]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[10]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[11]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[11]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[12]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[12]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[13]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[13]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[14]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[14]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[15]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[15]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[16]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[16]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[17]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[17]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[18]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[18]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[19]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[19]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[1]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[1]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[20]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[20]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[21]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[21]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[22]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[22]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[23]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[23]                                                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[2]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[2]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[3]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[3]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[4]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[4]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[5]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[5]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[6]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[6]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[7]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[7]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[8]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[8]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[9]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_address[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_address[9]                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_byteenable_n[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                             ; N/A     ;
; process:process_u0|avalon_sdram_byteenable_n[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                             ; N/A     ;
; process:process_u0|avalon_sdram_byteenable_n[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                             ; N/A     ;
; process:process_u0|avalon_sdram_byteenable_n[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                             ; N/A     ;
; process:process_u0|avalon_sdram_chipselect      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_chipselect                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_chipselect      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_chipselect                                                                                                                                      ; N/A     ;
; process:process_u0|avalon_sdram_read_n          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_read_n~_wirecell                                                                                                                                ; N/A     ;
; process:process_u0|avalon_sdram_read_n          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_read_n~_wirecell                                                                                                                                ; N/A     ;
; process:process_u0|avalon_sdram_readdata[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                  ; N/A     ;
; process:process_u0|avalon_sdram_readdata[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdata[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_readdatavalid   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_readdatavalid   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                     ; N/A     ;
; process:process_u0|avalon_sdram_waitrequest     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 ; N/A     ;
; process:process_u0|avalon_sdram_waitrequest     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|Equal0~0 ; N/A     ;
; process:process_u0|avalon_sdram_write_n         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_write_n~_wirecell                                                                                                                               ; N/A     ;
; process:process_u0|avalon_sdram_write_n         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_write_n~_wirecell                                                                                                                               ; N/A     ;
; process:process_u0|avalon_sdram_writedata[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[0]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[0]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[10]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[10]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[11]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[11]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[12]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[12]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[13]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[13]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[14]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[14]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[15]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[15]                                                                                                                                   ; N/A     ;
; process:process_u0|avalon_sdram_writedata[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[1]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[1]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[2]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[2]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[3]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[3]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[4]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[4]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[5]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[5]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[6]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[6]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[7]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[7]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[8]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[8]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[9]                                                                                                                                    ; N/A     ;
; process:process_u0|avalon_sdram_writedata[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; process:process_u0|avalon_sdram_writedata[9]                                                                                                                                    ; N/A     ;
; sdram_addr[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                    ; N/A     ;
; sdram_addr[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                    ; N/A     ;
; sdram_addr[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                   ; N/A     ;
; sdram_addr[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                   ; N/A     ;
; sdram_addr[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                   ; N/A     ;
; sdram_addr[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                   ; N/A     ;
; sdram_addr[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                   ; N/A     ;
; sdram_addr[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                   ; N/A     ;
; sdram_addr[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                    ; N/A     ;
; sdram_addr[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                    ; N/A     ;
; sdram_addr[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                    ; N/A     ;
; sdram_addr[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                    ; N/A     ;
; sdram_addr[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                    ; N/A     ;
; sdram_addr[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                    ; N/A     ;
; sdram_addr[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                    ; N/A     ;
; sdram_addr[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                    ; N/A     ;
; sdram_addr[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                    ; N/A     ;
; sdram_addr[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                    ; N/A     ;
; sdram_addr[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                    ; N/A     ;
; sdram_addr[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                    ; N/A     ;
; sdram_addr[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                    ; N/A     ;
; sdram_addr[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                    ; N/A     ;
; sdram_addr[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                    ; N/A     ;
; sdram_addr[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                    ; N/A     ;
; sdram_addr[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                    ; N/A     ;
; sdram_addr[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                    ; N/A     ;
; sdram_ba[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                    ; N/A     ;
; sdram_ba[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                    ; N/A     ;
; sdram_ba[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                    ; N/A     ;
; sdram_ba[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                    ; N/A     ;
; sdram_cas_n                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                           ; N/A     ;
; sdram_cas_n                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                           ; N/A     ;
; sdram_cke                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                                                            ; N/A     ;
; sdram_cke                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                                                            ; N/A     ;
; sdram_clk                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                    ; N/A     ;
; sdram_clk                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                    ; N/A     ;
; sdram_cs_n                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_wirecell                                                                                           ; N/A     ;
; sdram_cs_n                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]~_wirecell                                                                                           ; N/A     ;
; sdram_dq[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[0]                                                                                                                                                                     ; N/A     ;
; sdram_dq[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[0]                                                                                                                                                                     ; N/A     ;
; sdram_dq[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[10]                                                                                                                                                                    ; N/A     ;
; sdram_dq[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[10]                                                                                                                                                                    ; N/A     ;
; sdram_dq[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[11]                                                                                                                                                                    ; N/A     ;
; sdram_dq[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[11]                                                                                                                                                                    ; N/A     ;
; sdram_dq[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[12]                                                                                                                                                                    ; N/A     ;
; sdram_dq[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[12]                                                                                                                                                                    ; N/A     ;
; sdram_dq[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[13]                                                                                                                                                                    ; N/A     ;
; sdram_dq[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[13]                                                                                                                                                                    ; N/A     ;
; sdram_dq[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[14]                                                                                                                                                                    ; N/A     ;
; sdram_dq[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[14]                                                                                                                                                                    ; N/A     ;
; sdram_dq[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[15]                                                                                                                                                                    ; N/A     ;
; sdram_dq[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[15]                                                                                                                                                                    ; N/A     ;
; sdram_dq[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[1]                                                                                                                                                                     ; N/A     ;
; sdram_dq[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[1]                                                                                                                                                                     ; N/A     ;
; sdram_dq[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[2]                                                                                                                                                                     ; N/A     ;
; sdram_dq[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[2]                                                                                                                                                                     ; N/A     ;
; sdram_dq[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[3]                                                                                                                                                                     ; N/A     ;
; sdram_dq[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[3]                                                                                                                                                                     ; N/A     ;
; sdram_dq[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[4]                                                                                                                                                                     ; N/A     ;
; sdram_dq[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[4]                                                                                                                                                                     ; N/A     ;
; sdram_dq[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[5]                                                                                                                                                                     ; N/A     ;
; sdram_dq[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[5]                                                                                                                                                                     ; N/A     ;
; sdram_dq[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[6]                                                                                                                                                                     ; N/A     ;
; sdram_dq[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[6]                                                                                                                                                                     ; N/A     ;
; sdram_dq[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[7]                                                                                                                                                                     ; N/A     ;
; sdram_dq[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[7]                                                                                                                                                                     ; N/A     ;
; sdram_dq[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[8]                                                                                                                                                                     ; N/A     ;
; sdram_dq[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[8]                                                                                                                                                                     ; N/A     ;
; sdram_dq[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[9]                                                                                                                                                                     ; N/A     ;
; sdram_dq[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_dq[9]                                                                                                                                                                     ; N/A     ;
; sdram_dqm[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                            ; N/A     ;
; sdram_dqm[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                            ; N/A     ;
; sdram_dqm[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                            ; N/A     ;
; sdram_dqm[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                                            ; N/A     ;
; sdram_ras_n                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                           ; N/A     ;
; sdram_ras_n                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                           ; N/A     ;
; sdram_we_n                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_wirecell                                                                                           ; N/A     ;
; sdram_we_n                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_wirecell                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                             ; N/A     ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Sep 01 09:09:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/sdram.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/sdram_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_new_sdram_controller_0_input_efifo_module File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sdram_new_sdram_controller_0 File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/process.v
    Info (12023): Found entity 1: process File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/sdram_test.v
    Info (12023): Found entity 1: sdram_test File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/TX/Desktop/SDRAM_test/ip/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/ip/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "sdram_test" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_0" File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 48
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_0|altpll:altpll_component" File: C:/Users/TX/Desktop/SDRAM_test/ip/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll_0|altpll:altpll_component" File: C:/Users/TX/Desktop/SDRAM_test/ip/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll_0|altpll:altpll_component" with the following parameter: File: C:/Users/TX/Desktop/SDRAM_test/ip/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "process" for hierarchy "process:process_u0" File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 72
Info (10264): Verilog HDL Case Statement information at process.v(179): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 179
Info (10264): Verilog HDL Case Statement information at process.v(197): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 197
Warning (10230): Verilog HDL assignment warning at process.v(298): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 298
Warning (10230): Verilog HDL assignment warning at process.v(311): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 311
Info (12128): Elaborating entity "fifo" for hierarchy "process:process_u0|fifo:rx_fifo" File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 358
Info (12128): Elaborating entity "scfifo" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component" File: C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component" File: C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v Line: 84
Info (12133): Instantiated megafunction "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v Line: 84
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "10"
    Info (12134): Parameter "almost_full_value" = "10"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4n91.tdf
    Info (12023): Found entity 1: scfifo_4n91 File: C:/Users/TX/Desktop/SDRAM_test/prj/db/scfifo_4n91.tdf Line: 24
Info (12128): Elaborating entity "scfifo_4n91" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated" File: d:/intel_fpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_vt31.tdf
    Info (12023): Found entity 1: a_dpfifo_vt31 File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_vt31" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo" File: C:/Users/TX/Desktop/SDRAM_test/prj/db/scfifo_4n91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf
    Info (12023): Found entity 1: a_fefifo_s7f File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_fefifo_s7f.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_s7f" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state" File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7 File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_go7.tdf Line: 25
Info (12128): Elaborating entity "cntr_go7" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw" File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_fefifo_s7f.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_inm1.tdf
    Info (12023): Found entity 1: altsyncram_inm1 File: C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_inm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_inm1" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram" File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_4ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count" File: C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf Line: 43
Info (12128): Elaborating entity "uart_tx" for hierarchy "process:process_u0|uart_tx:uart_tx_u0" File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 385
Warning (10230): Verilog HDL assignment warning at uart_tx.v(17): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 17
Warning (10230): Verilog HDL assignment warning at uart_tx.v(18): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 18
Info (10264): Verilog HDL Case Statement information at uart_tx.v(118): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 118
Info (10264): Verilog HDL Case Statement information at uart_tx.v(135): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 135
Info (12128): Elaborating entity "uart_rx" for hierarchy "process:process_u0|uart_rx:uart_rx_u0" File: C:/Users/TX/Desktop/SDRAM_test/src/process.v Line: 400
Warning (10230): Verilog HDL assignment warning at uart_rx.v(18): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v Line: 18
Warning (10230): Verilog HDL assignment warning at uart_rx.v(19): truncated value with size 32 to match size of target (24) File: C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v Line: 19
Info (10264): Verilog HDL Case Statement information at uart_rx.v(127): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v Line: 127
Info (10264): Verilog HDL Case Statement information at uart_rx.v(174): all case item expressions in this case statement are onehot File: C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v Line: 174
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:sdram_u0" File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 97
Info (12128): Elaborating entity "sdram_new_sdram_controller_0" for hierarchy "sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/sdram.v Line: 51
Info (12128): Elaborating entity "sdram_new_sdram_controller_0_input_efifo_module" for hierarchy "sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" File: C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8d24.tdf
    Info (12023): Found entity 1: altsyncram_8d24 File: C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_8d24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/TX/Desktop/SDRAM_test/prj/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/TX/Desktop/SDRAM_test/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf
    Info (12023): Found entity 1: cntr_uhi File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_uhi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.09.01.09:09:53 Progress: Loading sld29bdc9c7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 14
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 17
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 237 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3077 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2894 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Wed Sep 01 09:10:06 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:43


