********************************************************************
                            Global Usage Report
********************************************************************
  
Product: Designer
Release: v11.6
Version: 11.6.0.34
Date: Fri Mar 11 14:42:51 2016
Design Name: sram_test  Family: ProASIC3L  Die: M1A3P1000L  Package: 484 FBGA
Design State: Post-Layout

The following nets have been routed to a chip global resource:

    Fanout            Name
    ----------------------
    369               Net   : reset_pulse_0_CLK_OUT_48MHZ
                      Driver: reset_pulse_0/CLK_OUT_48MHZ_inferred_clock/U_GL
    36                Net   : GLA
                      Driver: CLK_1MHZ_0/Core/U_PLL
    104               Net   : clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
                      Driver: clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/U_GL
    17                Net   : clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
                      Driver: clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8/U_GL
    19                Net   : memory_controller_0_NEXT_READ
                      Driver: memory_controller_0/next_read_RNIJTK4/U_GL
    19                Net   : memory_controller_0_NEXT_WRITE
                      Driver: memory_controller_0/next_write_RNI2G2D/U_GL




