
holonomic_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000966c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  0800984c  0800984c  0001984c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b84  08009b84  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08009b84  08009b84  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009b84  08009b84  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009b84  08009b84  00019b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009b8c  08009b8c  00019b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08009b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  20000068  08009bfc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000850  08009bfc  00020850  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f95f  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f6e  00000000  00000000  0003fa3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  000439a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ee5  00000000  00000000  00044d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245b3  00000000  00000000  00045be5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000150ed  00000000  00000000  0006a198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db270  00000000  00000000  0007f285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000070ac  00000000  00000000  0015a4f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001615a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009834 	.word	0x08009834

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08009834 	.word	0x08009834

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef>:

#include "stdio.h"

#include <string.h>

ChampiCan::ChampiCan(FDCAN_HandleTypeDef *handle_fdcan) {
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
 8000ca6:	4a11      	ldr	r2, [pc, #68]	; (8000cec <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef+0x50>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	601a      	str	r2, [r3, #0]

	handle_fdcan_ = handle_fdcan;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	683a      	ldr	r2, [r7, #0]
 8000cb0:	605a      	str	r2, [r3, #4]

	tx_header_.IdType = FDCAN_STANDARD_ID;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
	tx_header_.TxFrameType = FDCAN_DATA_FRAME;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
	tx_header_.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	619a      	str	r2, [r3, #24]
	tx_header_.BitRateSwitch = FDCAN_BRS_OFF;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	61da      	str	r2, [r3, #28]
	tx_header_.FDFormat = FDCAN_CLASSIC_CAN;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	621a      	str	r2, [r3, #32]
	tx_header_.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	625a      	str	r2, [r3, #36]	; 0x24
	tx_header_.MessageMarker = 0;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	629a      	str	r2, [r3, #40]	; 0x28

}
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	08009a88 	.word	0x08009a88

08000cf0 <_ZN9ChampiCan5startEv>:

int ChampiCan::start() {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(handle_fdcan_) != HAL_OK)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f004 fb87 	bl	8005410 <HAL_FDCAN_Start>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	bf14      	ite	ne
 8000d08:	2301      	movne	r3, #1
 8000d0a:	2300      	moveq	r3, #0
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <_ZN9ChampiCan5startEv+0x26>
	{
		return 1;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e011      	b.n	8000d3a <_ZN9ChampiCan5startEv+0x4a>
	}
	if (HAL_FDCAN_ActivateNotification(handle_fdcan_, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f004 fca6 	bl	8005670 <HAL_FDCAN_ActivateNotification>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	bf14      	ite	ne
 8000d2a:	2301      	movne	r3, #1
 8000d2c:	2300      	moveq	r3, #0
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <_ZN9ChampiCan5startEv+0x48>
	{
		return 1;
 8000d34:	2301      	movs	r3, #1
 8000d36:	e000      	b.n	8000d3a <_ZN9ChampiCan5startEv+0x4a>
	}
	return 0;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <_ZN9ChampiCanD1Ev>:

    return 0;
}


ChampiCan::~ChampiCan() {
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <_ZN9ChampiCanD1Ev+0x1c>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4618      	mov	r0, r3
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	08009a88 	.word	0x08009a88

08000d64 <_ZN9ChampiCanD0Ev>:
ChampiCan::~ChampiCan() {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
}
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff ffe9 	bl	8000d44 <_ZN9ChampiCanD1Ev>
 8000d72:	212c      	movs	r1, #44	; 0x2c
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f007 fbc1 	bl	80084fc <_ZdlPvj>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <_Z3subPfS_S_>:

Vel sub(Vel vel1, Vel vel2) {
	return {vel1.x - vel2.x, vel1.y - vel2.y, vel1.theta - vel2.theta};
}

void sub(float* arr1, float* arr2, float* ret) {
 8000d84:	b480      	push	{r7}
 8000d86:	b087      	sub	sp, #28
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
	for(int i=0; i<3; i++) {
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	e016      	b.n	8000dc4 <_Z3subPfS_S_+0x40>
		ret[i] = arr1[i] - arr2[i];
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	ed93 7a00 	vldr	s14, [r3]
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	4413      	add	r3, r2
 8000daa:	edd3 7a00 	vldr	s15, [r3]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dba:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<3; i++) {
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	dde5      	ble.n	8000d96 <_Z3subPfS_S_+0x12>
	}
}
 8000dca:	bf00      	nop
 8000dcc:	bf00      	nop
 8000dce:	371c      	adds	r7, #28
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_Z3absPfS_>:

void abs(float* arr, float* ret) {
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
	for(int i=0; i<3; i++) {
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	e026      	b.n	8000e36 <_Z3absPfS_+0x5e>
		if(arr[i]>=0) {
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	edd3 7a00 	vldr	s15, [r3]
 8000df4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfc:	db0a      	blt.n	8000e14 <_Z3absPfS_+0x3c>
			ret[i] = arr[i];
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	441a      	add	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	6839      	ldr	r1, [r7, #0]
 8000e0c:	440b      	add	r3, r1
 8000e0e:	6812      	ldr	r2, [r2, #0]
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	e00d      	b.n	8000e30 <_Z3absPfS_+0x58>
		}
		else {
			ret[i] = -arr[i];
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	edd3 7a00 	vldr	s15, [r3]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	683a      	ldr	r2, [r7, #0]
 8000e26:	4413      	add	r3, r2
 8000e28:	eef1 7a67 	vneg.f32	s15, s15
 8000e2c:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<3; i++) {
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	3301      	adds	r3, #1
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	ddd5      	ble.n	8000de8 <_Z3absPfS_+0x10>
		}
	}
}
 8000e3c:	bf00      	nop
 8000e3e:	bf00      	nop
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_Z13get_index_maxPf>:

int get_index_max(float* arr) {
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
	if(arr[0] >= arr[1] && arr[0] >= arr[2]) {
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	ed93 7a00 	vldr	s14, [r3]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3304      	adds	r3, #4
 8000e5c:	edd3 7a00 	vldr	s15, [r3]
 8000e60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e68:	db0d      	blt.n	8000e86 <_Z13get_index_maxPf+0x3c>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	ed93 7a00 	vldr	s14, [r3]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3308      	adds	r3, #8
 8000e74:	edd3 7a00 	vldr	s15, [r3]
 8000e78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e80:	db01      	blt.n	8000e86 <_Z13get_index_maxPf+0x3c>
		return 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e01b      	b.n	8000ebe <_Z13get_index_maxPf+0x74>
	}
	else if(arr[1] >= arr[0] && arr[1] >= arr[2]) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	ed93 7a00 	vldr	s14, [r3]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	edd3 7a00 	vldr	s15, [r3]
 8000e94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e9c:	db0e      	blt.n	8000ebc <_Z13get_index_maxPf+0x72>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3304      	adds	r3, #4
 8000ea2:	ed93 7a00 	vldr	s14, [r3]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3308      	adds	r3, #8
 8000eaa:	edd3 7a00 	vldr	s15, [r3]
 8000eae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb6:	db01      	blt.n	8000ebc <_Z13get_index_maxPf+0x72>
		return 1;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e000      	b.n	8000ebe <_Z13get_index_maxPf+0x74>
	}
	else {
		return 2;
 8000ebc:	2302      	movs	r3, #2
	}
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <_ZN3VelC1Ev>:
#define HOLONOMICDRIVE3_H_


#include "Stepper.h"

struct Vel {
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f04f 0200 	mov.w	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4618      	mov	r0, r3
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <_ZN7StepperaSERKS_>:
#ifndef SRC_STEPPER_H_
#define SRC_STEPPER_H_

#include "stm32g4xx_hal.h"

class Stepper {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	1d10      	adds	r0, r2, #4
 8000f08:	3304      	adds	r3, #4
 8000f0a:	224c      	movs	r2, #76	; 0x4c
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f008 f830 	bl	8008f72 <memcpy>
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	651a      	str	r2, [r3, #80]	; 0x50
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	659a      	str	r2, [r3, #88]	; 0x58
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	661a      	str	r2, [r3, #96]	; 0x60
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	0000      	movs	r0, r0
	...

08000f50 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff>:

HolonomicDrive3::HolonomicDrive3(Stepper stepper0, Stepper stepper1, Stepper stepper2, float wheel_radius, float wheel_distance) {
 8000f50:	b5b0      	push	{r4, r5, r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6178      	str	r0, [r7, #20]
 8000f58:	6139      	str	r1, [r7, #16]
 8000f5a:	60fa      	str	r2, [r7, #12]
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f62:	edc7 0a00 	vstr	s1, [r7]
 8000f66:	4a2e      	ldr	r2, [pc, #184]	; (8001020 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff+0xd0>)
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	3304      	adds	r3, #4
 8000f70:	2402      	movs	r4, #2
 8000f72:	461d      	mov	r5, r3
 8000f74:	e004      	b.n	8000f80 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff+0x30>
 8000f76:	4628      	mov	r0, r5
 8000f78:	f000 fc82 	bl	8001880 <_ZN7StepperC1Ev>
 8000f7c:	3564      	adds	r5, #100	; 0x64
 8000f7e:	3c01      	subs	r4, #1
 8000f80:	2c00      	cmp	r4, #0
 8000f82:	daf8      	bge.n	8000f76 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff+0x26>
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff ff9d 	bl	8000eca <_ZN3VelC1Ev>
	this->steppers[0] = stepper0;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	3304      	adds	r3, #4
 8000f94:	6939      	ldr	r1, [r7, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff ffae 	bl	8000ef8 <_ZN7StepperaSERKS_>
	this->steppers[1] = stepper1;
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3368      	adds	r3, #104	; 0x68
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff ffa8 	bl	8000ef8 <_ZN7StepperaSERKS_>
	this->steppers[2] = stepper2;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	33cc      	adds	r3, #204	; 0xcc
 8000fac:	68b9      	ldr	r1, [r7, #8]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff ffa2 	bl	8000ef8 <_ZN7StepperaSERKS_>
	this->wheel_circumference = wheel_radius * 2.0 * PI;
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff fae7 	bl	8000588 <__aeabi_f2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	f7ff f985 	bl	80002cc <__adddf3>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	a313      	add	r3, pc, #76	; (adr r3, 8001018 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff+0xc8>)
 8000fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd0:	f7ff fb32 	bl	8000638 <__aeabi_dmul>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f7ff fe0e 	bl	8000bfc <__aeabi_d2f>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	this->wheel_distance = wheel_distance;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	this->current_wheels_speeds_rps[0] = 0;
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	f04f 0200 	mov.w	r2, #0
 8000ff6:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	this->current_wheels_speeds_rps[1] = 0;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	this->current_wheels_speeds_rps[2] = 0;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

}
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	4618      	mov	r0, r3
 8001012:	3718      	adds	r7, #24
 8001014:	46bd      	mov	sp, r7
 8001016:	bdb0      	pop	{r4, r5, r7, pc}
 8001018:	54442eea 	.word	0x54442eea
 800101c:	400921fb 	.word	0x400921fb
 8001020:	08009a98 	.word	0x08009a98

08001024 <_ZN15HolonomicDrive311set_cmd_velE3Vel>:

void HolonomicDrive3::set_cmd_vel(Vel cmd) {
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	eef0 6a40 	vmov.f32	s13, s0
 8001030:	eeb0 7a60 	vmov.f32	s14, s1
 8001034:	eef0 7a41 	vmov.f32	s15, s2
 8001038:	edc7 6a00 	vstr	s13, [r7]
 800103c:	ed87 7a01 	vstr	s14, [r7, #4]
 8001040:	edc7 7a02 	vstr	s15, [r7, #8]
	this->cmd_vel = cmd;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800104a:	463a      	mov	r2, r7
 800104c:	ca07      	ldmia	r2, {r0, r1, r2}
 800104e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf>:

void HolonomicDrive3::compute_wheels_speeds(Vel cmd, float *ret_speeds_rps) {
 8001060:	b5b0      	push	{r4, r5, r7, lr}
 8001062:	b08a      	sub	sp, #40	; 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6178      	str	r0, [r7, #20]
 8001068:	eef0 6a40 	vmov.f32	s13, s0
 800106c:	eeb0 7a60 	vmov.f32	s14, s1
 8001070:	eef0 7a41 	vmov.f32	s15, s2
 8001074:	6079      	str	r1, [r7, #4]
 8001076:	edc7 6a02 	vstr	s13, [r7, #8]
 800107a:	ed87 7a03 	vstr	s14, [r7, #12]
 800107e:	edc7 7a04 	vstr	s15, [r7, #16]
    float wheel0_mps = 0.5 * this->cmd_vel.y - SQRT_3_OVER_2 * this->cmd_vel.x - this->wheel_distance * this->cmd_vel.theta;
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa7d 	bl	8000588 <__aeabi_f2d>
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b63      	ldr	r3, [pc, #396]	; (8001220 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf+0x1c0>)
 8001094:	f7ff fad0 	bl	8000638 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4614      	mov	r4, r2
 800109e:	461d      	mov	r5, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fa6e 	bl	8000588 <__aeabi_f2d>
 80010ac:	a35a      	add	r3, pc, #360	; (adr r3, 8001218 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf+0x1b8>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff fac1 	bl	8000638 <__aeabi_dmul>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4620      	mov	r0, r4
 80010bc:	4629      	mov	r1, r5
 80010be:	f7ff f903 	bl	80002c8 <__aeabi_dsub>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4614      	mov	r4, r2
 80010c8:	461d      	mov	r5, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	ed93 7a4d 	vldr	s14, [r3, #308]	; 0x134
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 80010d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010da:	ee17 0a90 	vmov	r0, s15
 80010de:	f7ff fa53 	bl	8000588 <__aeabi_f2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4620      	mov	r0, r4
 80010e8:	4629      	mov	r1, r5
 80010ea:	f7ff f8ed 	bl	80002c8 <__aeabi_dsub>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	4610      	mov	r0, r2
 80010f4:	4619      	mov	r1, r3
 80010f6:	f7ff fd81 	bl	8000bfc <__aeabi_d2f>
 80010fa:	4603      	mov	r3, r0
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
    float wheel1_mps = 0.5 * this->cmd_vel.y + SQRT_3_OVER_2 * this->cmd_vel.x - this->wheel_distance * this->cmd_vel.theta;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff fa3f 	bl	8000588 <__aeabi_f2d>
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	4b44      	ldr	r3, [pc, #272]	; (8001220 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf+0x1c0>)
 8001110:	f7ff fa92 	bl	8000638 <__aeabi_dmul>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4614      	mov	r4, r2
 800111a:	461d      	mov	r5, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fa30 	bl	8000588 <__aeabi_f2d>
 8001128:	a33b      	add	r3, pc, #236	; (adr r3, 8001218 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf+0x1b8>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff fa83 	bl	8000638 <__aeabi_dmul>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4620      	mov	r0, r4
 8001138:	4629      	mov	r1, r5
 800113a:	f7ff f8c7 	bl	80002cc <__adddf3>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4614      	mov	r4, r2
 8001144:	461d      	mov	r5, r3
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	ed93 7a4d 	vldr	s14, [r3, #308]	; 0x134
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 8001152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001156:	ee17 0a90 	vmov	r0, s15
 800115a:	f7ff fa15 	bl	8000588 <__aeabi_f2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4620      	mov	r0, r4
 8001164:	4629      	mov	r1, r5
 8001166:	f7ff f8af 	bl	80002c8 <__aeabi_dsub>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fd43 	bl	8000bfc <__aeabi_d2f>
 8001176:	4603      	mov	r3, r0
 8001178:	623b      	str	r3, [r7, #32]
    float wheel2_mps = - this->cmd_vel.y - this->wheel_distance * this->cmd_vel.theta;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	edd3 7a4f 	vldr	s15, [r3, #316]	; 0x13c
 8001180:	eeb1 7a67 	vneg.f32	s14, s15
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	edd3 6a4d 	vldr	s13, [r3, #308]	; 0x134
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 8001190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001194:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001198:	edc7 7a07 	vstr	s15, [r7, #28]
    // wheel mps -> wheel rps
    ret_speeds_rps[0] = wheel0_mps / this->wheel_circumference;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	ed93 7a4c 	vldr	s14, [r3, #304]	; 0x130
 80011a2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80011a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	edc3 7a00 	vstr	s15, [r3]
    ret_speeds_rps[1] = wheel1_mps / this->wheel_circumference;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	ed93 7a4c 	vldr	s14, [r3, #304]	; 0x130
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3304      	adds	r3, #4
 80011ba:	edd7 6a08 	vldr	s13, [r7, #32]
 80011be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c2:	edc3 7a00 	vstr	s15, [r3]
    ret_speeds_rps[2] = wheel2_mps / this->wheel_circumference;
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	ed93 7a4c 	vldr	s14, [r3, #304]	; 0x130
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3308      	adds	r3, #8
 80011d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80011d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011d8:	edc3 7a00 	vstr	s15, [r3]

    if(ret_speeds_rps[2]!=ret_speeds_rps[2]) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3308      	adds	r3, #8
 80011e0:	ed93 7a00 	vldr	s14, [r3]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3308      	adds	r3, #8
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	eeb4 7a67 	vcmp.f32	s14, s15
 80011f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f4:	d009      	beq.n	800120a <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf+0x1aa>
    	ret_speeds_rps[2]--;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3308      	adds	r3, #8
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001202:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001206:	edc3 7a00 	vstr	s15, [r3]
    }

}
 800120a:	bf00      	nop
 800120c:	3728      	adds	r7, #40	; 0x28
 800120e:	46bd      	mov	sp, r7
 8001210:	bdb0      	pop	{r4, r5, r7, pc}
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	e857b07f 	.word	0xe857b07f
 800121c:	3febb67a 	.word	0x3febb67a
 8001220:	3fe00000 	.word	0x3fe00000

08001224 <_ZN15HolonomicDrive319write_wheels_speedsEPf>:

void HolonomicDrive3::write_wheels_speeds(float *speeds_rps) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
	for(int i=0; i<3; i++) {
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	e020      	b.n	8001276 <_ZN15HolonomicDrive319write_wheels_speedsEPf+0x52>
		this->steppers[i].set_speed_rps(speeds_rps[i]);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2264      	movs	r2, #100	; 0x64
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	4413      	add	r3, r2
 8001240:	1d19      	adds	r1, r3, #4
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	4413      	add	r3, r2
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	eeb0 0a67 	vmov.f32	s0, s15
 8001252:	4608      	mov	r0, r1
 8001254:	f000 fbb2 	bl	80019bc <_ZN7Stepper13set_speed_rpsEf>
		this->current_wheels_speeds_rps[i] = speeds_rps[i];
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	4413      	add	r3, r2
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	3350      	adds	r3, #80	; 0x50
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	440b      	add	r3, r1
 800126c:	3304      	adds	r3, #4
 800126e:	601a      	str	r2, [r3, #0]
	for(int i=0; i<3; i++) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	3301      	adds	r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b02      	cmp	r3, #2
 800127a:	dddb      	ble.n	8001234 <_ZN15HolonomicDrive319write_wheels_speedsEPf+0x10>
	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <_ZN15HolonomicDrive324spin_once_motors_controlEv>:

void HolonomicDrive3::spin_once_motors_control() {
 8001288:	b580      	push	{r7, lr}
 800128a:	b092      	sub	sp, #72	; 0x48
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

	// compare current_vel and cmd_vel wheels speeds to check the required acceleration to transition directly from current to command
	float cmd_wheels_speeds[3]; // rotations per second
	this->compute_wheels_speeds(cmd_vel, cmd_wheels_speeds);
 8001290:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	edd3 6a4e 	vldr	s13, [r3, #312]	; 0x138
 800129a:	ed93 7a4f 	vldr	s14, [r3, #316]	; 0x13c
 800129e:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 80012a2:	4611      	mov	r1, r2
 80012a4:	eeb0 0a66 	vmov.f32	s0, s13
 80012a8:	eef0 0a47 	vmov.f32	s1, s14
 80012ac:	eeb0 1a67 	vmov.f32	s2, s15
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff fed5 	bl	8001060 <_ZN15HolonomicDrive321compute_wheels_speedsE3VelPf>

	if(this->current_wheels_speeds_rps[2] != this->current_wheels_speeds_rps[2]) {
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	ed93 7a53 	vldr	s14, [r3, #332]	; 0x14c
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a53 	vldr	s15, [r3, #332]	; 0x14c
 80012c2:	eeb4 7a67 	vcmp.f32	s14, s15
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	d009      	beq.n	80012e0 <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x58>
		this->current_wheels_speeds_rps[2]--;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edd3 7a53 	vldr	s15, [r3, #332]	; 0x14c
 80012d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	edc3 7a53 	vstr	s15, [r3, #332]	; 0x14c
	}

	float desired_accels_wheels[3];
	sub(cmd_wheels_speeds, this->current_wheels_speeds_rps, desired_accels_wheels);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f503 71a2 	add.w	r1, r3, #324	; 0x144
 80012e6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80012ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fd48 	bl	8000d84 <_Z3subPfS_S_>

	float abs_desired_accels_wheels[3];
	abs(desired_accels_wheels, abs_desired_accels_wheels);
 80012f4:	f107 0218 	add.w	r2, r7, #24
 80012f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fd6a 	bl	8000dd8 <_Z3absPfS_>
	if(abs_desired_accels_wheels[0] < MAX_ACCEL_PER_CYCLE && abs_desired_accels_wheels[1] < MAX_ACCEL_PER_CYCLE && abs_desired_accels_wheels[2] < MAX_ACCEL_PER_CYCLE) {
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f93e 	bl	8000588 <__aeabi_f2d>
 800130c:	a33a      	add	r3, pc, #232	; (adr r3, 80013f8 <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x170>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff fc03 	bl	8000b1c <__aeabi_dcmplt>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d01e      	beq.n	800135a <_ZN15HolonomicDrive324spin_once_motors_controlEv+0xd2>
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f932 	bl	8000588 <__aeabi_f2d>
 8001324:	a334      	add	r3, pc, #208	; (adr r3, 80013f8 <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x170>)
 8001326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132a:	f7ff fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d012      	beq.n	800135a <_ZN15HolonomicDrive324spin_once_motors_controlEv+0xd2>
 8001334:	6a3b      	ldr	r3, [r7, #32]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff f926 	bl	8000588 <__aeabi_f2d>
 800133c:	a32e      	add	r3, pc, #184	; (adr r3, 80013f8 <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x170>)
 800133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001342:	f7ff fbeb 	bl	8000b1c <__aeabi_dcmplt>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d006      	beq.n	800135a <_ZN15HolonomicDrive324spin_once_motors_controlEv+0xd2>
		// acceleration requested is ok, no need to accelerate gradually.

		this->write_wheels_speeds(cmd_wheels_speeds);
 800134c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001350:	4619      	mov	r1, r3
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ff66 	bl	8001224 <_ZN15HolonomicDrive319write_wheels_speedsEPf>
 8001358:	e049      	b.n	80013ee <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x166>
	}
	else {
		// Trouver la roue qui pose le + problme. On va alors pouvoir rduire les acclrations des 3 roues de faon
		// de faon proportionelle, de faon que la roue qui pose le + problme ait une acclration gale  MAX_ACCEL_PER_CYCLE
		int i_max = get_index_max(abs_desired_accels_wheels);
 800135a:	f107 0318 	add.w	r3, r7, #24
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fd73 	bl	8000e4a <_Z13get_index_maxPf>
 8001364:	6438      	str	r0, [r7, #64]	; 0x40

		float speed_ratio = MAX_ACCEL_PER_CYCLE / abs_desired_accels_wheels[i_max]; // speed ratio of each original speed to add
 8001366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	3348      	adds	r3, #72	; 0x48
 800136c:	443b      	add	r3, r7
 800136e:	3b30      	subs	r3, #48	; 0x30
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	a11e      	add	r1, pc, #120	; (adr r1, 80013f8 <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x170>)
 800137e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001382:	f7ff fa83 	bl	800088c <__aeabi_ddiv>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4610      	mov	r0, r2
 800138c:	4619      	mov	r1, r3
 800138e:	f7ff fc35 	bl	8000bfc <__aeabi_d2f>
 8001392:	4603      	mov	r3, r0
 8001394:	63fb      	str	r3, [r7, #60]	; 0x3c

		float new_speeds_cmds[3];
		for(int i=0; i<3; i++) {
 8001396:	2300      	movs	r3, #0
 8001398:	647b      	str	r3, [r7, #68]	; 0x44
 800139a:	e01e      	b.n	80013da <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x152>
			new_speeds_cmds[i] = current_wheels_speeds_rps[i] + speed_ratio * desired_accels_wheels[i];;
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013a0:	3350      	adds	r3, #80	; 0x50
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	3304      	adds	r3, #4
 80013a8:	ed93 7a00 	vldr	s14, [r3]
 80013ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	3348      	adds	r3, #72	; 0x48
 80013b2:	443b      	add	r3, r7
 80013b4:	3b24      	subs	r3, #36	; 0x24
 80013b6:	edd3 6a00 	vldr	s13, [r3]
 80013ba:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80013be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	3348      	adds	r3, #72	; 0x48
 80013cc:	443b      	add	r3, r7
 80013ce:	3b3c      	subs	r3, #60	; 0x3c
 80013d0:	edc3 7a00 	vstr	s15, [r3]
		for(int i=0; i<3; i++) {
 80013d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013d6:	3301      	adds	r3, #1
 80013d8:	647b      	str	r3, [r7, #68]	; 0x44
 80013da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013dc:	2b02      	cmp	r3, #2
 80013de:	dddd      	ble.n	800139c <_ZN15HolonomicDrive324spin_once_motors_controlEv+0x114>
		}

		// set speed
		this->write_wheels_speeds(new_speeds_cmds);
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	4619      	mov	r1, r3
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff ff1c 	bl	8001224 <_ZN15HolonomicDrive319write_wheels_speedsEPf>


	}

}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	3748      	adds	r7, #72	; 0x48
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	9999999a 	.word	0x9999999a
 80013fc:	3fb99999 	.word	0x3fb99999

08001400 <_ZN15HolonomicDrive3C1Ev>:

HolonomicDrive3::HolonomicDrive3() {
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	4a0c      	ldr	r2, [pc, #48]	; (800143c <_ZN15HolonomicDrive3C1Ev+0x3c>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3304      	adds	r3, #4
 8001412:	2402      	movs	r4, #2
 8001414:	461d      	mov	r5, r3
 8001416:	e004      	b.n	8001422 <_ZN15HolonomicDrive3C1Ev+0x22>
 8001418:	4628      	mov	r0, r5
 800141a:	f000 fa31 	bl	8001880 <_ZN7StepperC1Ev>
 800141e:	3564      	adds	r5, #100	; 0x64
 8001420:	3c01      	subs	r4, #1
 8001422:	2c00      	cmp	r4, #0
 8001424:	daf8      	bge.n	8001418 <_ZN15HolonomicDrive3C1Ev+0x18>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fd4c 	bl	8000eca <_ZN3VelC1Ev>
}
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4618      	mov	r0, r3
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bdb0      	pop	{r4, r5, r7, pc}
 800143c:	08009a98 	.word	0x08009a98

08001440 <_ZN15HolonomicDrive3D1Ev>:

HolonomicDrive3::~HolonomicDrive3() {
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	4a0d      	ldr	r2, [pc, #52]	; (8001480 <_ZN15HolonomicDrive3D1Ev+0x40>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3304      	adds	r3, #4
	// TODO Auto-generated destructor stub
}
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00d      	beq.n	8001472 <_ZN15HolonomicDrive3D1Ev+0x32>
HolonomicDrive3::~HolonomicDrive3() {
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	f503 7496 	add.w	r4, r3, #300	; 0x12c
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3304      	adds	r3, #4
}
 8001462:	429c      	cmp	r4, r3
 8001464:	d005      	beq.n	8001472 <_ZN15HolonomicDrive3D1Ev+0x32>
HolonomicDrive3::~HolonomicDrive3() {
 8001466:	3c64      	subs	r4, #100	; 0x64
 8001468:	6823      	ldr	r3, [r4, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4620      	mov	r0, r4
 800146e:	4798      	blx	r3
}
 8001470:	e7f5      	b.n	800145e <_ZN15HolonomicDrive3D1Ev+0x1e>
HolonomicDrive3::~HolonomicDrive3() {
 8001472:	bf00      	nop
}
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	bd90      	pop	{r4, r7, pc}
 800147e:	bf00      	nop
 8001480:	08009a98 	.word	0x08009a98

08001484 <_ZN15HolonomicDrive3D0Ev>:
HolonomicDrive3::~HolonomicDrive3() {
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
}
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ffd7 	bl	8001440 <_ZN15HolonomicDrive3D1Ev>
 8001492:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f007 f830 	bl	80084fc <_ZdlPvj>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
	...

080014a8 <_ZN17MessageRecomposerC1Ev>:
#include "MessageRecomposer.h"

#include "stdio.h"


MessageRecomposer::MessageRecomposer() {
 80014a8:	b5b0      	push	{r4, r5, r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <_ZN17MessageRecomposerC1Ev+0x3c>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3324      	adds	r3, #36	; 0x24
 80014ba:	2413      	movs	r4, #19
 80014bc:	461d      	mov	r5, r3
 80014be:	e004      	b.n	80014ca <_ZN17MessageRecomposerC1Ev+0x22>
 80014c0:	4628      	mov	r0, r5
 80014c2:	f007 f8c5 	bl	8008650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 80014c6:	3518      	adds	r5, #24
 80014c8:	3c01      	subs	r4, #1
 80014ca:	2c00      	cmp	r4, #0
 80014cc:	daf8      	bge.n	80014c0 <_ZN17MessageRecomposerC1Ev+0x18>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80014d4:	4618      	mov	r0, r3
 80014d6:	f007 f8bb 	bl	8008650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	// TODO Auto-generated constructor stub

}
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bdb0      	pop	{r4, r5, r7, pc}
 80014e4:	08009aa8 	.word	0x08009aa8

080014e8 <_ZN17MessageRecomposer9add_frameEPhh>:

void MessageRecomposer::add_frame(uint8_t *frame_data, uint8_t length) {
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	b09b      	sub	sp, #108	; 0x6c
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	4613      	mov	r3, r2
 80014f4:	71fb      	strb	r3, [r7, #7]

	int msg_number;
    int msg_size;
    int frame_index;

    decode_descriptor(frame_data, msg_number, msg_size, frame_index);
 80014f6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80014fa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80014fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	460b      	mov	r3, r1
 8001506:	68b9      	ldr	r1, [r7, #8]
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f000 f910 	bl	800172e <_ZN17MessageRecomposer17decode_descriptorEPhRiS1_S1_>

    // TODO check if the number follows the expected order (0 -> 1 -> 2 -> 3 -> 0 -> ...)
    // But it's not that easy bc what if we miss an entire message ? we would loose the 3 messages that follow it
    if(msg_number_ != msg_number) {
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001514:	429a      	cmp	r2, r3
 8001516:	d019      	beq.n	800154c <_ZN17MessageRecomposer9add_frameEPhh+0x64>
        // new message
        printf("New message\n");
 8001518:	4856      	ldr	r0, [pc, #344]	; (8001674 <_ZN17MessageRecomposer9add_frameEPhh+0x18c>)
 800151a:	f007 fb7b 	bl	8008c14 <puts>
        msg_number_ = msg_number;
 800151e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	605a      	str	r2, [r3, #4]
        n_frames_ = msg_size;
 8001524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	609a      	str	r2, [r3, #8]
        for(int i=0; i<n_frames_; i++) {
 800152a:	2300      	movs	r3, #0
 800152c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800152e:	e008      	b.n	8001542 <_ZN17MessageRecomposer9add_frameEPhh+0x5a>
            frames_received_[i] = false;
 8001530:	68fa      	ldr	r2, [r7, #12]
 8001532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001534:	4413      	add	r3, r2
 8001536:	330d      	adds	r3, #13
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
        for(int i=0; i<n_frames_; i++) {
 800153c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800153e:	3301      	adds	r3, #1
 8001540:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001548:	429a      	cmp	r2, r3
 800154a:	dbf1      	blt.n	8001530 <_ZN17MessageRecomposer9add_frameEPhh+0x48>
        }
    }

    frames_received_[frame_index] = true;
 800154c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	4413      	add	r3, r2
 8001552:	2201      	movs	r2, #1
 8001554:	735a      	strb	r2, [r3, #13]
    msg_parts[frame_index] = std::string((char*)frame_data+2, length-2);
 8001556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001558:	4613      	mov	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	4413      	add	r3, r2
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	3320      	adds	r3, #32
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	4413      	add	r3, r2
 8001566:	1d1c      	adds	r4, r3, #4
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c9d      	adds	r5, r3, #2
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	3b02      	subs	r3, #2
 8001570:	461e      	mov	r6, r3
 8001572:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001576:	4618      	mov	r0, r3
 8001578:	f006 ffc2 	bl	8008500 <_ZNSaIcEC1Ev>
 800157c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001580:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001584:	4632      	mov	r2, r6
 8001586:	4629      	mov	r1, r5
 8001588:	f007 f928 	bl	80087dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcjRKS3_>
 800158c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001590:	4619      	mov	r1, r3
 8001592:	4620      	mov	r0, r4
 8001594:	f007 f86f 	bl	8008676 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 8001598:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800159c:	4618      	mov	r0, r3
 800159e:	f007 f85e 	bl	800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80015a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015a6:	4618      	mov	r0, r3
 80015a8:	f006 ffab 	bl	8008502 <_ZNSaIcED1Ev>

    for(int i=0; i<n_frames_; i++) {
 80015ac:	2300      	movs	r3, #0
 80015ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80015b0:	e00c      	b.n	80015cc <_ZN17MessageRecomposer9add_frameEPhh+0xe4>
    	printf("Frame %d received : %d\n", i, frames_received_[i]);
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015b6:	4413      	add	r3, r2
 80015b8:	330d      	adds	r3, #13
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	461a      	mov	r2, r3
 80015be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80015c0:	482d      	ldr	r0, [pc, #180]	; (8001678 <_ZN17MessageRecomposer9add_frameEPhh+0x190>)
 80015c2:	f007 fac1 	bl	8008b48 <iprintf>
    for(int i=0; i<n_frames_; i++) {
 80015c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015c8:	3301      	adds	r3, #1
 80015ca:	65bb      	str	r3, [r7, #88]	; 0x58
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80015d2:	429a      	cmp	r2, r3
 80015d4:	dbed      	blt.n	80015b2 <_ZN17MessageRecomposer9add_frameEPhh+0xca>
    }

    if(all_frames_received()) {
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f000 f8d3 	bl	8001782 <_ZN17MessageRecomposer19all_frames_receivedEv>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d043      	beq.n	800166a <_ZN17MessageRecomposer9add_frameEPhh+0x182>
        printf("All frames received\n");
 80015e2:	4826      	ldr	r0, [pc, #152]	; (800167c <_ZN17MessageRecomposer9add_frameEPhh+0x194>)
 80015e4:	f007 fb16 	bl	8008c14 <puts>
        std::string full_msg;
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4618      	mov	r0, r3
 80015ee:	f007 f82f 	bl	8008650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
        for(int i=0; i<n_frames_; i++) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	657b      	str	r3, [r7, #84]	; 0x54
 80015f6:	e011      	b.n	800161c <_ZN17MessageRecomposer9add_frameEPhh+0x134>
            full_msg += msg_parts[i];
 80015f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	3320      	adds	r3, #32
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	4413      	add	r3, r2
 8001608:	1d1a      	adds	r2, r3, #4
 800160a:	f107 0310 	add.w	r3, r7, #16
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f007 f885 	bl	8008720 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>
        for(int i=0; i<n_frames_; i++) {
 8001616:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001618:	3301      	adds	r3, #1
 800161a:	657b      	str	r3, [r7, #84]	; 0x54
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001622:	429a      	cmp	r2, r3
 8001624:	dbe8      	blt.n	80015f8 <_ZN17MessageRecomposer9add_frameEPhh+0x110>
        }
        full_msg_ = full_msg;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800162c:	f107 0210 	add.w	r2, r7, #16
 8001630:	4611      	mov	r1, r2
 8001632:	4618      	mov	r0, r3
 8001634:	f007 f819 	bl	800866a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
        full_msg_received_ = true;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2201      	movs	r2, #1
 800163c:	731a      	strb	r2, [r3, #12]
        for(int i=0; i<n_frames_; i++) {
 800163e:	2300      	movs	r3, #0
 8001640:	653b      	str	r3, [r7, #80]	; 0x50
 8001642:	e008      	b.n	8001656 <_ZN17MessageRecomposer9add_frameEPhh+0x16e>
            frames_received_[i] = false;
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001648:	4413      	add	r3, r2
 800164a:	330d      	adds	r3, #13
 800164c:	2200      	movs	r2, #0
 800164e:	701a      	strb	r2, [r3, #0]
        for(int i=0; i<n_frames_; i++) {
 8001650:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001652:	3301      	adds	r3, #1
 8001654:	653b      	str	r3, [r7, #80]	; 0x50
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800165c:	429a      	cmp	r2, r3
 800165e:	dbf1      	blt.n	8001644 <_ZN17MessageRecomposer9add_frameEPhh+0x15c>
        }
    }
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	4618      	mov	r0, r3
 8001666:	f006 fffa 	bl	800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 800166a:	bf00      	nop
 800166c:	3764      	adds	r7, #100	; 0x64
 800166e:	46bd      	mov	sp, r7
 8001670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001672:	bf00      	nop
 8001674:	0800984c 	.word	0x0800984c
 8001678:	08009858 	.word	0x08009858
 800167c:	08009870 	.word	0x08009870

08001680 <_ZN17MessageRecomposer21check_if_new_full_msgEv>:

bool MessageRecomposer::check_if_new_full_msg() {
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    return full_msg_received_;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7b1b      	ldrb	r3, [r3, #12]
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_ZN17MessageRecomposer12get_full_msgB5cxx11Ev>:

std::string MessageRecomposer::get_full_msg() {
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
    full_msg_received_ = false;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	2200      	movs	r2, #0
 80016a6:	731a      	strb	r2, [r3, #12]
    return full_msg_;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80016ae:	4619      	mov	r1, r3
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f007 f85f 	bl	8008774 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
}
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <_ZN17MessageRecomposerD1Ev>:

MessageRecomposer::~MessageRecomposer() {
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	4a0f      	ldr	r2, [pc, #60]	; (8001708 <_ZN17MessageRecomposerD1Ev+0x48>)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80016d4:	4618      	mov	r0, r3
 80016d6:	f006 ffc2 	bl	800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3324      	adds	r3, #36	; 0x24
	// TODO Auto-generated destructor stub
}
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00c      	beq.n	80016fc <_ZN17MessageRecomposerD1Ev+0x3c>
MessageRecomposer::~MessageRecomposer() {
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3324      	adds	r3, #36	; 0x24
 80016e6:	f503 74f0 	add.w	r4, r3, #480	; 0x1e0
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3324      	adds	r3, #36	; 0x24
}
 80016ee:	429c      	cmp	r4, r3
 80016f0:	d004      	beq.n	80016fc <_ZN17MessageRecomposerD1Ev+0x3c>
MessageRecomposer::~MessageRecomposer() {
 80016f2:	3c18      	subs	r4, #24
 80016f4:	4620      	mov	r0, r4
 80016f6:	f006 ffb2 	bl	800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 80016fa:	e7f6      	b.n	80016ea <_ZN17MessageRecomposerD1Ev+0x2a>
MessageRecomposer::~MessageRecomposer() {
 80016fc:	bf00      	nop
}
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	08009aa8 	.word	0x08009aa8

0800170c <_ZN17MessageRecomposerD0Ev>:
MessageRecomposer::~MessageRecomposer() {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
}
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ffd3 	bl	80016c0 <_ZN17MessageRecomposerD1Ev>
 800171a:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f006 feec 	bl	80084fc <_ZdlPvj>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <_ZN17MessageRecomposer17decode_descriptorEPhRiS1_S1_>:

void MessageRecomposer::decode_descriptor(uint8_t *frame_data, int &msg_number,
		int &msg_size, int &frame_index) {
 800172e:	b480      	push	{r7}
 8001730:	b087      	sub	sp, #28
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	603b      	str	r3, [r7, #0]

    uint16_t msg_descriptor = frame_data[1] << 8 | frame_data[0];
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	3301      	adds	r3, #1
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	b21a      	sxth	r2, r3
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	b21b      	sxth	r3, r3
 800174c:	4313      	orrs	r3, r2
 800174e:	b21b      	sxth	r3, r3
 8001750:	82fb      	strh	r3, [r7, #22]

    // todo mask the unused bits for safety (eg if error of transmission)

    msg_number = (msg_descriptor >> 12);
 8001752:	8afb      	ldrh	r3, [r7, #22]
 8001754:	0b1b      	lsrs	r3, r3, #12
 8001756:	b29b      	uxth	r3, r3
 8001758:	461a      	mov	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	601a      	str	r2, [r3, #0]
    msg_size = (msg_descriptor >> 6) & 0x3F;
 800175e:	8afb      	ldrh	r3, [r7, #22]
 8001760:	099b      	lsrs	r3, r3, #6
 8001762:	b29b      	uxth	r3, r3
 8001764:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	601a      	str	r2, [r3, #0]
    frame_index = msg_descriptor & 0x3F;
 800176c:	8afb      	ldrh	r3, [r7, #22]
 800176e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	601a      	str	r2, [r3, #0]
}
 8001776:	bf00      	nop
 8001778:	371c      	adds	r7, #28
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr

08001782 <_ZN17MessageRecomposer19all_frames_receivedEv>:

bool MessageRecomposer::all_frames_received() {
 8001782:	b480      	push	{r7}
 8001784:	b085      	sub	sp, #20
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
    for(int i=0; i<n_frames_; i++) {
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	e00e      	b.n	80017ae <_ZN17MessageRecomposer19all_frames_receivedEv+0x2c>
        if(!frames_received_[i]) {
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4413      	add	r3, r2
 8001796:	330d      	adds	r3, #13
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	f083 0301 	eor.w	r3, r3, #1
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <_ZN17MessageRecomposer19all_frames_receivedEv+0x26>
            return false;
 80017a4:	2300      	movs	r3, #0
 80017a6:	e008      	b.n	80017ba <_ZN17MessageRecomposer19all_frames_receivedEv+0x38>
    for(int i=0; i<n_frames_; i++) {
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3301      	adds	r3, #1
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	dbeb      	blt.n	8001790 <_ZN17MessageRecomposer19all_frames_receivedEv+0xe>
        }
    }
    return true;
 80017b8:	2301      	movs	r3, #1
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
	...

080017c8 <_Z21PWM_set_high_durationP11TIM_TypeDefi>:

#define SYS_CORE_CLOCK_HZ 170000000.
#define SYS_CORE_CLOCK_MHZ 170.


void PWM_set_high_duration(TIM_TypeDef *timx, int us) {
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
	timx->CCR1 = SYS_CORE_CLOCK_MHZ/(timx->PSC+1) * us;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d6:	3301      	adds	r3, #1
 80017d8:	4618      	mov	r0, r3
 80017da:	f7fe feb3 	bl	8000544 <__aeabi_ui2d>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	f04f 0000 	mov.w	r0, #0
 80017e6:	490e      	ldr	r1, [pc, #56]	; (8001820 <_Z21PWM_set_high_durationP11TIM_TypeDefi+0x58>)
 80017e8:	f7ff f850 	bl	800088c <__aeabi_ddiv>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4614      	mov	r4, r2
 80017f2:	461d      	mov	r5, r3
 80017f4:	6838      	ldr	r0, [r7, #0]
 80017f6:	f7fe feb5 	bl	8000564 <__aeabi_i2d>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4620      	mov	r0, r4
 8001800:	4629      	mov	r1, r5
 8001802:	f7fe ff19 	bl	8000638 <__aeabi_dmul>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4610      	mov	r0, r2
 800180c:	4619      	mov	r1, r3
 800180e:	f7ff f9d5 	bl	8000bbc <__aeabi_d2uiz>
 8001812:	4602      	mov	r2, r0
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bdb0      	pop	{r4, r5, r7, pc}
 8001820:	40654000 	.word	0x40654000
 8001824:	00000000 	.word	0x00000000

08001828 <_Z12PWM_set_freqP11TIM_TypeDefi>:

void PWM_set_freq(TIM_TypeDef *timx, int hz) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	int arr = SYS_CORE_CLOCK_HZ/((timx->PSC+1)*hz);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001836:	3301      	adds	r3, #1
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	fb02 f303 	mul.w	r3, r2, r3
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fe80 	bl	8000544 <__aeabi_ui2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	a10b      	add	r1, pc, #44	; (adr r1, 8001878 <_Z12PWM_set_freqP11TIM_TypeDefi+0x50>)
 800184a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184e:	f7ff f81d 	bl	800088c <__aeabi_ddiv>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f7ff f987 	bl	8000b6c <__aeabi_d2iz>
 800185e:	4603      	mov	r3, r0
 8001860:	60fb      	str	r3, [r7, #12]
	timx->CNT = 0;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	625a      	str	r2, [r3, #36]	; 0x24
	timx->ARR = arr;
 8001868:	68fa      	ldr	r2, [r7, #12]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	00000000 	.word	0x00000000
 800187c:	41a443fd 	.word	0x41a443fd

08001880 <_ZN7StepperC1Ev>:

Stepper::Stepper() {}
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	4a04      	ldr	r2, [pc, #16]	; (800189c <_ZN7StepperC1Ev+0x1c>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4618      	mov	r0, r3
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	08009ab8 	.word	0x08009ab8

080018a0 <_ZN7StepperC1E17TIM_HandleTypeDefmP12GPIO_TypeDeft>:

Stepper::Stepper(TIM_HandleTypeDef tim_handle_step, uint32_t tim_channel_step, GPIO_TypeDef *GPIOx_dir, uint16_t GPIO_Pin_dir) {
 80018a0:	b084      	sub	sp, #16
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	f107 0014 	add.w	r0, r7, #20
 80018ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80018b2:	4a1b      	ldr	r2, [pc, #108]	; (8001920 <_ZN7StepperC1E17TIM_HandleTypeDefmP12GPIO_TypeDeft+0x80>)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	this->tim_handle = tim_handle_step;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3304      	adds	r3, #4
 80018bc:	f107 0114 	add.w	r1, r7, #20
 80018c0:	224c      	movs	r2, #76	; 0x4c
 80018c2:	4618      	mov	r0, r3
 80018c4:	f007 fb55 	bl	8008f72 <memcpy>
	this->GPIOx_dir = GPIOx_dir;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80018cc:	651a      	str	r2, [r3, #80]	; 0x50
	this->GPIO_Pin_dir = GPIO_Pin_dir;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80018d4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	this->tim_channel = tim_channel_step;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018dc:	659a      	str	r2, [r3, #88]	; 0x58
	HAL_GPIO_WritePin(this->GPIOx_dir, this->GPIO_Pin_dir, GPIO_PIN_SET);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80018e8:	2201      	movs	r2, #1
 80018ea:	4619      	mov	r1, r3
 80018ec:	f004 fb0c 	bl	8005f08 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&this->tim_handle, this->tim_channel);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	1d1a      	adds	r2, r3, #4
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f8:	4619      	mov	r1, r3
 80018fa:	4610      	mov	r0, r2
 80018fc:	f005 fbd0 	bl	80070a0 <HAL_TIM_PWM_Start>

	this->current_dir = 0;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	661a      	str	r2, [r3, #96]	; 0x60
	this->stopped = true;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2201      	movs	r2, #1
 800190a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800191a:	b004      	add	sp, #16
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	08009ab8 	.word	0x08009ab8

08001924 <_ZN7Stepper19set_speed_step_freqEii>:

void Stepper::set_speed_step_freq(int hz, int dir) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
	if(hz < 15){// todo calculer freq min automatiquement
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2b0e      	cmp	r3, #14
 8001934:	dc12      	bgt.n	800195c <_ZN7Stepper19set_speed_step_freqEii+0x38>
		if(!stopped) {
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800193c:	f083 0301 	eor.w	r3, r3, #1
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d036      	beq.n	80019b4 <_ZN7Stepper19set_speed_step_freqEii+0x90>
			PWM_set_high_duration(this->tim_handle.Instance, 0);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2100      	movs	r1, #0
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff3b 	bl	80017c8 <_Z21PWM_set_high_durationP11TIM_TypeDefi>
			stopped = true;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		return;
 800195a:	e02b      	b.n	80019b4 <_ZN7Stepper19set_speed_step_freqEii+0x90>
	}
	if(stopped) {
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <_ZN7Stepper19set_speed_step_freqEii+0x56>
		// stepper stopped, start pwm
		PWM_set_high_duration(this->tim_handle.Instance, 10);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	210a      	movs	r1, #10
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ff2b 	bl	80017c8 <_Z21PWM_set_high_durationP11TIM_TypeDefi>
		stopped = false;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	}
	PWM_set_freq(this->tim_handle.Instance, hz);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	68b9      	ldr	r1, [r7, #8]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff51 	bl	8001828 <_Z12PWM_set_freqP11TIM_TypeDefi>

	if(dir==1) {
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d109      	bne.n	80019a0 <_ZN7Stepper19set_speed_step_freqEii+0x7c>
		HAL_GPIO_WritePin(this->GPIOx_dir, this->GPIO_Pin_dir, GPIO_PIN_SET);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001996:	2201      	movs	r2, #1
 8001998:	4619      	mov	r1, r3
 800199a:	f004 fab5 	bl	8005f08 <HAL_GPIO_WritePin>
 800199e:	e00a      	b.n	80019b6 <_ZN7Stepper19set_speed_step_freqEii+0x92>
	}else {
		HAL_GPIO_WritePin(this->GPIOx_dir, this->GPIO_Pin_dir, GPIO_PIN_RESET);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80019aa:	2200      	movs	r2, #0
 80019ac:	4619      	mov	r1, r3
 80019ae:	f004 faab 	bl	8005f08 <HAL_GPIO_WritePin>
 80019b2:	e000      	b.n	80019b6 <_ZN7Stepper19set_speed_step_freqEii+0x92>
		return;
 80019b4:	bf00      	nop
	}
}
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <_ZN7Stepper13set_speed_rpsEf>:

void Stepper::set_speed_rps(float rps) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	ed87 0a00 	vstr	s0, [r7]
	// 3200 steps per revolution
	int hz = rps * 3200.0;
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7fe fddd 	bl	8000588 <__aeabi_f2d>
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	4b0f      	ldr	r3, [pc, #60]	; (8001a10 <_ZN7Stepper13set_speed_rpsEf+0x54>)
 80019d4:	f7fe fe30 	bl	8000638 <__aeabi_dmul>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	f7ff f8c4 	bl	8000b6c <__aeabi_d2iz>
 80019e4:	4603      	mov	r3, r0
 80019e6:	60fb      	str	r3, [r7, #12]
	if(hz>=0) {
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	db05      	blt.n	80019fa <_ZN7Stepper13set_speed_rpsEf+0x3e>
		this->set_speed_step_freq(hz, 1);
 80019ee:	2201      	movs	r2, #1
 80019f0:	68f9      	ldr	r1, [r7, #12]
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ff96 	bl	8001924 <_ZN7Stepper19set_speed_step_freqEii>
	}
	else {
		this->set_speed_step_freq(-hz, 0);
	}
}
 80019f8:	e006      	b.n	8001a08 <_ZN7Stepper13set_speed_rpsEf+0x4c>
		this->set_speed_step_freq(-hz, 0);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	425b      	negs	r3, r3
 80019fe:	2200      	movs	r2, #0
 8001a00:	4619      	mov	r1, r3
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ff8e 	bl	8001924 <_ZN7Stepper19set_speed_step_freqEii>
}
 8001a08:	bf00      	nop
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40a90000 	.word	0x40a90000

08001a14 <_ZN7StepperD1Ev>:

Stepper::~Stepper() {
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	4a04      	ldr	r2, [pc, #16]	; (8001a30 <_ZN7StepperD1Ev+0x1c>)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	08009ab8 	.word	0x08009ab8

08001a34 <_ZN7StepperD0Ev>:
Stepper::~Stepper() {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
}
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ffe9 	bl	8001a14 <_ZN7StepperD1Ev>
 8001a42:	2164      	movs	r1, #100	; 0x64
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f006 fd59 	bl	80084fc <_ZdlPvj>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM6) {
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a04      	ldr	r2, [pc, #16]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d101      	bne.n	8001a6a <HAL_TIM_PeriodElapsedCallback+0x16>
    	loop();
 8001a66:	f000 f8e9 	bl	8001c3c <_Z4loopv>
    }

}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40001000 	.word	0x40001000

08001a78 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs: indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b09f      	sub	sp, #124	; 0x7c
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 808c 	beq.w	8001ba6 <HAL_FDCAN_RxFifo0Callback+0x12e>
	{
		/* Retrieve Rx messages from RX FIFO0 */
		FDCAN_RxHeaderTypeDef RxHeader;
		uint8_t RxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001a8e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a92:	f107 0208 	add.w	r2, r7, #8
 8001a96:	2140      	movs	r1, #64	; 0x40
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f003 fce1 	bl	8005460 <HAL_FDCAN_GetRxMessage>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	bf14      	ite	ne
 8001aa4:	2301      	movne	r3, #1
 8001aa6:	2300      	moveq	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d004      	beq.n	8001ab8 <HAL_FDCAN_RxFifo0Callback+0x40>
		{
			printf("error rx\n");
 8001aae:	4840      	ldr	r0, [pc, #256]	; (8001bb0 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001ab0:	f007 f8b0 	bl	8008c14 <puts>
			Error_Handler();
 8001ab4:	f000 fe50 	bl	8002758 <Error_Handler>
		}

		if ((RxHeader.Identifier == 0x10) && (RxHeader.IdType == FDCAN_STANDARD_ID))
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	2b10      	cmp	r3, #16
 8001abc:	d173      	bne.n	8001ba6 <HAL_FDCAN_RxFifo0Callback+0x12e>
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d170      	bne.n	8001ba6 <HAL_FDCAN_RxFifo0Callback+0x12e>
		{
			msg_recomposer_123.add_frame(RxData, RxHeader.DataLength);
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001acc:	4619      	mov	r1, r3
 8001ace:	4839      	ldr	r0, [pc, #228]	; (8001bb4 <HAL_FDCAN_RxFifo0Callback+0x13c>)
 8001ad0:	f7ff fd0a 	bl	80014e8 <_ZN17MessageRecomposer9add_frameEPhh>

			if(msg_recomposer_123.check_if_new_full_msg()) {
 8001ad4:	4837      	ldr	r0, [pc, #220]	; (8001bb4 <HAL_FDCAN_RxFifo0Callback+0x13c>)
 8001ad6:	f7ff fdd3 	bl	8001680 <_ZN17MessageRecomposer21check_if_new_full_msgEv>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d062      	beq.n	8001ba6 <HAL_FDCAN_RxFifo0Callback+0x12e>
				std::string full_msg = msg_recomposer_123.get_full_msg();
 8001ae0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ae4:	4933      	ldr	r1, [pc, #204]	; (8001bb4 <HAL_FDCAN_RxFifo0Callback+0x13c>)
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fdd6 	bl	8001698 <_ZN17MessageRecomposer12get_full_msgB5cxx11Ev>
				printf("got full msg : %s\n", full_msg.c_str());
 8001aec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001af0:	4618      	mov	r0, r3
 8001af2:	f006 fe19 	bl	8008728 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4619      	mov	r1, r3
 8001afa:	482f      	ldr	r0, [pc, #188]	; (8001bb8 <HAL_FDCAN_RxFifo0Callback+0x140>)
 8001afc:	f007 f824 	bl	8008b48 <iprintf>

				// Allocate space for the decoded message.
				msgs_can_BaseVel ret_base_vel = msgs_can_BaseVel_init_zero;
 8001b00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
 8001b10:	615a      	str	r2, [r3, #20]

				  // Create a stream that reads from the buffer.
				pb_istream_t stream_ret = pb_istream_from_buffer((const unsigned char*)full_msg.c_str(), full_msg.size());
 8001b12:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b16:	4618      	mov	r0, r3
 8001b18:	f006 fe06 	bl	8008728 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001b1c:	4604      	mov	r4, r0
 8001b1e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b22:	4618      	mov	r0, r3
 8001b24:	f006 fdd2 	bl	80086cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b2e:	4621      	mov	r1, r4
 8001b30:	4618      	mov	r0, r3
 8001b32:	f001 f9e9 	bl	8002f08 <pb_istream_from_buffer>

				  // Now we are ready to decode the message.
				 if (!pb_decode(&stream_ret, msgs_can_BaseVel_fields, &ret_base_vel)) {
 8001b36:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001b3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b3e:	491f      	ldr	r1, [pc, #124]	; (8001bbc <HAL_FDCAN_RxFifo0Callback+0x144>)
 8001b40:	4618      	mov	r0, r3
 8001b42:	f002 fb1b 	bl	800417c <pb_decode>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f083 0301 	eor.w	r3, r3, #1
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00b      	beq.n	8001b6a <HAL_FDCAN_RxFifo0Callback+0xf2>
					 printf("Decoding failed: %s\n", PB_GET_ERROR(&stream_ret));
 8001b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_FDCAN_RxFifo0Callback+0xe4>
 8001b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b5a:	e000      	b.n	8001b5e <HAL_FDCAN_RxFifo0Callback+0xe6>
 8001b5c:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <HAL_FDCAN_RxFifo0Callback+0x148>)
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4818      	ldr	r0, [pc, #96]	; (8001bc4 <HAL_FDCAN_RxFifo0Callback+0x14c>)
 8001b62:	f006 fff1 	bl	8008b48 <iprintf>
					 Error_Handler();
 8001b66:	f000 fdf7 	bl	8002758 <Error_Handler>
				 }

				 cmd_vel = {ret_base_vel.x, ret_base_vel.y, ret_base_vel.theta};
 8001b6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001b6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b70:	4815      	ldr	r0, [pc, #84]	; (8001bc8 <HAL_FDCAN_RxFifo0Callback+0x150>)
 8001b72:	6001      	str	r1, [r0, #0]
 8001b74:	4914      	ldr	r1, [pc, #80]	; (8001bc8 <HAL_FDCAN_RxFifo0Callback+0x150>)
 8001b76:	604a      	str	r2, [r1, #4]
 8001b78:	4a13      	ldr	r2, [pc, #76]	; (8001bc8 <HAL_FDCAN_RxFifo0Callback+0x150>)
 8001b7a:	6093      	str	r3, [r2, #8]

				 holo_drive.set_cmd_vel(cmd_vel);
 8001b7c:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <HAL_FDCAN_RxFifo0Callback+0x150>)
 8001b7e:	edd3 6a00 	vldr	s13, [r3]
 8001b82:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b86:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b8a:	eeb0 0a66 	vmov.f32	s0, s13
 8001b8e:	eef0 0a47 	vmov.f32	s1, s14
 8001b92:	eeb0 1a67 	vmov.f32	s2, s15
 8001b96:	480d      	ldr	r0, [pc, #52]	; (8001bcc <HAL_FDCAN_RxFifo0Callback+0x154>)
 8001b98:	f7ff fa44 	bl	8001024 <_ZN15HolonomicDrive311set_cmd_velE3Vel>


			}
 8001b9c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f006 fd5c 	bl	800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		}
	}
}
 8001ba6:	bf00      	nop
 8001ba8:	377c      	adds	r7, #124	; 0x7c
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd90      	pop	{r4, r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	08009884 	.word	0x08009884
 8001bb4:	200004c8 	.word	0x200004c8
 8001bb8:	08009890 	.word	0x08009890
 8001bbc:	08009ad4 	.word	0x08009ad4
 8001bc0:	080098a4 	.word	0x080098a4
 8001bc4:	080098ac 	.word	0x080098ac
 8001bc8:	200006ec 	.word	0x200006ec
 8001bcc:	20000344 	.word	0x20000344

08001bd0 <_Z13set_loop_freqi>:

void set_loop_freq(int hz) {
 8001bd0:	b5b0      	push	{r4, r5, r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
	htim6.Instance->ARR = SYS_CORE_CLOCK_HZ / (htim6.Instance->PSC+1) / hz;
 8001bd8:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <_Z13set_loop_freqi+0x68>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bde:	3301      	adds	r3, #1
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7fe fcaf 	bl	8000544 <__aeabi_ui2d>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	a111      	add	r1, pc, #68	; (adr r1, 8001c30 <_Z13set_loop_freqi+0x60>)
 8001bec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bf0:	f7fe fe4c 	bl	800088c <__aeabi_ddiv>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4614      	mov	r4, r2
 8001bfa:	461d      	mov	r5, r3
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7fe fcb1 	bl	8000564 <__aeabi_i2d>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4620      	mov	r0, r4
 8001c08:	4629      	mov	r1, r5
 8001c0a:	f7fe fe3f 	bl	800088c <__aeabi_ddiv>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4909      	ldr	r1, [pc, #36]	; (8001c38 <_Z13set_loop_freqi+0x68>)
 8001c14:	680c      	ldr	r4, [r1, #0]
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe ffcf 	bl	8000bbc <__aeabi_d2uiz>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	f3af 8000 	nop.w
 8001c30:	00000000 	.word	0x00000000
 8001c34:	41a443fd 	.word	0x41a443fd
 8001c38:	20000134 	.word	0x20000134

08001c3c <_Z4loopv>:

void loop() {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
//		last_time = current_time;
//
//		holo_drive.set_cmd_vel(cmds[i_cmd]);
//	}

	holo_drive.spin_once_motors_control();
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <_Z4loopv+0x10>)
 8001c42:	f7ff fb21 	bl	8001288 <_ZN15HolonomicDrive324spin_once_motors_controlEv>
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000344 	.word	0x20000344

08001c50 <_ZN7StepperC1ERKS_>:
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	4a14      	ldr	r2, [pc, #80]	; (8001cac <_ZN7StepperC1ERKS_+0x5c>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	1d10      	adds	r0, r2, #4
 8001c66:	3304      	adds	r3, #4
 8001c68:	224c      	movs	r2, #76	; 0x4c
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f007 f981 	bl	8008f72 <memcpy>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	651a      	str	r2, [r3, #80]	; 0x50
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	659a      	str	r2, [r3, #88]	; 0x58
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	661a      	str	r2, [r3, #96]	; 0x60
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	08009ab8 	.word	0x08009ab8

08001cb0 <_ZN15HolonomicDrive3aSERKS_>:
	float x = 0;
	float y = 0;
	float theta = 0;
};

class HolonomicDrive3 {
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	1d1a      	adds	r2, r3, #4
 8001cbe:	2502      	movs	r5, #2
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	1d1c      	adds	r4, r3, #4
 8001cc4:	4616      	mov	r6, r2
 8001cc6:	e006      	b.n	8001cd6 <_ZN15HolonomicDrive3aSERKS_+0x26>
 8001cc8:	4621      	mov	r1, r4
 8001cca:	4630      	mov	r0, r6
 8001ccc:	f7ff f914 	bl	8000ef8 <_ZN7StepperaSERKS_>
 8001cd0:	3664      	adds	r6, #100	; 0x64
 8001cd2:	3464      	adds	r4, #100	; 0x64
 8001cd4:	3d01      	subs	r5, #1
 8001cd6:	2d00      	cmp	r5, #0
 8001cd8:	daf6      	bge.n	8001cc8 <_ZN15HolonomicDrive3aSERKS_+0x18>
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001cfa:	f502 729c 	add.w	r2, r2, #312	; 0x138
 8001cfe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d00:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f503 71a2 	add.w	r1, r3, #324	; 0x144
 8001d0a:	2202      	movs	r2, #2
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8001d12:	e004      	b.n	8001d1e <_ZN15HolonomicDrive3aSERKS_+0x6e>
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	6008      	str	r0, [r1, #0]
 8001d18:	3104      	adds	r1, #4
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	3a01      	subs	r2, #1
 8001d1e:	2a00      	cmp	r2, #0
 8001d20:	daf8      	bge.n	8001d14 <_ZN15HolonomicDrive3aSERKS_+0x64>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d2c <_ZN17MessageRecomposeraSERKS_>:
 */
#define MAX_LENGTH_MSG 20

#include "string"

class MessageRecomposer {
 8001d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	609a      	str	r2, [r3, #8]
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	7b1a      	ldrb	r2, [r3, #12]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	731a      	strb	r2, [r3, #12]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f103 010d 	add.w	r1, r3, #13
 8001d54:	2213      	movs	r2, #19
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	330d      	adds	r3, #13
 8001d5a:	e004      	b.n	8001d66 <_ZN17MessageRecomposeraSERKS_+0x3a>
 8001d5c:	7818      	ldrb	r0, [r3, #0]
 8001d5e:	7008      	strb	r0, [r1, #0]
 8001d60:	3101      	adds	r1, #1
 8001d62:	3301      	adds	r3, #1
 8001d64:	3a01      	subs	r2, #1
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	daf8      	bge.n	8001d5c <_ZN17MessageRecomposeraSERKS_+0x30>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8001d70:	2513      	movs	r5, #19
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8001d78:	4616      	mov	r6, r2
 8001d7a:	e006      	b.n	8001d8a <_ZN17MessageRecomposeraSERKS_+0x5e>
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	4630      	mov	r0, r6
 8001d80:	f006 fc73 	bl	800866a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
 8001d84:	3618      	adds	r6, #24
 8001d86:	3418      	adds	r4, #24
 8001d88:	3d01      	subs	r5, #1
 8001d8a:	2d00      	cmp	r5, #0
 8001d8c:	daf6      	bge.n	8001d7c <_ZN17MessageRecomposeraSERKS_+0x50>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f503 7201 	add.w	r2, r3, #516	; 0x204
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	f006 fc64 	bl	800866a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001dac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dae:	f2ad 6d4c 	subw	sp, sp, #1612	; 0x64c
 8001db2:	af14      	add	r7, sp, #80	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001db4:	f003 f851 	bl	8004e5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001db8:	f000 f962 	bl	8002080 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dbc:	f000 fc7e 	bl	80026bc <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 8001dc0:	f000 fa00 	bl	80021c4 <_ZL12MX_TIM1_Initv>
  MX_TIM8_Init();
 8001dc4:	f000 fb0e 	bl	80023e4 <_ZL12MX_TIM8_Initv>
  MX_TIM6_Init();
 8001dc8:	f000 facc 	bl	8002364 <_ZL12MX_TIM6_Initv>
  MX_FDCAN1_Init();
 8001dcc:	f000 f9ae 	bl	800212c <_ZL14MX_FDCAN1_Initv>
  MX_TIM15_Init();
 8001dd0:	f000 fbd8 	bl	8002584 <_ZL13MX_TIM15_Initv>
  /* USER CODE BEGIN 2 */

  stepper0 = Stepper(htim8, TIM_CHANNEL_1, GPIOA, GPIO_PIN_4);
 8001dd4:	4e9a      	ldr	r6, [pc, #616]	; (8002040 <main+0x294>)
 8001dd6:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8001dda:	2310      	movs	r3, #16
 8001ddc:	9312      	str	r3, [sp, #72]	; 0x48
 8001dde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001de2:	9311      	str	r3, [sp, #68]	; 0x44
 8001de4:	2300      	movs	r3, #0
 8001de6:	9310      	str	r3, [sp, #64]	; 0x40
 8001de8:	466d      	mov	r5, sp
 8001dea:	f106 040c 	add.w	r4, r6, #12
 8001dee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001df0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001df2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001df4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001df6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001df8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dfa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dfe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001e02:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001e06:	4660      	mov	r0, ip
 8001e08:	f7ff fd4a 	bl	80018a0 <_ZN7StepperC1E17TIM_HandleTypeDefmP12GPIO_TypeDeft>
 8001e0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e10:	4619      	mov	r1, r3
 8001e12:	488c      	ldr	r0, [pc, #560]	; (8002044 <main+0x298>)
 8001e14:	f7ff f870 	bl	8000ef8 <_ZN7StepperaSERKS_>
 8001e18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fdf9 	bl	8001a14 <_ZN7StepperD1Ev>
  stepper1 = Stepper(htim1, TIM_CHANNEL_1, GPIOA, GPIO_PIN_0);
 8001e22:	4e89      	ldr	r6, [pc, #548]	; (8002048 <main+0x29c>)
 8001e24:	f107 0c94 	add.w	ip, r7, #148	; 0x94
 8001e28:	2301      	movs	r3, #1
 8001e2a:	9312      	str	r3, [sp, #72]	; 0x48
 8001e2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e30:	9311      	str	r3, [sp, #68]	; 0x44
 8001e32:	2300      	movs	r3, #0
 8001e34:	9310      	str	r3, [sp, #64]	; 0x40
 8001e36:	466d      	mov	r5, sp
 8001e38:	f106 040c 	add.w	r4, r6, #12
 8001e3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e4c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001e50:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001e54:	4660      	mov	r0, ip
 8001e56:	f7ff fd23 	bl	80018a0 <_ZN7StepperC1E17TIM_HandleTypeDefmP12GPIO_TypeDeft>
 8001e5a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e5e:	4619      	mov	r1, r3
 8001e60:	487a      	ldr	r0, [pc, #488]	; (800204c <main+0x2a0>)
 8001e62:	f7ff f849 	bl	8000ef8 <_ZN7StepperaSERKS_>
 8001e66:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff fdd2 	bl	8001a14 <_ZN7StepperD1Ev>
  stepper2 = Stepper(htim15, TIM_CHANNEL_1, GPIOA, GPIO_PIN_1);
 8001e70:	4e77      	ldr	r6, [pc, #476]	; (8002050 <main+0x2a4>)
 8001e72:	f107 0cf8 	add.w	ip, r7, #248	; 0xf8
 8001e76:	2302      	movs	r3, #2
 8001e78:	9312      	str	r3, [sp, #72]	; 0x48
 8001e7a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e7e:	9311      	str	r3, [sp, #68]	; 0x44
 8001e80:	2300      	movs	r3, #0
 8001e82:	9310      	str	r3, [sp, #64]	; 0x40
 8001e84:	466d      	mov	r5, sp
 8001e86:	f106 040c 	add.w	r4, r6, #12
 8001e8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e9a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001e9e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001ea2:	4660      	mov	r0, ip
 8001ea4:	f7ff fcfc 	bl	80018a0 <_ZN7StepperC1E17TIM_HandleTypeDefmP12GPIO_TypeDeft>
 8001ea8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001eac:	4619      	mov	r1, r3
 8001eae:	4869      	ldr	r0, [pc, #420]	; (8002054 <main+0x2a8>)
 8001eb0:	f7ff f822 	bl	8000ef8 <_ZN7StepperaSERKS_>
 8001eb4:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fdab 	bl	8001a14 <_ZN7StepperD1Ev>

  holo_drive = HolonomicDrive3(stepper0, stepper1, stepper2, 0.029, 0.175);
 8001ebe:	f507 732b 	add.w	r3, r7, #684	; 0x2ac
 8001ec2:	4960      	ldr	r1, [pc, #384]	; (8002044 <main+0x298>)
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fec3 	bl	8001c50 <_ZN7StepperC1ERKS_>
 8001eca:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001ece:	495f      	ldr	r1, [pc, #380]	; (800204c <main+0x2a0>)
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff febd 	bl	8001c50 <_ZN7StepperC1ERKS_>
 8001ed6:	f507 735d 	add.w	r3, r7, #884	; 0x374
 8001eda:	495e      	ldr	r1, [pc, #376]	; (8002054 <main+0x2a8>)
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff feb7 	bl	8001c50 <_ZN7StepperC1ERKS_>
 8001ee2:	f507 735d 	add.w	r3, r7, #884	; 0x374
 8001ee6:	f507 7244 	add.w	r2, r7, #784	; 0x310
 8001eea:	f507 712b 	add.w	r1, r7, #684	; 0x2ac
 8001eee:	f507 70ae 	add.w	r0, r7, #348	; 0x15c
 8001ef2:	eddf 0a59 	vldr	s1, [pc, #356]	; 8002058 <main+0x2ac>
 8001ef6:	ed9f 0a59 	vldr	s0, [pc, #356]	; 800205c <main+0x2b0>
 8001efa:	f7ff f829 	bl	8000f50 <_ZN15HolonomicDrive3C1E7StepperS0_S0_ff>
 8001efe:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8001f02:	4619      	mov	r1, r3
 8001f04:	4856      	ldr	r0, [pc, #344]	; (8002060 <main+0x2b4>)
 8001f06:	f7ff fed3 	bl	8001cb0 <_ZN15HolonomicDrive3aSERKS_>
 8001f0a:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fa96 	bl	8001440 <_ZN15HolonomicDrive3D1Ev>
 8001f14:	f507 735d 	add.w	r3, r7, #884	; 0x374
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff fd7b 	bl	8001a14 <_ZN7StepperD1Ev>
 8001f1e:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fd76 	bl	8001a14 <_ZN7StepperD1Ev>
 8001f28:	f507 732b 	add.w	r3, r7, #684	; 0x2ac
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fd71 	bl	8001a14 <_ZN7StepperD1Ev>

  ChampiCan champi_can = ChampiCan(&hfdcan1);
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	494b      	ldr	r1, [pc, #300]	; (8002064 <main+0x2b8>)
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe feb0 	bl	8000c9c <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef>
  msg_recomposer_123 = MessageRecomposer();
 8001f3c:	f507 7376 	add.w	r3, r7, #984	; 0x3d8
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fab1 	bl	80014a8 <_ZN17MessageRecomposerC1Ev>
 8001f46:	f507 7376 	add.w	r3, r7, #984	; 0x3d8
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4846      	ldr	r0, [pc, #280]	; (8002068 <main+0x2bc>)
 8001f4e:	f7ff feed 	bl	8001d2c <_ZN17MessageRecomposeraSERKS_>
 8001f52:	f507 7376 	add.w	r3, r7, #984	; 0x3d8
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fbb2 	bl	80016c0 <_ZN17MessageRecomposerD1Ev>


  if(champi_can.start() != 0) {
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fec6 	bl	8000cf0 <_ZN9ChampiCan5startEv>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	bf14      	ite	ne
 8001f6a:	2301      	movne	r3, #1
 8001f6c:	2300      	moveq	r3, #0
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <main+0x1cc>
	  Error_Handler();
 8001f74:	f000 fbf0 	bl	8002758 <Error_Handler>
  }

  set_loop_freq(100);
 8001f78:	2064      	movs	r0, #100	; 0x64
 8001f7a:	f7ff fe29 	bl	8001bd0 <_Z13set_loop_freqi>
  HAL_TIM_Base_Start_IT(&htim6);
 8001f7e:	483b      	ldr	r0, [pc, #236]	; (800206c <main+0x2c0>)
 8001f80:	f004 ffcc 	bl	8006f1c <HAL_TIM_Base_Start_IT>

  float sp = 0.5;
 8001f84:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001f88:	f207 52f4 	addw	r2, r7, #1524	; 0x5f4
 8001f8c:	6013      	str	r3, [r2, #0]

  cmds[0] = {};
 8001f8e:	4b38      	ldr	r3, [pc, #224]	; (8002070 <main+0x2c4>)
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	4b36      	ldr	r3, [pc, #216]	; (8002070 <main+0x2c4>)
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	4b34      	ldr	r3, [pc, #208]	; (8002070 <main+0x2c4>)
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  cmds[0].x = sp;
 8001fa6:	4a32      	ldr	r2, [pc, #200]	; (8002070 <main+0x2c4>)
 8001fa8:	f207 53f4 	addw	r3, r7, #1524	; 0x5f4
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	6013      	str	r3, [r2, #0]
  cmds[1] = {};
 8001fb0:	4b2f      	ldr	r3, [pc, #188]	; (8002070 <main+0x2c4>)
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	60da      	str	r2, [r3, #12]
 8001fb8:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <main+0x2c4>)
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <main+0x2c4>)
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	615a      	str	r2, [r3, #20]
  cmds[1].y = sp;
 8001fc8:	4a29      	ldr	r2, [pc, #164]	; (8002070 <main+0x2c4>)
 8001fca:	f207 53f4 	addw	r3, r7, #1524	; 0x5f4
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6113      	str	r3, [r2, #16]
  cmds[2] = {};
 8001fd2:	4b27      	ldr	r3, [pc, #156]	; (8002070 <main+0x2c4>)
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	619a      	str	r2, [r3, #24]
 8001fda:	4b25      	ldr	r3, [pc, #148]	; (8002070 <main+0x2c4>)
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
 8001fe2:	4b23      	ldr	r3, [pc, #140]	; (8002070 <main+0x2c4>)
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	621a      	str	r2, [r3, #32]
  cmds[2].x = -sp;
 8001fea:	f207 53f4 	addw	r3, r7, #1524	; 0x5f4
 8001fee:	edd3 7a00 	vldr	s15, [r3]
 8001ff2:	eef1 7a67 	vneg.f32	s15, s15
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	; (8002070 <main+0x2c4>)
 8001ff8:	edc3 7a06 	vstr	s15, [r3, #24]
  cmds[3] = {};
 8001ffc:	4b1c      	ldr	r3, [pc, #112]	; (8002070 <main+0x2c4>)
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	625a      	str	r2, [r3, #36]	; 0x24
 8002004:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <main+0x2c4>)
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
 800200c:	4b18      	ldr	r3, [pc, #96]	; (8002070 <main+0x2c4>)
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	62da      	str	r2, [r3, #44]	; 0x2c
  cmds[3].y = -sp;
 8002014:	f207 53f4 	addw	r3, r7, #1524	; 0x5f4
 8002018:	edd3 7a00 	vldr	s15, [r3]
 800201c:	eef1 7a67 	vneg.f32	s15, s15
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <main+0x2c4>)
 8002022:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  time_switch_cmd = 1000; //ms
 8002026:	4b13      	ldr	r3, [pc, #76]	; (8002074 <main+0x2c8>)
 8002028:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800202c:	601a      	str	r2, [r3, #0]
  i_cmd = 0;
 800202e:	4b12      	ldr	r3, [pc, #72]	; (8002078 <main+0x2cc>)
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]

  last_time = HAL_GetTick();
 8002034:	f002 ff76 	bl	8004f24 <HAL_GetTick>
 8002038:	4603      	mov	r3, r0
 800203a:	4a10      	ldr	r2, [pc, #64]	; (800207c <main+0x2d0>)
 800203c:	6013      	str	r3, [r2, #0]

  while (1)
 800203e:	e7fe      	b.n	800203e <main+0x292>
 8002040:	20000180 	.word	0x20000180
 8002044:	20000218 	.word	0x20000218
 8002048:	200000e8 	.word	0x200000e8
 800204c:	2000027c 	.word	0x2000027c
 8002050:	200001cc 	.word	0x200001cc
 8002054:	200002e0 	.word	0x200002e0
 8002058:	3e333333 	.word	0x3e333333
 800205c:	3ced9168 	.word	0x3ced9168
 8002060:	20000344 	.word	0x20000344
 8002064:	20000084 	.word	0x20000084
 8002068:	200004c8 	.word	0x200004c8
 800206c:	20000134 	.word	0x20000134
 8002070:	20000498 	.word	0x20000498
 8002074:	200006e8 	.word	0x200006e8
 8002078:	20000494 	.word	0x20000494
 800207c:	200006e4 	.word	0x200006e4

08002080 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b094      	sub	sp, #80	; 0x50
 8002084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002086:	f107 0318 	add.w	r3, r7, #24
 800208a:	2238      	movs	r2, #56	; 0x38
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f006 fea0 	bl	8008dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
 800209e:	60da      	str	r2, [r3, #12]
 80020a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80020a2:	2000      	movs	r0, #0
 80020a4:	f003 ff48 	bl	8005f38 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a8:	2302      	movs	r3, #2
 80020aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020b2:	2340      	movs	r3, #64	; 0x40
 80020b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b6:	2302      	movs	r3, #2
 80020b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020ba:	2302      	movs	r3, #2
 80020bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80020be:	2304      	movs	r3, #4
 80020c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80020c2:	2355      	movs	r3, #85	; 0x55
 80020c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020c6:	2302      	movs	r3, #2
 80020c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80020ca:	2302      	movs	r3, #2
 80020cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020ce:	2302      	movs	r3, #2
 80020d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020d2:	f107 0318 	add.w	r3, r7, #24
 80020d6:	4618      	mov	r0, r3
 80020d8:	f003 ffe2 	bl	80060a0 <HAL_RCC_OscConfig>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	bf14      	ite	ne
 80020e2:	2301      	movne	r3, #1
 80020e4:	2300      	moveq	r3, #0
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80020ec:	f000 fb34 	bl	8002758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f0:	230f      	movs	r3, #15
 80020f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f4:	2303      	movs	r3, #3
 80020f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	2104      	movs	r1, #4
 8002108:	4618      	mov	r0, r3
 800210a:	f004 fadb 	bl	80066c4 <HAL_RCC_ClockConfig>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	bf14      	ite	ne
 8002114:	2301      	movne	r3, #1
 8002116:	2300      	moveq	r3, #0
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800211e:	f000 fb1b 	bl	8002758 <Error_Handler>
  }
}
 8002122:	bf00      	nop
 8002124:	3750      	adds	r7, #80	; 0x50
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002130:	4b22      	ldr	r3, [pc, #136]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002132:	4a23      	ldr	r2, [pc, #140]	; (80021c0 <_ZL14MX_FDCAN1_Initv+0x94>)
 8002134:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002136:	4b21      	ldr	r3, [pc, #132]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002138:	2200      	movs	r2, #0
 800213a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800213c:	4b1f      	ldr	r3, [pc, #124]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002142:	4b1e      	ldr	r3, [pc, #120]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002144:	2200      	movs	r2, #0
 8002146:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8002148:	4b1c      	ldr	r3, [pc, #112]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800214a:	2201      	movs	r2, #1
 800214c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800214e:	4b1b      	ldr	r3, [pc, #108]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002150:	2200      	movs	r2, #0
 8002152:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002154:	4b19      	ldr	r3, [pc, #100]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002156:	2200      	movs	r2, #0
 8002158:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 800215a:	4b18      	ldr	r3, [pc, #96]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800215c:	220a      	movs	r2, #10
 800215e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002160:	4b16      	ldr	r3, [pc, #88]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002162:	2201      	movs	r2, #1
 8002164:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002168:	220e      	movs	r2, #14
 800216a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800216c:	4b13      	ldr	r3, [pc, #76]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800216e:	2202      	movs	r2, #2
 8002170:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 10;
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002174:	220a      	movs	r2, #10
 8002176:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002178:	4b10      	ldr	r3, [pc, #64]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800217a:	2201      	movs	r2, #1
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 800217e:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002180:	220e      	movs	r2, #14
 8002182:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8002184:	4b0d      	ldr	r3, [pc, #52]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002186:	2202      	movs	r2, #2
 8002188:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800218a:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800218c:	2200      	movs	r2, #0
 800218e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002192:	2200      	movs	r2, #0
 8002194:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 8002198:	2200      	movs	r2, #0
 800219a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800219c:	4807      	ldr	r0, [pc, #28]	; (80021bc <_ZL14MX_FDCAN1_Initv+0x90>)
 800219e:	f002 ffdd 	bl	800515c <HAL_FDCAN_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	bf14      	ite	ne
 80021a8:	2301      	movne	r3, #1
 80021aa:	2300      	moveq	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 80021b2:	f000 fad1 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000084 	.word	0x20000084
 80021c0:	40006400 	.word	0x40006400

080021c4 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b09c      	sub	sp, #112	; 0x70
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ca:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
 80021f4:	615a      	str	r2, [r3, #20]
 80021f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	2234      	movs	r2, #52	; 0x34
 80021fc:	2100      	movs	r1, #0
 80021fe:	4618      	mov	r0, r3
 8002200:	f006 fde8 	bl	8008dd4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002204:	4b55      	ldr	r3, [pc, #340]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002206:	4a56      	ldr	r2, [pc, #344]	; (8002360 <_ZL12MX_TIM1_Initv+0x19c>)
 8002208:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 260;
 800220a:	4b54      	ldr	r3, [pc, #336]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 800220c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002210:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002212:	4b52      	ldr	r3, [pc, #328]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002218:	4b50      	ldr	r3, [pc, #320]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 800221a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800221e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002220:	4b4e      	ldr	r3, [pc, #312]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002222:	2200      	movs	r2, #0
 8002224:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002226:	4b4d      	ldr	r3, [pc, #308]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002228:	2200      	movs	r2, #0
 800222a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222c:	4b4b      	ldr	r3, [pc, #300]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 800222e:	2200      	movs	r2, #0
 8002230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002232:	484a      	ldr	r0, [pc, #296]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002234:	f004 fe1a 	bl	8006e6c <HAL_TIM_Base_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	bf14      	ite	ne
 800223e:	2301      	movne	r3, #1
 8002240:	2300      	moveq	r3, #0
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <_ZL12MX_TIM1_Initv+0x88>
  {
    Error_Handler();
 8002248:	f000 fa86 	bl	8002758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800224c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002250:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002252:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002256:	4619      	mov	r1, r3
 8002258:	4840      	ldr	r0, [pc, #256]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 800225a:	f005 fa85 	bl	8007768 <HAL_TIM_ConfigClockSource>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	bf14      	ite	ne
 8002264:	2301      	movne	r3, #1
 8002266:	2300      	moveq	r3, #0
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <_ZL12MX_TIM1_Initv+0xae>
  {
    Error_Handler();
 800226e:	f000 fa73 	bl	8002758 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002272:	483a      	ldr	r0, [pc, #232]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002274:	f004 febc 	bl	8006ff0 <HAL_TIM_PWM_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	bf14      	ite	ne
 800227e:	2301      	movne	r3, #1
 8002280:	2300      	moveq	r3, #0
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <_ZL12MX_TIM1_Initv+0xc8>
  {
    Error_Handler();
 8002288:	f000 fa66 	bl	8002758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800228c:	2300      	movs	r3, #0
 800228e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002290:	2300      	movs	r3, #0
 8002292:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002298:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800229c:	4619      	mov	r1, r3
 800229e:	482f      	ldr	r0, [pc, #188]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 80022a0:	f005 ffd8 	bl	8008254 <HAL_TIMEx_MasterConfigSynchronization>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	bf14      	ite	ne
 80022aa:	2301      	movne	r3, #1
 80022ac:	2300      	moveq	r3, #0
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <_ZL12MX_TIM1_Initv+0xf4>
  {
    Error_Handler();
 80022b4:	f000 fa50 	bl	8002758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022b8:	2360      	movs	r3, #96	; 0x60
 80022ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022c0:	2300      	movs	r3, #0
 80022c2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022c4:	2300      	movs	r3, #0
 80022c6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022cc:	2300      	movs	r3, #0
 80022ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022d0:	2300      	movs	r3, #0
 80022d2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80022d8:	2200      	movs	r2, #0
 80022da:	4619      	mov	r1, r3
 80022dc:	481f      	ldr	r0, [pc, #124]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 80022de:	f005 f92f 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	bf14      	ite	ne
 80022e8:	2301      	movne	r3, #1
 80022ea:	2300      	moveq	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <_ZL12MX_TIM1_Initv+0x132>
  {
    Error_Handler();
 80022f2:	f000 fa31 	bl	8002758 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800230a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800230e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002314:	2300      	movs	r3, #0
 8002316:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002318:	2300      	movs	r3, #0
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800231c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002320:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002322:	2300      	movs	r3, #0
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002326:	2300      	movs	r3, #0
 8002328:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	4619      	mov	r1, r3
 8002332:	480a      	ldr	r0, [pc, #40]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 8002334:	f006 f810 	bl	8008358 <HAL_TIMEx_ConfigBreakDeadTime>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	bf14      	ite	ne
 800233e:	2301      	movne	r3, #1
 8002340:	2300      	moveq	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <_ZL12MX_TIM1_Initv+0x188>
  {
    Error_Handler();
 8002348:	f000 fa06 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <_ZL12MX_TIM1_Initv+0x198>)
 800234e:	f002 fbc3 	bl	8004ad8 <HAL_TIM_MspPostInit>

}
 8002352:	bf00      	nop
 8002354:	3770      	adds	r7, #112	; 0x70
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	200000e8 	.word	0x200000e8
 8002360:	40012c00 	.word	0x40012c00

08002364 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002374:	4b19      	ldr	r3, [pc, #100]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 8002376:	4a1a      	ldr	r2, [pc, #104]	; (80023e0 <_ZL12MX_TIM6_Initv+0x7c>)
 8002378:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100;
 800237a:	4b18      	ldr	r3, [pc, #96]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 800237c:	2264      	movs	r2, #100	; 0x64
 800237e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002380:	4b16      	ldr	r3, [pc, #88]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002386:	4b15      	ldr	r3, [pc, #84]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 8002388:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800238c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800238e:	4b13      	ldr	r3, [pc, #76]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 8002390:	2200      	movs	r2, #0
 8002392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002394:	4811      	ldr	r0, [pc, #68]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 8002396:	f004 fd69 	bl	8006e6c <HAL_TIM_Base_Init>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	bf14      	ite	ne
 80023a0:	2301      	movne	r3, #1
 80023a2:	2300      	moveq	r3, #0
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 80023aa:	f000 f9d5 	bl	8002758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ae:	2300      	movs	r3, #0
 80023b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	4619      	mov	r1, r3
 80023ba:	4808      	ldr	r0, [pc, #32]	; (80023dc <_ZL12MX_TIM6_Initv+0x78>)
 80023bc:	f005 ff4a 	bl	8008254 <HAL_TIMEx_MasterConfigSynchronization>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	bf14      	ite	ne
 80023c6:	2301      	movne	r3, #1
 80023c8:	2300      	moveq	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 80023d0:	f000 f9c2 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023d4:	bf00      	nop
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000134 	.word	0x20000134
 80023e0:	40001000 	.word	0x40001000

080023e4 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b09c      	sub	sp, #112	; 0x70
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ea:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002404:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
 8002414:	615a      	str	r2, [r3, #20]
 8002416:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	2234      	movs	r2, #52	; 0x34
 800241c:	2100      	movs	r1, #0
 800241e:	4618      	mov	r0, r3
 8002420:	f006 fcd8 	bl	8008dd4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002424:	4b55      	ldr	r3, [pc, #340]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002426:	4a56      	ldr	r2, [pc, #344]	; (8002580 <_ZL12MX_TIM8_Initv+0x19c>)
 8002428:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 260;
 800242a:	4b54      	ldr	r3, [pc, #336]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 800242c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002430:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002432:	4b52      	ldr	r3, [pc, #328]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002438:	4b50      	ldr	r3, [pc, #320]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 800243a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800243e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002440:	4b4e      	ldr	r3, [pc, #312]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002446:	4b4d      	ldr	r3, [pc, #308]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002448:	2200      	movs	r2, #0
 800244a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	4b4b      	ldr	r3, [pc, #300]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 800244e:	2200      	movs	r2, #0
 8002450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002452:	484a      	ldr	r0, [pc, #296]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002454:	f004 fd0a 	bl	8006e6c <HAL_TIM_Base_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	bf14      	ite	ne
 800245e:	2301      	movne	r3, #1
 8002460:	2300      	moveq	r3, #0
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8002468:	f000 f976 	bl	8002758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002470:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002472:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002476:	4619      	mov	r1, r3
 8002478:	4840      	ldr	r0, [pc, #256]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 800247a:	f005 f975 	bl	8007768 <HAL_TIM_ConfigClockSource>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	bf14      	ite	ne
 8002484:	2301      	movne	r3, #1
 8002486:	2300      	moveq	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <_ZL12MX_TIM8_Initv+0xae>
  {
    Error_Handler();
 800248e:	f000 f963 	bl	8002758 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002492:	483a      	ldr	r0, [pc, #232]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002494:	f004 fdac 	bl	8006ff0 <HAL_TIM_PWM_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	bf14      	ite	ne
 800249e:	2301      	movne	r3, #1
 80024a0:	2300      	moveq	r3, #0
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <_ZL12MX_TIM8_Initv+0xc8>
  {
    Error_Handler();
 80024a8:	f000 f956 	bl	8002758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ac:	2300      	movs	r3, #0
 80024ae:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80024b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024bc:	4619      	mov	r1, r3
 80024be:	482f      	ldr	r0, [pc, #188]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 80024c0:	f005 fec8 	bl	8008254 <HAL_TIMEx_MasterConfigSynchronization>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	bf14      	ite	ne
 80024ca:	2301      	movne	r3, #1
 80024cc:	2300      	moveq	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <_ZL12MX_TIM8_Initv+0xf4>
  {
    Error_Handler();
 80024d4:	f000 f940 	bl	8002758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024d8:	2360      	movs	r3, #96	; 0x60
 80024da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024e0:	2300      	movs	r3, #0
 80024e2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024e4:	2300      	movs	r3, #0
 80024e6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024f0:	2300      	movs	r3, #0
 80024f2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024f4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024f8:	2200      	movs	r2, #0
 80024fa:	4619      	mov	r1, r3
 80024fc:	481f      	ldr	r0, [pc, #124]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 80024fe:	f005 f81f 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	bf14      	ite	ne
 8002508:	2301      	movne	r3, #1
 800250a:	2300      	moveq	r3, #0
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <_ZL12MX_TIM8_Initv+0x132>
  {
    Error_Handler();
 8002512:	f000 f921 	bl	8002758 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800251a:	2300      	movs	r3, #0
 800251c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800252a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800252e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002534:	2300      	movs	r3, #0
 8002536:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800253c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002540:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002542:	2300      	movs	r3, #0
 8002544:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002546:	2300      	movs	r3, #0
 8002548:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800254a:	2300      	movs	r3, #0
 800254c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800254e:	1d3b      	adds	r3, r7, #4
 8002550:	4619      	mov	r1, r3
 8002552:	480a      	ldr	r0, [pc, #40]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 8002554:	f005 ff00 	bl	8008358 <HAL_TIMEx_ConfigBreakDeadTime>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	bf14      	ite	ne
 800255e:	2301      	movne	r3, #1
 8002560:	2300      	moveq	r3, #0
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <_ZL12MX_TIM8_Initv+0x188>
  {
    Error_Handler();
 8002568:	f000 f8f6 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800256c:	4803      	ldr	r0, [pc, #12]	; (800257c <_ZL12MX_TIM8_Initv+0x198>)
 800256e:	f002 fab3 	bl	8004ad8 <HAL_TIM_MspPostInit>

}
 8002572:	bf00      	nop
 8002574:	3770      	adds	r7, #112	; 0x70
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000180 	.word	0x20000180
 8002580:	40013400 	.word	0x40013400

08002584 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b098      	sub	sp, #96	; 0x60
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	605a      	str	r2, [r3, #4]
 8002594:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002596:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
 80025a0:	609a      	str	r2, [r3, #8]
 80025a2:	60da      	str	r2, [r3, #12]
 80025a4:	611a      	str	r2, [r3, #16]
 80025a6:	615a      	str	r2, [r3, #20]
 80025a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025aa:	1d3b      	adds	r3, r7, #4
 80025ac:	2234      	movs	r2, #52	; 0x34
 80025ae:	2100      	movs	r1, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	f006 fc0f 	bl	8008dd4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80025b6:	4b3f      	ldr	r3, [pc, #252]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025b8:	4a3f      	ldr	r2, [pc, #252]	; (80026b8 <_ZL13MX_TIM15_Initv+0x134>)
 80025ba:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 260;
 80025bc:	4b3d      	ldr	r3, [pc, #244]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025be:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025c2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025c4:	4b3b      	ldr	r3, [pc, #236]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80025ca:	4b3a      	ldr	r3, [pc, #232]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025d0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d2:	4b38      	ldr	r3, [pc, #224]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80025d8:	4b36      	ldr	r3, [pc, #216]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025da:	2200      	movs	r2, #0
 80025dc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025de:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80025e4:	4833      	ldr	r0, [pc, #204]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80025e6:	f004 fd03 	bl	8006ff0 <HAL_TIM_PWM_Init>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf14      	ite	ne
 80025f0:	2301      	movne	r3, #1
 80025f2:	2300      	moveq	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <_ZL13MX_TIM15_Initv+0x7a>
  {
    Error_Handler();
 80025fa:	f000 f8ad 	bl	8002758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025fe:	2300      	movs	r3, #0
 8002600:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002602:	2300      	movs	r3, #0
 8002604:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002606:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800260a:	4619      	mov	r1, r3
 800260c:	4829      	ldr	r0, [pc, #164]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 800260e:	f005 fe21 	bl	8008254 <HAL_TIMEx_MasterConfigSynchronization>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf14      	ite	ne
 8002618:	2301      	movne	r3, #1
 800261a:	2300      	moveq	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <_ZL13MX_TIM15_Initv+0xa2>
  {
    Error_Handler();
 8002622:	f000 f899 	bl	8002758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002626:	2360      	movs	r3, #96	; 0x60
 8002628:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800262a:	2300      	movs	r3, #0
 800262c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800262e:	2300      	movs	r3, #0
 8002630:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002632:	2300      	movs	r3, #0
 8002634:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002636:	2300      	movs	r3, #0
 8002638:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800263a:	2300      	movs	r3, #0
 800263c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800263e:	2300      	movs	r3, #0
 8002640:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002642:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002646:	2200      	movs	r2, #0
 8002648:	4619      	mov	r1, r3
 800264a:	481a      	ldr	r0, [pc, #104]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 800264c:	f004 ff78 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	bf14      	ite	ne
 8002656:	2301      	movne	r3, #1
 8002658:	2300      	moveq	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <_ZL13MX_TIM15_Initv+0xe0>
  {
    Error_Handler();
 8002660:	f000 f87a 	bl	8002758 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002664:	2300      	movs	r3, #0
 8002666:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002668:	2300      	movs	r3, #0
 800266a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002678:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800267c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002682:	2300      	movs	r3, #0
 8002684:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	4619      	mov	r1, r3
 800268a:	480a      	ldr	r0, [pc, #40]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 800268c:	f005 fe64 	bl	8008358 <HAL_TIMEx_ConfigBreakDeadTime>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	bf14      	ite	ne
 8002696:	2301      	movne	r3, #1
 8002698:	2300      	moveq	r3, #0
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <_ZL13MX_TIM15_Initv+0x120>
  {
    Error_Handler();
 80026a0:	f000 f85a 	bl	8002758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80026a4:	4803      	ldr	r0, [pc, #12]	; (80026b4 <_ZL13MX_TIM15_Initv+0x130>)
 80026a6:	f002 fa17 	bl	8004ad8 <HAL_TIM_MspPostInit>

}
 80026aa:	bf00      	nop
 80026ac:	3760      	adds	r7, #96	; 0x60
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	200001cc 	.word	0x200001cc
 80026b8:	40014000 	.word	0x40014000

080026bc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c2:	f107 030c 	add.w	r3, r7, #12
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]
 80026cc:	609a      	str	r2, [r3, #8]
 80026ce:	60da      	str	r2, [r3, #12]
 80026d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	4b20      	ldr	r3, [pc, #128]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d6:	4a1f      	ldr	r2, [pc, #124]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026de:	4b1d      	ldr	r3, [pc, #116]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ee:	4a19      	ldr	r2, [pc, #100]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026f0:	f043 0302 	orr.w	r3, r3, #2
 80026f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026f6:	4b17      	ldr	r3, [pc, #92]	; (8002754 <_ZL12MX_GPIO_Initv+0x98>)
 80026f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_7, GPIO_PIN_RESET);
 8002702:	2200      	movs	r2, #0
 8002704:	2193      	movs	r1, #147	; 0x93
 8002706:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800270a:	f003 fbfd 	bl	8005f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800270e:	2313      	movs	r3, #19
 8002710:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002712:	2301      	movs	r3, #1
 8002714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271e:	f107 030c 	add.w	r3, r7, #12
 8002722:	4619      	mov	r1, r3
 8002724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002728:	f003 fa6c 	bl	8005c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002730:	2311      	movs	r3, #17
 8002732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	f107 030c 	add.w	r3, r7, #12
 8002740:	4619      	mov	r1, r3
 8002742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002746:	f003 fa5d 	bl	8005c04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800274a:	bf00      	nop
 800274c:	3720      	adds	r7, #32
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000

08002758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800275c:	b672      	cpsid	i
}
 800275e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002760:	e7fe      	b.n	8002760 <Error_Handler+0x8>
	...

08002764 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d113      	bne.n	800279c <_Z41__static_initialization_and_destruction_0ii+0x38>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800277a:	4293      	cmp	r3, r2
 800277c:	d10e      	bne.n	800279c <_Z41__static_initialization_and_destruction_0ii+0x38>
Stepper stepper0;
 800277e:	4815      	ldr	r0, [pc, #84]	; (80027d4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002780:	f7ff f87e 	bl	8001880 <_ZN7StepperC1Ev>
Stepper stepper1;
 8002784:	4814      	ldr	r0, [pc, #80]	; (80027d8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002786:	f7ff f87b 	bl	8001880 <_ZN7StepperC1Ev>
Stepper stepper2;
 800278a:	4814      	ldr	r0, [pc, #80]	; (80027dc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800278c:	f7ff f878 	bl	8001880 <_ZN7StepperC1Ev>
HolonomicDrive3 holo_drive;
 8002790:	4813      	ldr	r0, [pc, #76]	; (80027e0 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8002792:	f7fe fe35 	bl	8001400 <_ZN15HolonomicDrive3C1Ev>
MessageRecomposer msg_recomposer_123;
 8002796:	4813      	ldr	r0, [pc, #76]	; (80027e4 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002798:	f7fe fe86 	bl	80014a8 <_ZN17MessageRecomposerC1Ev>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d113      	bne.n	80027ca <_Z41__static_initialization_and_destruction_0ii+0x66>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d10e      	bne.n	80027ca <_Z41__static_initialization_and_destruction_0ii+0x66>
 80027ac:	480d      	ldr	r0, [pc, #52]	; (80027e4 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80027ae:	f7fe ff87 	bl	80016c0 <_ZN17MessageRecomposerD1Ev>
HolonomicDrive3 holo_drive;
 80027b2:	480b      	ldr	r0, [pc, #44]	; (80027e0 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80027b4:	f7fe fe44 	bl	8001440 <_ZN15HolonomicDrive3D1Ev>
Stepper stepper2;
 80027b8:	4808      	ldr	r0, [pc, #32]	; (80027dc <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80027ba:	f7ff f92b 	bl	8001a14 <_ZN7StepperD1Ev>
Stepper stepper1;
 80027be:	4806      	ldr	r0, [pc, #24]	; (80027d8 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80027c0:	f7ff f928 	bl	8001a14 <_ZN7StepperD1Ev>
Stepper stepper0;
 80027c4:	4803      	ldr	r0, [pc, #12]	; (80027d4 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80027c6:	f7ff f925 	bl	8001a14 <_ZN7StepperD1Ev>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000218 	.word	0x20000218
 80027d8:	2000027c 	.word	0x2000027c
 80027dc:	200002e0 	.word	0x200002e0
 80027e0:	20000344 	.word	0x20000344
 80027e4:	200004c8 	.word	0x200004c8

080027e8 <_GLOBAL__sub_I_hfdcan1>:
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80027f0:	2001      	movs	r0, #1
 80027f2:	f7ff ffb7 	bl	8002764 <_Z41__static_initialization_and_destruction_0ii>
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_GLOBAL__sub_D_hfdcan1>:
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff ffaf 	bl	8002764 <_Z41__static_initialization_and_destruction_0ii>
 8002806:	bd80      	pop	{r7, pc}

08002808 <load_descriptor_values>:
 */

#include "pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
 8002808:	b480      	push	{r7}
 800280a:	b08f      	sub	sp, #60	; 0x3c
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	891a      	ldrh	r2, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	8a1b      	ldrh	r3, [r3, #16]
 800281a:	429a      	cmp	r2, r3
 800281c:	d301      	bcc.n	8002822 <load_descriptor_values+0x1a>
        return false;
 800281e:	2300      	movs	r3, #0
 8002820:	e156      	b.n	8002ad0 <load_descriptor_values+0x2c8>

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	895b      	ldrh	r3, [r3, #10]
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	62fb      	str	r3, [r7, #44]	; 0x2c
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
 8002834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002836:	0a1b      	lsrs	r3, r3, #8
 8002838:	b2da      	uxtb	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	759a      	strb	r2, [r3, #22]

    switch(word0 & 3)
 800283e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002840:	f003 0303 	and.w	r3, r3, #3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d05a      	beq.n	80028fe <load_descriptor_values+0xf6>
 8002848:	2b02      	cmp	r3, #2
 800284a:	f200 8094 	bhi.w	8002976 <load_descriptor_values+0x16e>
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <load_descriptor_values+0x50>
 8002852:	2b01      	cmp	r3, #1
 8002854:	d01f      	beq.n	8002896 <load_descriptor_values+0x8e>
 8002856:	e08e      	b.n	8002976 <load_descriptor_values+0x16e>
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
 800285e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	b29b      	uxth	r3, r3
 8002864:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002868:	b29a      	uxth	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
 800286e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002870:	0e1b      	lsrs	r3, r3, #24
 8002872:	b25b      	sxtb	r3, r3
 8002874:	f003 030f 	and.w	r3, r3, #15
 8002878:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = (word0 >> 16) & 0xFF;
 800287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800287e:	0c1b      	lsrs	r3, r3, #16
 8002880:	b2db      	uxtb	r3, r3
 8002882:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
 8002884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002886:	0f1b      	lsrs	r3, r3, #28
 8002888:	b29b      	uxth	r3, r3
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	b29a      	uxth	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	825a      	strh	r2, [r3, #18]
            break;
 8002894:	e0b4      	b.n	8002a00 <load_descriptor_values+0x1f8>
        }

        case 1: {
            /* 2-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	895b      	ldrh	r3, [r3, #10]
 80028a0:	3301      	adds	r3, #1
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	61fb      	str	r3, [r7, #28]

            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
 80028aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ac:	0c1b      	lsrs	r3, r3, #16
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
 80028ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	b29b      	uxth	r3, r3
 80028c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	0f1b      	lsrs	r3, r3, #28
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	019b      	lsls	r3, r3, #6
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4313      	orrs	r3, r2
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
 80028d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028da:	0f1b      	lsrs	r3, r3, #28
 80028dc:	b25b      	sxtb	r3, r3
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word1 & 0xFFFF;
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	0c1b      	lsrs	r3, r3, #16
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	825a      	strh	r2, [r3, #18]
            break;
 80028fc:	e080      	b.n	8002a00 <load_descriptor_values+0x1f8>
        }

        case 2: {
            /* 4-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	895b      	ldrh	r3, [r3, #10]
 8002908:	3301      	adds	r3, #1
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	62bb      	str	r3, [r7, #40]	; 0x28
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	895b      	ldrh	r3, [r3, #10]
 800291c:	3302      	adds	r3, #2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	895b      	ldrh	r3, [r3, #10]
 8002930:	3303      	adds	r3, #3
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	623b      	str	r3, [r7, #32]

            iter->array_size = (pb_size_t)(word0 >> 16);
 800293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293c:	0c1b      	lsrs	r3, r3, #16
 800293e:	b29a      	uxth	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 8002944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002946:	089b      	lsrs	r3, r3, #2
 8002948:	b29b      	uxth	r3, r3
 800294a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800294e:	b29a      	uxth	r2, r3
 8002950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002952:	0a1b      	lsrs	r3, r3, #8
 8002954:	b29b      	uxth	r3, r3
 8002956:	019b      	lsls	r3, r3, #6
 8002958:	b29b      	uxth	r3, r3
 800295a:	4313      	orrs	r3, r2
 800295c:	b29a      	uxth	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 8002962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002964:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word2;
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)word3;
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	b29a      	uxth	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	825a      	strh	r2, [r3, #18]
            break;
 8002974:	e044      	b.n	8002a00 <load_descriptor_values+0x1f8>
        }

        default: {
            /* 8-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	895b      	ldrh	r3, [r3, #10]
 8002980:	3301      	adds	r3, #1
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	61bb      	str	r3, [r7, #24]
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	895b      	ldrh	r3, [r3, #10]
 8002994:	3302      	adds	r3, #2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4413      	add	r3, r2
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	617b      	str	r3, [r7, #20]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	895b      	ldrh	r3, [r3, #10]
 80029a8:	3303      	adds	r3, #3
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	613b      	str	r3, [r7, #16]
            uint32_t word4 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 4]);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	895b      	ldrh	r3, [r3, #10]
 80029bc:	3304      	adds	r3, #4
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	60fb      	str	r3, [r7, #12]

            iter->array_size = (pb_size_t)word4;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 80029ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029d0:	089b      	lsrs	r3, r3, #2
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029d8:	b29a      	uxth	r2, r3
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	0a1b      	lsrs	r3, r3, #8
 80029de:	b29b      	uxth	r3, r3
 80029e0:	019b      	lsls	r3, r3, #6
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	4313      	orrs	r3, r2
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            data_offset = word2;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	637b      	str	r3, [r7, #52]	; 0x34
            iter->data_size = (pb_size_t)word3;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	825a      	strh	r2, [r3, #18]
            break;
 80029fe:	bf00      	nop
        }
    }

    if (!iter->message)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d106      	bne.n	8002a16 <load_descriptor_values+0x20e>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	619a      	str	r2, [r3, #24]
        iter->pSize = NULL;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	621a      	str	r2, [r3, #32]
 8002a14:	e041      	b.n	8002a9a <load_descriptor_values+0x292>
    }
    else
    {
        iter->pField = (char*)iter->message + data_offset;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a1c:	441a      	add	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	619a      	str	r2, [r3, #24]

        if (size_offset)
 8002a22:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d008      	beq.n	8002a3c <load_descriptor_values+0x234>
        {
            iter->pSize = (char*)iter->pField - size_offset;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a32:	425b      	negs	r3, r3
 8002a34:	441a      	add	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	621a      	str	r2, [r3, #32]
 8002a3a:	e01a      	b.n	8002a72 <load_descriptor_values+0x26a>
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7d9b      	ldrb	r3, [r3, #22]
 8002a40:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a44:	2b20      	cmp	r3, #32
 8002a46:	d111      	bne.n	8002a6c <load_descriptor_values+0x264>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7d9b      	ldrb	r3, [r3, #22]
 8002a4c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <load_descriptor_values+0x258>
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	7d9b      	ldrb	r3, [r3, #22]
 8002a58:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 8002a5c:	2b80      	cmp	r3, #128	; 0x80
 8002a5e:	d105      	bne.n	8002a6c <load_descriptor_values+0x264>
        {
            /* Fixed count array */
            iter->pSize = &iter->array_size;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f103 0214 	add.w	r2, r3, #20
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	621a      	str	r2, [r3, #32]
 8002a6a:	e002      	b.n	8002a72 <load_descriptor_values+0x26a>
        }
        else
        {
            iter->pSize = NULL;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	621a      	str	r2, [r3, #32]
        }

        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7d9b      	ldrb	r3, [r3, #22]
 8002a76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002a7a:	2b80      	cmp	r3, #128	; 0x80
 8002a7c:	d109      	bne.n	8002a92 <load_descriptor_values+0x28a>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <load_descriptor_values+0x28a>
        {
            iter->pData = *(void**)iter->pField;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	61da      	str	r2, [r3, #28]
 8002a90:	e003      	b.n	8002a9a <load_descriptor_values+0x292>
        }
        else
        {
            iter->pData = iter->pField;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699a      	ldr	r2, [r3, #24]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	61da      	str	r2, [r3, #28]
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7d9b      	ldrb	r3, [r3, #22]
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d005      	beq.n	8002ab2 <load_descriptor_values+0x2aa>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	7d9b      	ldrb	r3, [r3, #22]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	2b09      	cmp	r3, #9
 8002ab0:	d10a      	bne.n	8002ac8 <load_descriptor_values+0x2c0>
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	89db      	ldrh	r3, [r3, #14]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	625a      	str	r2, [r3, #36]	; 0x24
 8002ac6:	e002      	b.n	8002ace <load_descriptor_values+0x2c6>
    }
    else
    {
        iter->submsg_desc = NULL;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    return true;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	373c      	adds	r7, #60	; 0x3c
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
    iter->index++;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	891b      	ldrh	r3, [r3, #8]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	811a      	strh	r2, [r3, #8]

    if (iter->index >= iter->descriptor->field_count)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	891a      	ldrh	r2, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	8a1b      	ldrh	r3, [r3, #16]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d30c      	bcc.n	8002b18 <advance_iterator+0x3c>
    {
        /* Restart */
        iter->index = 0;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	811a      	strh	r2, [r3, #8]
        iter->field_info_index = 0;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	815a      	strh	r2, [r3, #10]
        iter->submessage_index = 0;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	81da      	strh	r2, [r3, #14]
        iter->required_field_index = 0;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	819a      	strh	r2, [r3, #12]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
 8002b16:	e03c      	b.n	8002b92 <advance_iterator+0xb6>
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	895b      	ldrh	r3, [r3, #10]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	60fb      	str	r3, [r7, #12]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	0a1b      	lsrs	r3, r3, #8
 8002b2e:	72fb      	strb	r3, [r7, #11]
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	2201      	movs	r2, #1
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	813b      	strh	r3, [r7, #8]
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	895a      	ldrh	r2, [r3, #10]
 8002b42:	893b      	ldrh	r3, [r7, #8]
 8002b44:	4413      	add	r3, r2
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	815a      	strh	r2, [r3, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	899a      	ldrh	r2, [r3, #12]
 8002b50:	7afb      	ldrb	r3, [r7, #11]
 8002b52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	bf0c      	ite	eq
 8002b5a:	2301      	moveq	r3, #1
 8002b5c:	2300      	movne	r3, #0
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	819a      	strh	r2, [r3, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	89da      	ldrh	r2, [r3, #14]
 8002b6e:	7afb      	ldrb	r3, [r7, #11]
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d004      	beq.n	8002b82 <advance_iterator+0xa6>
 8002b78:	7afb      	ldrb	r3, [r7, #11]
 8002b7a:	f003 030f 	and.w	r3, r3, #15
 8002b7e:	2b09      	cmp	r3, #9
 8002b80:	d101      	bne.n	8002b86 <advance_iterator+0xaa>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e000      	b.n	8002b88 <advance_iterator+0xac>
 8002b86:	2300      	movs	r3, #0
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	b29a      	uxth	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	81da      	strh	r2, [r3, #14]
}
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
    memset(iter, 0, sizeof(*iter));
 8002baa:	2228      	movs	r2, #40	; 0x28
 8002bac:	2100      	movs	r1, #0
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f006 f910 	bl	8008dd4 <memset>

    iter->descriptor = desc;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	601a      	str	r2, [r3, #0]
    iter->message = message;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	605a      	str	r2, [r3, #4]

    return load_descriptor_values(iter);
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f7ff fe21 	bl	8002808 <load_descriptor_values>
 8002bc6:	4603      	mov	r3, r0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	613b      	str	r3, [r7, #16]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	60fb      	str	r3, [r7, #12]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002bf2:	2b80      	cmp	r3, #128	; 0x80
 8002bf4:	d109      	bne.n	8002c0a <pb_field_iter_begin_extension+0x3a>
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	6939      	ldr	r1, [r7, #16]
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff ffcd 	bl	8002b9e <pb_field_iter_begin>
 8002c04:	4603      	mov	r3, r0
 8002c06:	75fb      	strb	r3, [r7, #23]
 8002c08:	e008      	b.n	8002c1c <pb_field_iter_begin_extension+0x4c>
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	6939      	ldr	r1, [r7, #16]
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff ffc3 	bl	8002b9e <pb_field_iter_begin>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	75fb      	strb	r3, [r7, #23]
    }

    iter->pSize = &extension->found;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f103 020c 	add.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	621a      	str	r2, [r3, #32]
    return status;
 8002c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
    advance_iterator(iter);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff ff4f 	bl	8002adc <advance_iterator>
    (void)load_descriptor_values(iter);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7ff fde2 	bl	8002808 <load_descriptor_values>
    return iter->index != 0;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	891b      	ldrh	r3, [r3, #8]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bf14      	ite	ne
 8002c4c:	2301      	movne	r3, #1
 8002c4e:	2300      	moveq	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <pb_field_iter_find>:

bool pb_field_iter_find(pb_field_iter_t *iter, uint32_t tag)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b084      	sub	sp, #16
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
 8002c62:	6039      	str	r1, [r7, #0]
    if (iter->tag == tag)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	8a1b      	ldrh	r3, [r3, #16]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <pb_field_iter_find+0x1a>
    {
        return true; /* Nothing to do, correct field already. */
 8002c70:	2301      	movs	r3, #1
 8002c72:	e044      	b.n	8002cfe <pb_field_iter_find+0xa4>
    }
    else if (tag > iter->descriptor->largest_tag)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	8a9b      	ldrh	r3, [r3, #20]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <pb_field_iter_find+0x2c>
    {
        return false;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e03b      	b.n	8002cfe <pb_field_iter_find+0xa4>
    }
    else
    {
        pb_size_t start = iter->index;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	891b      	ldrh	r3, [r3, #8]
 8002c8a:	81fb      	strh	r3, [r7, #14]
        uint32_t fieldinfo;

        if (tag < iter->tag)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	8a1b      	ldrh	r3, [r3, #16]
 8002c90:	461a      	mov	r2, r3
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d204      	bcs.n	8002ca2 <pb_field_iter_find+0x48>
        {
            /* Fields are in tag number order, so we know that tag is between
             * 0 and our start position. Setting index to end forces
             * advance_iterator() call below to restart from beginning. */
            iter->index = iter->descriptor->field_count;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	8a1a      	ldrh	r2, [r3, #16]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	811a      	strh	r2, [r3, #8]
        }

        do
        {
            /* Advance iterator but don't load values yet */
            advance_iterator(iter);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff ff1a 	bl	8002adc <advance_iterator>

            /* Do fast check for tag number match */
            fieldinfo = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	895b      	ldrh	r3, [r3, #10]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	60bb      	str	r3, [r7, #8]

            if (((fieldinfo >> 2) & 0x3F) == (tag & 0x3F))
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	089a      	lsrs	r2, r3, #2
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	4053      	eors	r3, r2
 8002cc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d110      	bne.n	8002cec <pb_field_iter_find+0x92>
            {
                /* Good candidate, check further */
                (void)load_descriptor_values(iter);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7ff fd9c 	bl	8002808 <load_descriptor_values>

                if (iter->tag == tag &&
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	8a1b      	ldrh	r3, [r3, #16]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d107      	bne.n	8002cec <pb_field_iter_find+0x92>
                    PB_LTYPE(iter->type) != PB_LTYPE_EXTENSION)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	7d9b      	ldrb	r3, [r3, #22]
 8002ce0:	f003 030f 	and.w	r3, r3, #15
                if (iter->tag == tag &&
 8002ce4:	2b0a      	cmp	r3, #10
 8002ce6:	d001      	beq.n	8002cec <pb_field_iter_find+0x92>
                {
                    /* Found it */
                    return true;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e008      	b.n	8002cfe <pb_field_iter_find+0xa4>
                }
            }
        } while (iter->index != start);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	891b      	ldrh	r3, [r3, #8]
 8002cf0:	89fa      	ldrh	r2, [r7, #14]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d1d5      	bne.n	8002ca2 <pb_field_iter_find+0x48>

        /* Searched all the way back to start, and found nothing. */
        (void)load_descriptor_values(iter);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f7ff fd86 	bl	8002808 <load_descriptor_values>
        return false;
 8002cfc:	2300      	movs	r3, #0
    }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <pb_field_iter_find_extension>:

bool pb_field_iter_find_extension(pb_field_iter_t *iter)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
    if (PB_LTYPE(iter->type) == PB_LTYPE_EXTENSION)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	7d9b      	ldrb	r3, [r3, #22]
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	2b0a      	cmp	r3, #10
 8002d18:	d101      	bne.n	8002d1e <pb_field_iter_find_extension+0x18>
    {
        return true;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e022      	b.n	8002d64 <pb_field_iter_find_extension+0x5e>
    }
    else
    {
        pb_size_t start = iter->index;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	891b      	ldrh	r3, [r3, #8]
 8002d22:	81fb      	strh	r3, [r7, #14]
        uint32_t fieldinfo;

        do
        {
            /* Advance iterator but don't load values yet */
            advance_iterator(iter);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff fed9 	bl	8002adc <advance_iterator>

            /* Do fast check for field type */
            fieldinfo = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	895b      	ldrh	r3, [r3, #10]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	60bb      	str	r3, [r7, #8]

            if (PB_LTYPE((fieldinfo >> 8) & 0xFF) == PB_LTYPE_EXTENSION)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	0a1b      	lsrs	r3, r3, #8
 8002d40:	f003 030f 	and.w	r3, r3, #15
 8002d44:	2b0a      	cmp	r3, #10
 8002d46:	d104      	bne.n	8002d52 <pb_field_iter_find_extension+0x4c>
            {
                return load_descriptor_values(iter);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f7ff fd5d 	bl	8002808 <load_descriptor_values>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	e008      	b.n	8002d64 <pb_field_iter_find_extension+0x5e>
            }
        } while (iter->index != start);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	891b      	ldrh	r3, [r3, #8]
 8002d56:	89fa      	ldrh	r2, [r7, #14]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d1e3      	bne.n	8002d24 <pb_field_iter_find_extension+0x1e>

        /* Searched all the way back to start, and found nothing. */
        (void)load_descriptor_values(iter);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff fd53 	bl	8002808 <load_descriptor_values>
        return false;
 8002d62:	2300      	movs	r3, #0
    }
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <buf_read>:
/*******************************
 * pb_istream_t implementation *
 *******************************/

static bool checkreturn buf_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
    const pb_byte_t *source = (const pb_byte_t*)stream->state;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	617b      	str	r3, [r7, #20]
    stream->state = (pb_byte_t*)stream->state + count;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	441a      	add	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	605a      	str	r2, [r3, #4]
    
    if (buf != NULL)
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d004      	beq.n	8002d9a <buf_read+0x2e>
    {
        memcpy(buf, source, count * sizeof(pb_byte_t));
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6979      	ldr	r1, [r7, #20]
 8002d94:	68b8      	ldr	r0, [r7, #8]
 8002d96:	f006 f8ec 	bl	8008f72 <memcpy>
    }
    
    return true;
 8002d9a:	2301      	movs	r3, #1
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <pb_read>:

bool checkreturn pb_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
    if (count == 0)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <pb_read+0x16>
        return true;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e05f      	b.n	8002e7a <pb_read+0xd6>

#ifndef PB_BUFFER_ONLY
	if (buf == NULL && stream->callback != buf_read)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d123      	bne.n	8002e08 <pb_read+0x64>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a2f      	ldr	r2, [pc, #188]	; (8002e84 <pb_read+0xe0>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d01e      	beq.n	8002e08 <pb_read+0x64>
	{
		/* Skip input bytes */
		pb_byte_t tmp[16];
		while (count > 16)
 8002dca:	e011      	b.n	8002df0 <pb_read+0x4c>
		{
			if (!pb_read(stream, tmp, 16))
 8002dcc:	f107 0310 	add.w	r3, r7, #16
 8002dd0:	2210      	movs	r2, #16
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7ff ffe5 	bl	8002da4 <pb_read>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	f083 0301 	eor.w	r3, r3, #1
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <pb_read+0x46>
				return false;
 8002de6:	2300      	movs	r3, #0
 8002de8:	e047      	b.n	8002e7a <pb_read+0xd6>
			
			count -= 16;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3b10      	subs	r3, #16
 8002dee:	607b      	str	r3, [r7, #4]
		while (count > 16)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d8ea      	bhi.n	8002dcc <pb_read+0x28>
		}
		
		return pb_read(stream, tmp, count);
 8002df6:	f107 0310 	add.w	r3, r7, #16
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f7ff ffd0 	bl	8002da4 <pb_read>
 8002e04:	4603      	mov	r3, r0
 8002e06:	e038      	b.n	8002e7a <pb_read+0xd6>
	}
#endif

    if (stream->bytes_left < count)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d90b      	bls.n	8002e2a <pb_read+0x86>
        PB_RETURN_ERROR(stream, "end-of-stream");
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <pb_read+0x7c>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	e000      	b.n	8002e22 <pb_read+0x7e>
 8002e20:	4b19      	ldr	r3, [pc, #100]	; (8002e88 <pb_read+0xe4>)
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	60d3      	str	r3, [r2, #12]
 8002e26:	2300      	movs	r3, #0
 8002e28:	e027      	b.n	8002e7a <pb_read+0xd6>
    
#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, count))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	68b9      	ldr	r1, [r7, #8]
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	4798      	blx	r3
 8002e36:	4603      	mov	r3, r0
 8002e38:	f083 0301 	eor.w	r3, r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00b      	beq.n	8002e5a <pb_read+0xb6>
        PB_RETURN_ERROR(stream, "io error");
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <pb_read+0xac>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	e000      	b.n	8002e52 <pb_read+0xae>
 8002e50:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <pb_read+0xe8>)
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	60d3      	str	r3, [r2, #12]
 8002e56:	2300      	movs	r3, #0
 8002e58:	e00f      	b.n	8002e7a <pb_read+0xd6>
#else
    if (!buf_read(stream, buf, count))
        return false;
#endif
    
    if (stream->bytes_left < count)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d903      	bls.n	8002e6c <pb_read+0xc8>
        stream->bytes_left = 0;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	609a      	str	r2, [r3, #8]
 8002e6a:	e005      	b.n	8002e78 <pb_read+0xd4>
    else
        stream->bytes_left -= count;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	1ad2      	subs	r2, r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	609a      	str	r2, [r3, #8]

    return true;
 8002e78:	2301      	movs	r3, #1
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3720      	adds	r7, #32
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	08002d6d 	.word	0x08002d6d
 8002e88:	080098c4 	.word	0x080098c4
 8002e8c:	080098d4 	.word	0x080098d4

08002e90 <pb_readbyte>:

/* Read a single byte from input stream. buf may not be NULL.
 * This is an optimization for the varint decoding. */
static bool checkreturn pb_readbyte(pb_istream_t *stream, pb_byte_t *buf)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
    if (stream->bytes_left == 0)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10b      	bne.n	8002eba <pb_readbyte+0x2a>
        PB_RETURN_ERROR(stream, "end-of-stream");
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d002      	beq.n	8002eb0 <pb_readbyte+0x20>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	e000      	b.n	8002eb2 <pb_readbyte+0x22>
 8002eb0:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <pb_readbyte+0x70>)
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	60d3      	str	r3, [r2, #12]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e01d      	b.n	8002ef6 <pb_readbyte+0x66>

#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, 1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	6839      	ldr	r1, [r7, #0]
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f083 0301 	eor.w	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00b      	beq.n	8002eea <pb_readbyte+0x5a>
        PB_RETURN_ERROR(stream, "io error");
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d002      	beq.n	8002ee0 <pb_readbyte+0x50>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	e000      	b.n	8002ee2 <pb_readbyte+0x52>
 8002ee0:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <pb_readbyte+0x74>)
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	60d3      	str	r3, [r2, #12]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e005      	b.n	8002ef6 <pb_readbyte+0x66>
#else
    *buf = *(const pb_byte_t*)stream->state;
    stream->state = (pb_byte_t*)stream->state + 1;
#endif

    stream->bytes_left--;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	1e5a      	subs	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
    
    return true;    
 8002ef4:	2301      	movs	r3, #1
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	080098c4 	.word	0x080098c4
 8002f04:	080098d4 	.word	0x080098d4

08002f08 <pb_istream_from_buffer>:

pb_istream_t pb_istream_from_buffer(const pb_byte_t *buf, size_t msglen)
{
 8002f08:	b490      	push	{r4, r7}
 8002f0a:	b08a      	sub	sp, #40	; 0x28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
        const void *c_state;
    } state;
#ifdef PB_BUFFER_ONLY
    stream.callback = NULL;
#else
    stream.callback = &buf_read;
 8002f14:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <pb_istream_from_buffer+0x38>)
 8002f16:	61bb      	str	r3, [r7, #24]
#endif
    state.c_state = buf;
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	617b      	str	r3, [r7, #20]
    stream.state = state.state;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	61fb      	str	r3, [r7, #28]
    stream.bytes_left = msglen;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	627b      	str	r3, [r7, #36]	; 0x24
#endif
    return stream;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	461c      	mov	r4, r3
 8002f2c:	f107 0318 	add.w	r3, r7, #24
 8002f30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	3728      	adds	r7, #40	; 0x28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc90      	pop	{r4, r7}
 8002f3e:	4770      	bx	lr
 8002f40:	08002d6d 	.word	0x08002d6d

08002f44 <pb_decode_varint32_eof>:
/********************
 * Helper functions *
 ********************/

static bool checkreturn pb_decode_varint32_eof(pb_istream_t *stream, uint32_t *dest, bool *eof)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b088      	sub	sp, #32
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
    pb_byte_t byte;
    uint32_t result;
    
    if (!pb_readbyte(stream, &byte))
 8002f50:	f107 0315 	add.w	r3, r7, #21
 8002f54:	4619      	mov	r1, r3
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f7ff ff9a 	bl	8002e90 <pb_readbyte>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f083 0301 	eor.w	r3, r3, #1
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00b      	beq.n	8002f80 <pb_decode_varint32_eof+0x3c>
    {
        if (stream->bytes_left == 0)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d105      	bne.n	8002f7c <pb_decode_varint32_eof+0x38>
        {
            if (eof)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <pb_decode_varint32_eof+0x38>
            {
                *eof = true;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	701a      	strb	r2, [r3, #0]
            }
        }

        return false;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e084      	b.n	800308a <pb_decode_varint32_eof+0x146>
    }
    
    if ((byte & 0x80) == 0)
 8002f80:	7d7b      	ldrb	r3, [r7, #21]
 8002f82:	b25b      	sxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	db02      	blt.n	8002f8e <pb_decode_varint32_eof+0x4a>
    {
        /* Quick case, 1 byte value */
        result = byte;
 8002f88:	7d7b      	ldrb	r3, [r7, #21]
 8002f8a:	61fb      	str	r3, [r7, #28]
 8002f8c:	e079      	b.n	8003082 <pb_decode_varint32_eof+0x13e>
    }
    else
    {
        /* Multibyte case */
        uint_fast8_t bitpos = 7;
 8002f8e:	2307      	movs	r3, #7
 8002f90:	61bb      	str	r3, [r7, #24]
        result = byte & 0x7F;
 8002f92:	7d7b      	ldrb	r3, [r7, #21]
 8002f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f98:	61fb      	str	r3, [r7, #28]
        
        do
        {
            if (!pb_readbyte(stream, &byte))
 8002f9a:	f107 0315 	add.w	r3, r7, #21
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f7ff ff75 	bl	8002e90 <pb_readbyte>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f083 0301 	eor.w	r3, r3, #1
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <pb_decode_varint32_eof+0x72>
                return false;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e069      	b.n	800308a <pb_decode_varint32_eof+0x146>
            
            if (bitpos >= 32)
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	2b1f      	cmp	r3, #31
 8002fba:	d92f      	bls.n	800301c <pb_decode_varint32_eof+0xd8>
            {
                /* Note: The varint could have trailing 0x80 bytes, or 0xFF for negative. */
                pb_byte_t sign_extension = (bitpos < 63) ? 0xFF : 0x01;
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	2b3e      	cmp	r3, #62	; 0x3e
 8002fc0:	d801      	bhi.n	8002fc6 <pb_decode_varint32_eof+0x82>
 8002fc2:	23ff      	movs	r3, #255	; 0xff
 8002fc4:	e000      	b.n	8002fc8 <pb_decode_varint32_eof+0x84>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	75fb      	strb	r3, [r7, #23]
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 8002fca:	7d7b      	ldrb	r3, [r7, #21]
 8002fcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d006      	beq.n	8002fe2 <pb_decode_varint32_eof+0x9e>
                         ((result >> 31) != 0 && byte == sign_extension));
 8002fd4:	69fb      	ldr	r3, [r7, #28]
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	da05      	bge.n	8002fe6 <pb_decode_varint32_eof+0xa2>
                         ((result >> 31) != 0 && byte == sign_extension));
 8002fda:	7d7b      	ldrb	r3, [r7, #21]
 8002fdc:	7dfa      	ldrb	r2, [r7, #23]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d101      	bne.n	8002fe6 <pb_decode_varint32_eof+0xa2>
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <pb_decode_varint32_eof+0xa4>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	75bb      	strb	r3, [r7, #22]
 8002fea:	7dbb      	ldrb	r3, [r7, #22]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	75bb      	strb	r3, [r7, #22]

                if (bitpos >= 64 || !valid_extension)
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	2b3f      	cmp	r3, #63	; 0x3f
 8002ff6:	d805      	bhi.n	8003004 <pb_decode_varint32_eof+0xc0>
 8002ff8:	7dbb      	ldrb	r3, [r7, #22]
 8002ffa:	f083 0301 	eor.w	r3, r3, #1
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	d037      	beq.n	8003074 <pb_decode_varint32_eof+0x130>
                {
                    PB_RETURN_ERROR(stream, "varint overflow");
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d002      	beq.n	8003012 <pb_decode_varint32_eof+0xce>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	e000      	b.n	8003014 <pb_decode_varint32_eof+0xd0>
 8003012:	4b20      	ldr	r3, [pc, #128]	; (8003094 <pb_decode_varint32_eof+0x150>)
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	60d3      	str	r3, [r2, #12]
 8003018:	2300      	movs	r3, #0
 800301a:	e036      	b.n	800308a <pb_decode_varint32_eof+0x146>
                }
            }
            else if (bitpos == 28)
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2b1c      	cmp	r3, #28
 8003020:	d11f      	bne.n	8003062 <pb_decode_varint32_eof+0x11e>
            {
                if ((byte & 0x70) != 0 && (byte & 0x78) != 0x78)
 8003022:	7d7b      	ldrb	r3, [r7, #21]
 8003024:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003028:	2b00      	cmp	r3, #0
 800302a:	d010      	beq.n	800304e <pb_decode_varint32_eof+0x10a>
 800302c:	7d7b      	ldrb	r3, [r7, #21]
 800302e:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8003032:	2b78      	cmp	r3, #120	; 0x78
 8003034:	d00b      	beq.n	800304e <pb_decode_varint32_eof+0x10a>
                {
                    PB_RETURN_ERROR(stream, "varint overflow");
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d002      	beq.n	8003044 <pb_decode_varint32_eof+0x100>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	e000      	b.n	8003046 <pb_decode_varint32_eof+0x102>
 8003044:	4b13      	ldr	r3, [pc, #76]	; (8003094 <pb_decode_varint32_eof+0x150>)
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	60d3      	str	r3, [r2, #12]
 800304a:	2300      	movs	r3, #0
 800304c:	e01d      	b.n	800308a <pb_decode_varint32_eof+0x146>
                }
                result |= (uint32_t)(byte & 0x0F) << bitpos;
 800304e:	7d7b      	ldrb	r3, [r7, #21]
 8003050:	f003 020f 	and.w	r2, r3, #15
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	69fa      	ldr	r2, [r7, #28]
 800305c:	4313      	orrs	r3, r2
 800305e:	61fb      	str	r3, [r7, #28]
 8003060:	e008      	b.n	8003074 <pb_decode_varint32_eof+0x130>
            }
            else
            {
                result |= (uint32_t)(byte & 0x7F) << bitpos;
 8003062:	7d7b      	ldrb	r3, [r7, #21]
 8003064:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	4313      	orrs	r3, r2
 8003072:	61fb      	str	r3, [r7, #28]
            }
            bitpos = (uint_fast8_t)(bitpos + 7);
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	3307      	adds	r3, #7
 8003078:	61bb      	str	r3, [r7, #24]
        } while (byte & 0x80);
 800307a:	7d7b      	ldrb	r3, [r7, #21]
 800307c:	b25b      	sxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	db8b      	blt.n	8002f9a <pb_decode_varint32_eof+0x56>
   }
   
   *dest = result;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	69fa      	ldr	r2, [r7, #28]
 8003086:	601a      	str	r2, [r3, #0]
   return true;
 8003088:	2301      	movs	r3, #1
}
 800308a:	4618      	mov	r0, r3
 800308c:	3720      	adds	r7, #32
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	080098e0 	.word	0x080098e0

08003098 <pb_decode_varint32>:

bool checkreturn pb_decode_varint32(pb_istream_t *stream, uint32_t *dest)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
    return pb_decode_varint32_eof(stream, dest, NULL);
 80030a2:	2200      	movs	r2, #0
 80030a4:	6839      	ldr	r1, [r7, #0]
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7ff ff4c 	bl	8002f44 <pb_decode_varint32_eof>
 80030ac:	4603      	mov	r3, r0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <pb_decode_varint>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_decode_varint(pb_istream_t *stream, uint64_t *dest)
{
 80030b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030bc:	b08a      	sub	sp, #40	; 0x28
 80030be:	af00      	add	r7, sp, #0
 80030c0:	60f8      	str	r0, [r7, #12]
 80030c2:	60b9      	str	r1, [r7, #8]
    pb_byte_t byte;
    uint_fast8_t bitpos = 0;
 80030c4:	2300      	movs	r3, #0
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
    uint64_t result = 0;
 80030c8:	f04f 0200 	mov.w	r2, #0
 80030cc:	f04f 0300 	mov.w	r3, #0
 80030d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    
    do
    {
        if (!pb_readbyte(stream, &byte))
 80030d4:	f107 0317 	add.w	r3, r7, #23
 80030d8:	4619      	mov	r1, r3
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f7ff fed8 	bl	8002e90 <pb_readbyte>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f083 0301 	eor.w	r3, r3, #1
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <pb_decode_varint+0x38>
            return false;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e041      	b.n	8003174 <pb_decode_varint+0xbc>

        if (bitpos >= 63 && (byte & 0xFE) != 0)
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	2b3e      	cmp	r3, #62	; 0x3e
 80030f4:	d910      	bls.n	8003118 <pb_decode_varint+0x60>
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
 80030f8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <pb_decode_varint+0x60>
            PB_RETURN_ERROR(stream, "varint overflow");
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d002      	beq.n	800310e <pb_decode_varint+0x56>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	e000      	b.n	8003110 <pb_decode_varint+0x58>
 800310e:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <pb_decode_varint+0xc8>)
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	60d3      	str	r3, [r2, #12]
 8003114:	2300      	movs	r3, #0
 8003116:	e02d      	b.n	8003174 <pb_decode_varint+0xbc>

        result |= (uint64_t)(byte & 0x7F) << bitpos;
 8003118:	7dfb      	ldrb	r3, [r7, #23]
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2200      	movs	r2, #0
 800311e:	603b      	str	r3, [r7, #0]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	f003 087f 	and.w	r8, r3, #127	; 0x7f
 8003128:	f04f 0900 	mov.w	r9, #0
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	f1a3 0120 	sub.w	r1, r3, #32
 8003132:	f1c3 0220 	rsb	r2, r3, #32
 8003136:	fa09 f503 	lsl.w	r5, r9, r3
 800313a:	fa08 f101 	lsl.w	r1, r8, r1
 800313e:	430d      	orrs	r5, r1
 8003140:	fa28 f202 	lsr.w	r2, r8, r2
 8003144:	4315      	orrs	r5, r2
 8003146:	fa08 f403 	lsl.w	r4, r8, r3
 800314a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800314e:	ea42 0a04 	orr.w	sl, r2, r4
 8003152:	ea43 0b05 	orr.w	fp, r3, r5
 8003156:	e9c7 ab06 	strd	sl, fp, [r7, #24]
        bitpos = (uint_fast8_t)(bitpos + 7);
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	3307      	adds	r3, #7
 800315e:	627b      	str	r3, [r7, #36]	; 0x24
    } while (byte & 0x80);
 8003160:	7dfb      	ldrb	r3, [r7, #23]
 8003162:	b25b      	sxtb	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	dbb5      	blt.n	80030d4 <pb_decode_varint+0x1c>
    
    *dest = result;
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800316e:	e9c1 2300 	strd	r2, r3, [r1]
    return true;
 8003172:	2301      	movs	r3, #1
}
 8003174:	4618      	mov	r0, r3
 8003176:	3728      	adds	r7, #40	; 0x28
 8003178:	46bd      	mov	sp, r7
 800317a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800317e:	bf00      	nop
 8003180:	080098e0 	.word	0x080098e0

08003184 <pb_skip_varint>:
#endif

bool checkreturn pb_skip_varint(pb_istream_t *stream)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
    pb_byte_t byte;
    do
    {
        if (!pb_read(stream, &byte, 1))
 800318c:	f107 030f 	add.w	r3, r7, #15
 8003190:	2201      	movs	r2, #1
 8003192:	4619      	mov	r1, r3
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff fe05 	bl	8002da4 <pb_read>
 800319a:	4603      	mov	r3, r0
 800319c:	f083 0301 	eor.w	r3, r3, #1
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <pb_skip_varint+0x26>
            return false;
 80031a6:	2300      	movs	r3, #0
 80031a8:	e004      	b.n	80031b4 <pb_skip_varint+0x30>
    } while (byte & 0x80);
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	b25b      	sxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	dbec      	blt.n	800318c <pb_skip_varint+0x8>
    return true;
 80031b2:	2301      	movs	r3, #1
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <pb_skip_string>:

bool checkreturn pb_skip_string(pb_istream_t *stream)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
    uint32_t length;
    if (!pb_decode_varint32(stream, &length))
 80031c4:	f107 030c 	add.w	r3, r7, #12
 80031c8:	4619      	mov	r1, r3
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff ff64 	bl	8003098 <pb_decode_varint32>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f083 0301 	eor.w	r3, r3, #1
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <pb_skip_string+0x24>
        return false;
 80031dc:	2300      	movs	r3, #0
 80031de:	e006      	b.n	80031ee <pb_skip_string+0x32>
    if ((size_t)length != length)
    {
        PB_RETURN_ERROR(stream, "size too large");
    }

    return pb_read(stream, NULL, (size_t)length);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	461a      	mov	r2, r3
 80031e4:	2100      	movs	r1, #0
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff fddc 	bl	8002da4 <pb_read>
 80031ec:	4603      	mov	r3, r0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <pb_decode_tag>:

bool checkreturn pb_decode_tag(pb_istream_t *stream, pb_wire_type_t *wire_type, uint32_t *tag, bool *eof)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b086      	sub	sp, #24
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	60f8      	str	r0, [r7, #12]
 80031fe:	60b9      	str	r1, [r7, #8]
 8003200:	607a      	str	r2, [r7, #4]
 8003202:	603b      	str	r3, [r7, #0]
    uint32_t temp;
    *eof = false;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	701a      	strb	r2, [r3, #0]
    *wire_type = (pb_wire_type_t) 0;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	2200      	movs	r2, #0
 800320e:	701a      	strb	r2, [r3, #0]
    *tag = 0;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
    
    if (!pb_decode_varint32_eof(stream, &temp, eof))
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	4619      	mov	r1, r3
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f7ff fe90 	bl	8002f44 <pb_decode_varint32_eof>
 8003224:	4603      	mov	r3, r0
 8003226:	f083 0301 	eor.w	r3, r3, #1
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <pb_decode_tag+0x3e>
    {
        return false;
 8003230:	2300      	movs	r3, #0
 8003232:	e00b      	b.n	800324c <pb_decode_tag+0x56>
    }
    
    *tag = temp >> 3;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	601a      	str	r2, [r3, #0]
    *wire_type = (pb_wire_type_t)(temp & 7);
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	b2db      	uxtb	r3, r3
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	b2da      	uxtb	r2, r3
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	701a      	strb	r2, [r3, #0]
    return true;
 800324a:	2301      	movs	r3, #1
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <pb_skip_field>:

bool checkreturn pb_skip_field(pb_istream_t *stream, pb_wire_type_t wire_type)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	460b      	mov	r3, r1
 800325e:	70fb      	strb	r3, [r7, #3]
    switch (wire_type)
 8003260:	78fb      	ldrb	r3, [r7, #3]
 8003262:	2b05      	cmp	r3, #5
 8003264:	d826      	bhi.n	80032b4 <pb_skip_field+0x60>
 8003266:	a201      	add	r2, pc, #4	; (adr r2, 800326c <pb_skip_field+0x18>)
 8003268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326c:	08003285 	.word	0x08003285
 8003270:	0800328f 	.word	0x0800328f
 8003274:	0800329d 	.word	0x0800329d
 8003278:	080032b5 	.word	0x080032b5
 800327c:	080032b5 	.word	0x080032b5
 8003280:	080032a7 	.word	0x080032a7
    {
        case PB_WT_VARINT: return pb_skip_varint(stream);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff7d 	bl	8003184 <pb_skip_varint>
 800328a:	4603      	mov	r3, r0
 800328c:	e01d      	b.n	80032ca <pb_skip_field+0x76>
        case PB_WT_64BIT: return pb_read(stream, NULL, 8);
 800328e:	2208      	movs	r2, #8
 8003290:	2100      	movs	r1, #0
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff fd86 	bl	8002da4 <pb_read>
 8003298:	4603      	mov	r3, r0
 800329a:	e016      	b.n	80032ca <pb_skip_field+0x76>
        case PB_WT_STRING: return pb_skip_string(stream);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff ff8d 	bl	80031bc <pb_skip_string>
 80032a2:	4603      	mov	r3, r0
 80032a4:	e011      	b.n	80032ca <pb_skip_field+0x76>
        case PB_WT_32BIT: return pb_read(stream, NULL, 4);
 80032a6:	2204      	movs	r2, #4
 80032a8:	2100      	movs	r1, #0
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff fd7a 	bl	8002da4 <pb_read>
 80032b0:	4603      	mov	r3, r0
 80032b2:	e00a      	b.n	80032ca <pb_skip_field+0x76>
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d002      	beq.n	80032c2 <pb_skip_field+0x6e>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	e000      	b.n	80032c4 <pb_skip_field+0x70>
 80032c2:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <pb_skip_field+0x80>)
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	60d3      	str	r3, [r2, #12]
 80032c8:	2300      	movs	r3, #0
    }
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	080098f0 	.word	0x080098f0

080032d8 <read_raw_value>:

/* Read a raw value to buffer, for the purpose of passing it to callback as
 * a substream. Size is maximum size on call, and actual size on return.
 */
static bool checkreturn read_raw_value(pb_istream_t *stream, pb_wire_type_t wire_type, pb_byte_t *buf, size_t *size)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	607a      	str	r2, [r7, #4]
 80032e2:	603b      	str	r3, [r7, #0]
 80032e4:	460b      	mov	r3, r1
 80032e6:	72fb      	strb	r3, [r7, #11]
    size_t max_size = *size;
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	617b      	str	r3, [r7, #20]
    switch (wire_type)
 80032ee:	7afb      	ldrb	r3, [r7, #11]
 80032f0:	2b05      	cmp	r3, #5
 80032f2:	d03f      	beq.n	8003374 <read_raw_value+0x9c>
 80032f4:	2b05      	cmp	r3, #5
 80032f6:	dc47      	bgt.n	8003388 <read_raw_value+0xb0>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d002      	beq.n	8003302 <read_raw_value+0x2a>
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d02f      	beq.n	8003360 <read_raw_value+0x88>
 8003300:	e042      	b.n	8003388 <read_raw_value+0xb0>
    {
        case PB_WT_VARINT:
            *size = 0;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
            do
            {
                (*size)++;
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	1c5a      	adds	r2, r3, #1
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	601a      	str	r2, [r3, #0]
                if (*size > max_size)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	429a      	cmp	r2, r3
 800331a:	d20b      	bcs.n	8003334 <read_raw_value+0x5c>
                    PB_RETURN_ERROR(stream, "varint overflow");
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <read_raw_value+0x52>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	e000      	b.n	800332c <read_raw_value+0x54>
 800332a:	4b1f      	ldr	r3, [pc, #124]	; (80033a8 <read_raw_value+0xd0>)
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	60d3      	str	r3, [r2, #12]
 8003330:	2300      	movs	r3, #0
 8003332:	e034      	b.n	800339e <read_raw_value+0xc6>

                if (!pb_read(stream, buf, 1))
 8003334:	2201      	movs	r2, #1
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fd33 	bl	8002da4 <pb_read>
 800333e:	4603      	mov	r3, r0
 8003340:	f083 0301 	eor.w	r3, r3, #1
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <read_raw_value+0x76>
                    return false;
 800334a:	2300      	movs	r3, #0
 800334c:	e027      	b.n	800339e <read_raw_value+0xc6>
            } while (*buf++ & 0x80);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	b25b      	sxtb	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	dbd5      	blt.n	8003308 <read_raw_value+0x30>
            return true;
 800335c:	2301      	movs	r3, #1
 800335e:	e01e      	b.n	800339e <read_raw_value+0xc6>
            
        case PB_WT_64BIT:
            *size = 8;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	2208      	movs	r2, #8
 8003364:	601a      	str	r2, [r3, #0]
            return pb_read(stream, buf, 8);
 8003366:	2208      	movs	r2, #8
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f7ff fd1a 	bl	8002da4 <pb_read>
 8003370:	4603      	mov	r3, r0
 8003372:	e014      	b.n	800339e <read_raw_value+0xc6>
        
        case PB_WT_32BIT:
            *size = 4;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	2204      	movs	r2, #4
 8003378:	601a      	str	r2, [r3, #0]
            return pb_read(stream, buf, 4);
 800337a:	2204      	movs	r2, #4
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f7ff fd10 	bl	8002da4 <pb_read>
 8003384:	4603      	mov	r3, r0
 8003386:	e00a      	b.n	800339e <read_raw_value+0xc6>
            /* Calling read_raw_value with a PB_WT_STRING is an error.
             * Explicitly handle this case and fallthrough to default to avoid
             * compiler warnings.
             */

        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <read_raw_value+0xbe>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	e000      	b.n	8003398 <read_raw_value+0xc0>
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <read_raw_value+0xd4>)
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	60d3      	str	r3, [r2, #12]
 800339c:	2300      	movs	r3, #0
    }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	080098e0 	.word	0x080098e0
 80033ac:	080098f0 	.word	0x080098f0

080033b0 <pb_make_string_substream>:

/* Decode string length from stream and return a substream with limited length.
 * Remember to close the substream using pb_close_string_substream().
 */
bool checkreturn pb_make_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
    uint32_t size;
    if (!pb_decode_varint32(stream, &size))
 80033ba:	f107 030c 	add.w	r3, r7, #12
 80033be:	4619      	mov	r1, r3
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff fe69 	bl	8003098 <pb_decode_varint32>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f083 0301 	eor.w	r3, r3, #1
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <pb_make_string_substream+0x26>
        return false;
 80033d2:	2300      	movs	r3, #0
 80033d4:	e020      	b.n	8003418 <pb_make_string_substream+0x68>
    
    *substream = *stream;
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4614      	mov	r4, r2
 80033dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d20b      	bcs.n	8003404 <pb_make_string_substream+0x54>
        PB_RETURN_ERROR(stream, "parent stream too short");
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <pb_make_string_substream+0x4a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	e000      	b.n	80033fc <pb_make_string_substream+0x4c>
 80033fa:	4b09      	ldr	r3, [pc, #36]	; (8003420 <pb_make_string_substream+0x70>)
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	60d3      	str	r3, [r2, #12]
 8003400:	2300      	movs	r3, #0
 8003402:	e009      	b.n	8003418 <pb_make_string_substream+0x68>
    
    substream->bytes_left = (size_t)size;
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	609a      	str	r2, [r3, #8]
    stream->bytes_left -= (size_t)size;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad2      	subs	r2, r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	609a      	str	r2, [r3, #8]
    return true;
 8003416:	2301      	movs	r3, #1
}
 8003418:	4618      	mov	r0, r3
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	bd90      	pop	{r4, r7, pc}
 8003420:	08009904 	.word	0x08009904

08003424 <pb_close_string_substream>:

bool checkreturn pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
    if (substream->bytes_left) {
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00e      	beq.n	8003454 <pb_close_string_substream+0x30>
        if (!pb_read(substream, NULL, substream->bytes_left))
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	461a      	mov	r2, r3
 800343c:	2100      	movs	r1, #0
 800343e:	6838      	ldr	r0, [r7, #0]
 8003440:	f7ff fcb0 	bl	8002da4 <pb_read>
 8003444:	4603      	mov	r3, r0
 8003446:	f083 0301 	eor.w	r3, r3, #1
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <pb_close_string_substream+0x30>
            return false;
 8003450:	2300      	movs	r3, #0
 8003452:	e008      	b.n	8003466 <pb_close_string_substream+0x42>
    }

    stream->state = substream->state;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	605a      	str	r2, [r3, #4]

#ifndef PB_NO_ERRMSG
    stream->errmsg = substream->errmsg;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68da      	ldr	r2, [r3, #12]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	60da      	str	r2, [r3, #12]
#endif
    return true;
 8003464:	2301      	movs	r3, #1
}
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <decode_basic_field>:
/*************************
 * Decode a single field *
 *************************/

static bool checkreturn decode_basic_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	460b      	mov	r3, r1
 800347a:	607a      	str	r2, [r7, #4]
 800347c:	72fb      	strb	r3, [r7, #11]
    switch (PB_LTYPE(field->type))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7d9b      	ldrb	r3, [r3, #22]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	2b0b      	cmp	r3, #11
 8003488:	f200 80d4 	bhi.w	8003634 <decode_basic_field+0x1c4>
 800348c:	a201      	add	r2, pc, #4	; (adr r2, 8003494 <decode_basic_field+0x24>)
 800348e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003492:	bf00      	nop
 8003494:	080034c5 	.word	0x080034c5
 8003498:	080034f5 	.word	0x080034f5
 800349c:	080034f5 	.word	0x080034f5
 80034a0:	080034f5 	.word	0x080034f5
 80034a4:	08003525 	.word	0x08003525
 80034a8:	08003559 	.word	0x08003559
 80034ac:	0800358d 	.word	0x0800358d
 80034b0:	080035b7 	.word	0x080035b7
 80034b4:	080035e1 	.word	0x080035e1
 80034b8:	080035e1 	.word	0x080035e1
 80034bc:	08003635 	.word	0x08003635
 80034c0:	0800360b 	.word	0x0800360b
    {
        case PB_LTYPE_BOOL:
            if (wire_type != PB_WT_VARINT && wire_type != PB_WT_PACKED)
 80034c4:	7afb      	ldrb	r3, [r7, #11]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00e      	beq.n	80034e8 <decode_basic_field+0x78>
 80034ca:	7afb      	ldrb	r3, [r7, #11]
 80034cc:	2bff      	cmp	r3, #255	; 0xff
 80034ce:	d00b      	beq.n	80034e8 <decode_basic_field+0x78>
                PB_RETURN_ERROR(stream, "wrong wire type");
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <decode_basic_field+0x6e>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	e000      	b.n	80034e0 <decode_basic_field+0x70>
 80034de:	4b5d      	ldr	r3, [pc, #372]	; (8003654 <decode_basic_field+0x1e4>)
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	60d3      	str	r3, [r2, #12]
 80034e4:	2300      	movs	r3, #0
 80034e6:	e0b0      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_bool(stream, field);
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fef6 	bl	80042dc <pb_dec_bool>
 80034f0:	4603      	mov	r3, r0
 80034f2:	e0aa      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            if (wire_type != PB_WT_VARINT && wire_type != PB_WT_PACKED)
 80034f4:	7afb      	ldrb	r3, [r7, #11]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00e      	beq.n	8003518 <decode_basic_field+0xa8>
 80034fa:	7afb      	ldrb	r3, [r7, #11]
 80034fc:	2bff      	cmp	r3, #255	; 0xff
 80034fe:	d00b      	beq.n	8003518 <decode_basic_field+0xa8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d002      	beq.n	800350e <decode_basic_field+0x9e>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	e000      	b.n	8003510 <decode_basic_field+0xa0>
 800350e:	4b51      	ldr	r3, [pc, #324]	; (8003654 <decode_basic_field+0x1e4>)
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	60d3      	str	r3, [r2, #12]
 8003514:	2300      	movs	r3, #0
 8003516:	e098      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_varint(stream, field);
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 feee 	bl	80042fc <pb_dec_varint>
 8003520:	4603      	mov	r3, r0
 8003522:	e092      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED32:
            if (wire_type != PB_WT_32BIT && wire_type != PB_WT_PACKED)
 8003524:	7afb      	ldrb	r3, [r7, #11]
 8003526:	2b05      	cmp	r3, #5
 8003528:	d00e      	beq.n	8003548 <decode_basic_field+0xd8>
 800352a:	7afb      	ldrb	r3, [r7, #11]
 800352c:	2bff      	cmp	r3, #255	; 0xff
 800352e:	d00b      	beq.n	8003548 <decode_basic_field+0xd8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d002      	beq.n	800353e <decode_basic_field+0xce>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	e000      	b.n	8003540 <decode_basic_field+0xd0>
 800353e:	4b45      	ldr	r3, [pc, #276]	; (8003654 <decode_basic_field+0x1e4>)
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	60d3      	str	r3, [r2, #12]
 8003544:	2300      	movs	r3, #0
 8003546:	e080      	b.n	800364a <decode_basic_field+0x1da>

            return pb_decode_fixed32(stream, field->pData);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	4619      	mov	r1, r3
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 fe8a 	bl	8004268 <pb_decode_fixed32>
 8003554:	4603      	mov	r3, r0
 8003556:	e078      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED64:
            if (wire_type != PB_WT_64BIT && wire_type != PB_WT_PACKED)
 8003558:	7afb      	ldrb	r3, [r7, #11]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d00e      	beq.n	800357c <decode_basic_field+0x10c>
 800355e:	7afb      	ldrb	r3, [r7, #11]
 8003560:	2bff      	cmp	r3, #255	; 0xff
 8003562:	d00b      	beq.n	800357c <decode_basic_field+0x10c>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d002      	beq.n	8003572 <decode_basic_field+0x102>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	e000      	b.n	8003574 <decode_basic_field+0x104>
 8003572:	4b38      	ldr	r3, [pc, #224]	; (8003654 <decode_basic_field+0x1e4>)
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	60d3      	str	r3, [r2, #12]
 8003578:	2300      	movs	r3, #0
 800357a:	e066      	b.n	800364a <decode_basic_field+0x1da>
#endif

#ifdef PB_WITHOUT_64BIT
            PB_RETURN_ERROR(stream, "invalid data_size");
#else
            return pb_decode_fixed64(stream, field->pData);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	69db      	ldr	r3, [r3, #28]
 8003580:	4619      	mov	r1, r3
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 fe8c 	bl	80042a0 <pb_decode_fixed64>
 8003588:	4603      	mov	r3, r0
 800358a:	e05e      	b.n	800364a <decode_basic_field+0x1da>
#endif

        case PB_LTYPE_BYTES:
            if (wire_type != PB_WT_STRING)
 800358c:	7afb      	ldrb	r3, [r7, #11]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d00b      	beq.n	80035aa <decode_basic_field+0x13a>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <decode_basic_field+0x130>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	e000      	b.n	80035a2 <decode_basic_field+0x132>
 80035a0:	4b2c      	ldr	r3, [pc, #176]	; (8003654 <decode_basic_field+0x1e4>)
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	60d3      	str	r3, [r2, #12]
 80035a6:	2300      	movs	r3, #0
 80035a8:	e04f      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_bytes(stream, field);
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 ffd1 	bl	8004554 <pb_dec_bytes>
 80035b2:	4603      	mov	r3, r0
 80035b4:	e049      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_STRING:
            if (wire_type != PB_WT_STRING)
 80035b6:	7afb      	ldrb	r3, [r7, #11]
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d00b      	beq.n	80035d4 <decode_basic_field+0x164>
                PB_RETURN_ERROR(stream, "wrong wire type");
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <decode_basic_field+0x15a>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	e000      	b.n	80035cc <decode_basic_field+0x15c>
 80035ca:	4b22      	ldr	r3, [pc, #136]	; (8003654 <decode_basic_field+0x1e4>)
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	60d3      	str	r3, [r2, #12]
 80035d0:	2300      	movs	r3, #0
 80035d2:	e03a      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_string(stream, field);
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f001 f830 	bl	800463c <pb_dec_string>
 80035dc:	4603      	mov	r3, r0
 80035de:	e034      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            if (wire_type != PB_WT_STRING)
 80035e0:	7afb      	ldrb	r3, [r7, #11]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d00b      	beq.n	80035fe <decode_basic_field+0x18e>
                PB_RETURN_ERROR(stream, "wrong wire type");
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <decode_basic_field+0x184>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	e000      	b.n	80035f6 <decode_basic_field+0x186>
 80035f4:	4b17      	ldr	r3, [pc, #92]	; (8003654 <decode_basic_field+0x1e4>)
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	60d3      	str	r3, [r2, #12]
 80035fa:	2300      	movs	r3, #0
 80035fc:	e025      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_submessage(stream, field);
 80035fe:	6879      	ldr	r1, [r7, #4]
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f001 f897 	bl	8004734 <pb_dec_submessage>
 8003606:	4603      	mov	r3, r0
 8003608:	e01f      	b.n	800364a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            if (wire_type != PB_WT_STRING)
 800360a:	7afb      	ldrb	r3, [r7, #11]
 800360c:	2b02      	cmp	r3, #2
 800360e:	d00b      	beq.n	8003628 <decode_basic_field+0x1b8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <decode_basic_field+0x1ae>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	e000      	b.n	8003620 <decode_basic_field+0x1b0>
 800361e:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <decode_basic_field+0x1e4>)
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	60d3      	str	r3, [r2, #12]
 8003624:	2300      	movs	r3, #0
 8003626:	e010      	b.n	800364a <decode_basic_field+0x1da>

            return pb_dec_fixed_length_bytes(stream, field);
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f001 f90c 	bl	8004848 <pb_dec_fixed_length_bytes>
 8003630:	4603      	mov	r3, r0
 8003632:	e00a      	b.n	800364a <decode_basic_field+0x1da>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <decode_basic_field+0x1d2>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	e000      	b.n	8003644 <decode_basic_field+0x1d4>
 8003642:	4b05      	ldr	r3, [pc, #20]	; (8003658 <decode_basic_field+0x1e8>)
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	60d3      	str	r3, [r2, #12]
 8003648:	2300      	movs	r3, #0
    }
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	0800991c 	.word	0x0800991c
 8003658:	0800992c 	.word	0x0800992c

0800365c <decode_static_field>:

static bool checkreturn decode_static_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b096      	sub	sp, #88	; 0x58
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	460b      	mov	r3, r1
 8003666:	607a      	str	r2, [r7, #4]
 8003668:	72fb      	strb	r3, [r7, #11]
    switch (PB_HTYPE(field->type))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	7d9b      	ldrb	r3, [r3, #22]
 800366e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003672:	2b30      	cmp	r3, #48	; 0x30
 8003674:	f000 80c2 	beq.w	80037fc <decode_static_field+0x1a0>
 8003678:	2b30      	cmp	r3, #48	; 0x30
 800367a:	f200 811a 	bhi.w	80038b2 <decode_static_field+0x256>
 800367e:	2b20      	cmp	r3, #32
 8003680:	d01f      	beq.n	80036c2 <decode_static_field+0x66>
 8003682:	2b20      	cmp	r3, #32
 8003684:	f200 8115 	bhi.w	80038b2 <decode_static_field+0x256>
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <decode_static_field+0x36>
 800368c:	2b10      	cmp	r3, #16
 800368e:	d008      	beq.n	80036a2 <decode_static_field+0x46>
 8003690:	e10f      	b.n	80038b2 <decode_static_field+0x256>
    {
        case PB_HTYPE_REQUIRED:
            return decode_basic_field(stream, wire_type, field);
 8003692:	7afb      	ldrb	r3, [r7, #11]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	4619      	mov	r1, r3
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff fee9 	bl	8003470 <decode_basic_field>
 800369e:	4603      	mov	r3, r0
 80036a0:	e112      	b.n	80038c8 <decode_static_field+0x26c>
            
        case PB_HTYPE_OPTIONAL:
            if (field->pSize != NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <decode_static_field+0x56>
                *(bool*)field->pSize = true;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	2201      	movs	r2, #1
 80036b0:	701a      	strb	r2, [r3, #0]
            return decode_basic_field(stream, wire_type, field);
 80036b2:	7afb      	ldrb	r3, [r7, #11]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	4619      	mov	r1, r3
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7ff fed9 	bl	8003470 <decode_basic_field>
 80036be:	4603      	mov	r3, r0
 80036c0:	e102      	b.n	80038c8 <decode_static_field+0x26c>
    
        case PB_HTYPE_REPEATED:
            if (wire_type == PB_WT_STRING
 80036c2:	7afb      	ldrb	r3, [r7, #11]
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d16c      	bne.n	80037a2 <decode_static_field+0x146>
                && PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7d9b      	ldrb	r3, [r3, #22]
 80036cc:	f003 030f 	and.w	r3, r3, #15
 80036d0:	2b05      	cmp	r3, #5
 80036d2:	d866      	bhi.n	80037a2 <decode_static_field+0x146>
            {
                /* Packed array */
                bool status = true;
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                pb_istream_t substream;
                pb_size_t *size = (pb_size_t*)field->pSize;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	653b      	str	r3, [r7, #80]	; 0x50
                field->pData = (char*)field->pField + field->data_size * (*size);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	8a52      	ldrh	r2, [r2, #18]
 80036e8:	4611      	mov	r1, r2
 80036ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80036ec:	8812      	ldrh	r2, [r2, #0]
 80036ee:	fb01 f202 	mul.w	r2, r1, r2
 80036f2:	441a      	add	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	61da      	str	r2, [r3, #28]

                if (!pb_make_string_substream(stream, &substream))
 80036f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80036fc:	4619      	mov	r1, r3
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f7ff fe56 	bl	80033b0 <pb_make_string_substream>
 8003704:	4603      	mov	r3, r0
 8003706:	f083 0301 	eor.w	r3, r3, #1
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d01f      	beq.n	8003750 <decode_static_field+0xf4>
                    return false;
 8003710:	2300      	movs	r3, #0
 8003712:	e0d9      	b.n	80038c8 <decode_static_field+0x26c>

                while (substream.bytes_left > 0 && *size < field->array_size)
                {
                    if (!decode_basic_field(&substream, PB_WT_PACKED, field))
 8003714:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	21ff      	movs	r1, #255	; 0xff
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fea7 	bl	8003470 <decode_basic_field>
 8003722:	4603      	mov	r3, r0
 8003724:	f083 0301 	eor.w	r3, r3, #1
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <decode_static_field+0xda>
                    {
                        status = false;
 800372e:	2300      	movs	r3, #0
 8003730:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                        break;
 8003734:	e015      	b.n	8003762 <decode_static_field+0x106>
                    }
                    (*size)++;
 8003736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	3301      	adds	r3, #1
 800373c:	b29a      	uxth	r2, r3
 800373e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003740:	801a      	strh	r2, [r3, #0]
                    field->pData = (char*)field->pData + field->data_size;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	8a52      	ldrh	r2, [r2, #18]
 800374a:	441a      	add	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	61da      	str	r2, [r3, #28]
                while (substream.bytes_left > 0 && *size < field->array_size)
 8003750:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <decode_static_field+0x106>
 8003756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003758:	881a      	ldrh	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8a9b      	ldrh	r3, [r3, #20]
 800375e:	429a      	cmp	r2, r3
 8003760:	d3d8      	bcc.n	8003714 <decode_static_field+0xb8>
                }

                if (substream.bytes_left != 0)
 8003762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00b      	beq.n	8003780 <decode_static_field+0x124>
                    PB_RETURN_ERROR(stream, "array overflow");
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <decode_static_field+0x11a>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	e000      	b.n	8003778 <decode_static_field+0x11c>
 8003776:	4b56      	ldr	r3, [pc, #344]	; (80038d0 <decode_static_field+0x274>)
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	60d3      	str	r3, [r2, #12]
 800377c:	2300      	movs	r3, #0
 800377e:	e0a3      	b.n	80038c8 <decode_static_field+0x26c>
                if (!pb_close_string_substream(stream, &substream))
 8003780:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003784:	4619      	mov	r1, r3
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f7ff fe4c 	bl	8003424 <pb_close_string_substream>
 800378c:	4603      	mov	r3, r0
 800378e:	f083 0301 	eor.w	r3, r3, #1
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <decode_static_field+0x140>
                    return false;
 8003798:	2300      	movs	r3, #0
 800379a:	e095      	b.n	80038c8 <decode_static_field+0x26c>

                return status;
 800379c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80037a0:	e092      	b.n	80038c8 <decode_static_field+0x26c>
            }
            else
            {
                /* Repeated field */
                pb_size_t *size = (pb_size_t*)field->pSize;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	64fb      	str	r3, [r7, #76]	; 0x4c
                field->pData = (char*)field->pField + field->data_size * (*size);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	8a52      	ldrh	r2, [r2, #18]
 80037b0:	4611      	mov	r1, r2
 80037b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037b4:	8812      	ldrh	r2, [r2, #0]
 80037b6:	fb01 f202 	mul.w	r2, r1, r2
 80037ba:	441a      	add	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	61da      	str	r2, [r3, #28]

                if ((*size)++ >= field->array_size)
 80037c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	b291      	uxth	r1, r2
 80037c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037ca:	8011      	strh	r1, [r2, #0]
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	8a92      	ldrh	r2, [r2, #20]
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d30b      	bcc.n	80037ec <decode_static_field+0x190>
                    PB_RETURN_ERROR(stream, "array overflow");
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <decode_static_field+0x186>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	e000      	b.n	80037e4 <decode_static_field+0x188>
 80037e2:	4b3b      	ldr	r3, [pc, #236]	; (80038d0 <decode_static_field+0x274>)
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	60d3      	str	r3, [r2, #12]
 80037e8:	2300      	movs	r3, #0
 80037ea:	e06d      	b.n	80038c8 <decode_static_field+0x26c>

                return decode_basic_field(stream, wire_type, field);
 80037ec:	7afb      	ldrb	r3, [r7, #11]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	4619      	mov	r1, r3
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f7ff fe3c 	bl	8003470 <decode_basic_field>
 80037f8:	4603      	mov	r3, r0
 80037fa:	e065      	b.n	80038c8 <decode_static_field+0x26c>
            }

        case PB_HTYPE_ONEOF:
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	7d9b      	ldrb	r3, [r3, #22]
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	2b08      	cmp	r3, #8
 8003806:	d005      	beq.n	8003814 <decode_static_field+0x1b8>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	7d9b      	ldrb	r3, [r3, #22]
 800380c:	f003 030f 	and.w	r3, r3, #15
 8003810:	2b09      	cmp	r3, #9
 8003812:	d141      	bne.n	8003898 <decode_static_field+0x23c>
                *(pb_size_t*)field->pSize != field->tag)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	881a      	ldrh	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	8a1b      	ldrh	r3, [r3, #16]
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 800381e:	429a      	cmp	r2, r3
 8003820:	d03a      	beq.n	8003898 <decode_static_field+0x23c>
                 * from some other union field.
                 * If callbacks are needed inside oneof field, use .proto
                 * option submsg_callback to have a separate callback function
                 * that can set the fields before submessage is decoded.
                 * pb_dec_submessage() will set any default values. */
                memset(field->pData, 0, (size_t)field->data_size);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69d8      	ldr	r0, [r3, #28]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	8a5b      	ldrh	r3, [r3, #18]
 800382a:	461a      	mov	r2, r3
 800382c:	2100      	movs	r1, #0
 800382e:	f005 fad1 	bl	8008dd4 <memset>

                /* Set default values for the submessage fields. */
                if (field->submsg_desc->default_value != NULL ||
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <decode_static_field+0x1f6>
                    field->submsg_desc->field_callback != NULL ||
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	68db      	ldr	r3, [r3, #12]
                if (field->submsg_desc->default_value != NULL ||
 8003842:	2b00      	cmp	r3, #0
 8003844:	d105      	bne.n	8003852 <decode_static_field+0x1f6>
                    field->submsg_desc->submsg_info[0] != NULL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
                    field->submsg_desc->field_callback != NULL ||
 800384e:	2b00      	cmp	r3, #0
 8003850:	d022      	beq.n	8003898 <decode_static_field+0x23c>
                {
                    pb_field_iter_t submsg_iter;
                    if (pb_field_iter_begin(&submsg_iter, field->submsg_desc, field->pData))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69da      	ldr	r2, [r3, #28]
 800385a:	f107 0314 	add.w	r3, r7, #20
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff f99d 	bl	8002b9e <pb_field_iter_begin>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d016      	beq.n	8003898 <decode_static_field+0x23c>
                    {
                        if (!pb_message_set_to_defaults(&submsg_iter))
 800386a:	f107 0314 	add.w	r3, r7, #20
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fa4d 	bl	8003d0e <pb_message_set_to_defaults>
 8003874:	4603      	mov	r3, r0
 8003876:	f083 0301 	eor.w	r3, r3, #1
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00b      	beq.n	8003898 <decode_static_field+0x23c>
                            PB_RETURN_ERROR(stream, "failed to set defaults");
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d002      	beq.n	800388e <decode_static_field+0x232>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	e000      	b.n	8003890 <decode_static_field+0x234>
 800388e:	4b11      	ldr	r3, [pc, #68]	; (80038d4 <decode_static_field+0x278>)
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	60d3      	str	r3, [r2, #12]
 8003894:	2300      	movs	r3, #0
 8003896:	e017      	b.n	80038c8 <decode_static_field+0x26c>
                    }
                }
            }
            *(pb_size_t*)field->pSize = field->tag;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	8a12      	ldrh	r2, [r2, #16]
 80038a0:	801a      	strh	r2, [r3, #0]

            return decode_basic_field(stream, wire_type, field);
 80038a2:	7afb      	ldrb	r3, [r7, #11]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	4619      	mov	r1, r3
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f7ff fde1 	bl	8003470 <decode_basic_field>
 80038ae:	4603      	mov	r3, r0
 80038b0:	e00a      	b.n	80038c8 <decode_static_field+0x26c>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <decode_static_field+0x264>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	e000      	b.n	80038c2 <decode_static_field+0x266>
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <decode_static_field+0x27c>)
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	60d3      	str	r3, [r2, #12]
 80038c6:	2300      	movs	r3, #0
    }
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3758      	adds	r7, #88	; 0x58
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	08009940 	.word	0x08009940
 80038d4:	08009950 	.word	0x08009950
 80038d8:	0800992c 	.word	0x0800992c

080038dc <decode_pointer_field>:
    }
}
#endif

static bool checkreturn decode_pointer_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	460b      	mov	r3, r1
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	72fb      	strb	r3, [r7, #11]
#ifndef PB_ENABLE_MALLOC
    PB_UNUSED(wire_type);
    PB_UNUSED(field);
    PB_RETURN_ERROR(stream, "no malloc support");
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <decode_pointer_field+0x1c>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	e000      	b.n	80038fa <decode_pointer_field+0x1e>
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <decode_pointer_field+0x30>)
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	60d3      	str	r3, [r2, #12]
 80038fe:	2300      	movs	r3, #0

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
    }
#endif
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	08009968 	.word	0x08009968

08003910 <decode_callback_field>:

static bool checkreturn decode_callback_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8003910:	b590      	push	{r4, r7, lr}
 8003912:	b097      	sub	sp, #92	; 0x5c
 8003914:	af00      	add	r7, sp, #0
 8003916:	61f8      	str	r0, [r7, #28]
 8003918:	460b      	mov	r3, r1
 800391a:	617a      	str	r2, [r7, #20]
 800391c:	76fb      	strb	r3, [r7, #27]
    if (!field->descriptor->field_callback)
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d106      	bne.n	8003936 <decode_callback_field+0x26>
        return pb_skip_field(stream, wire_type);
 8003928:	7efb      	ldrb	r3, [r7, #27]
 800392a:	4619      	mov	r1, r3
 800392c:	69f8      	ldr	r0, [r7, #28]
 800392e:	f7ff fc91 	bl	8003254 <pb_skip_field>
 8003932:	4603      	mov	r3, r0
 8003934:	e070      	b.n	8003a18 <decode_callback_field+0x108>

    if (wire_type == PB_WT_STRING)
 8003936:	7efb      	ldrb	r3, [r7, #27]
 8003938:	2b02      	cmp	r3, #2
 800393a:	d145      	bne.n	80039c8 <decode_callback_field+0xb8>
    {
        pb_istream_t substream;
        size_t prev_bytes_left;
        
        if (!pb_make_string_substream(stream, &substream))
 800393c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003940:	4619      	mov	r1, r3
 8003942:	69f8      	ldr	r0, [r7, #28]
 8003944:	f7ff fd34 	bl	80033b0 <pb_make_string_substream>
 8003948:	4603      	mov	r3, r0
 800394a:	f083 0301 	eor.w	r3, r3, #1
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <decode_callback_field+0x48>
            return false;
 8003954:	2300      	movs	r3, #0
 8003956:	e05f      	b.n	8003a18 <decode_callback_field+0x108>
        
        do
        {
            prev_bytes_left = substream.bytes_left;
 8003958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800395a:	657b      	str	r3, [r7, #84]	; 0x54
            if (!field->descriptor->field_callback(&substream, NULL, field))
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	2100      	movs	r1, #0
 800396a:	4798      	blx	r3
 800396c:	4603      	mov	r3, r0
 800396e:	f083 0301 	eor.w	r3, r3, #1
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	d010      	beq.n	800399a <decode_callback_field+0x8a>
            {
                PB_SET_ERROR(stream, substream.errmsg ? substream.errmsg : "callback failed");
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <decode_callback_field+0x76>
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	e005      	b.n	8003992 <decode_callback_field+0x82>
 8003986:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <decode_callback_field+0x80>
 800398c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800398e:	e000      	b.n	8003992 <decode_callback_field+0x82>
 8003990:	4b23      	ldr	r3, [pc, #140]	; (8003a20 <decode_callback_field+0x110>)
 8003992:	69fa      	ldr	r2, [r7, #28]
 8003994:	60d3      	str	r3, [r2, #12]
                return false;
 8003996:	2300      	movs	r3, #0
 8003998:	e03e      	b.n	8003a18 <decode_callback_field+0x108>
            }
        } while (substream.bytes_left > 0 && substream.bytes_left < prev_bytes_left);
 800399a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <decode_callback_field+0x98>
 80039a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d8d7      	bhi.n	8003958 <decode_callback_field+0x48>
        
        if (!pb_close_string_substream(stream, &substream))
 80039a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80039ac:	4619      	mov	r1, r3
 80039ae:	69f8      	ldr	r0, [r7, #28]
 80039b0:	f7ff fd38 	bl	8003424 <pb_close_string_substream>
 80039b4:	4603      	mov	r3, r0
 80039b6:	f083 0301 	eor.w	r3, r3, #1
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <decode_callback_field+0xb4>
            return false;
 80039c0:	2300      	movs	r3, #0
 80039c2:	e029      	b.n	8003a18 <decode_callback_field+0x108>

        return true;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e027      	b.n	8003a18 <decode_callback_field+0x108>
         * This is required so that we can limit the stream length,
         * which in turn allows to use same callback for packed and
         * not-packed fields. */
        pb_istream_t substream;
        pb_byte_t buffer[10];
        size_t size = sizeof(buffer);
 80039c8:	230a      	movs	r3, #10
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
        
        if (!read_raw_value(stream, wire_type, buffer, &size))
 80039cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039d0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039d4:	7ef9      	ldrb	r1, [r7, #27]
 80039d6:	69f8      	ldr	r0, [r7, #28]
 80039d8:	f7ff fc7e 	bl	80032d8 <read_raw_value>
 80039dc:	4603      	mov	r3, r0
 80039de:	f083 0301 	eor.w	r3, r3, #1
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <decode_callback_field+0xdc>
            return false;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e015      	b.n	8003a18 <decode_callback_field+0x108>
        substream = pb_istream_from_buffer(buffer, size);
 80039ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ee:	463b      	mov	r3, r7
 80039f0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff fa87 	bl	8002f08 <pb_istream_from_buffer>
 80039fa:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80039fe:	463b      	mov	r3, r7
 8003a00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        
        return field->descriptor->field_callback(&substream, NULL, field);
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	2100      	movs	r1, #0
 8003a14:	4798      	blx	r3
 8003a16:	4603      	mov	r3, r0
    }
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	375c      	adds	r7, #92	; 0x5c
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd90      	pop	{r4, r7, pc}
 8003a20:	0800997c 	.word	0x0800997c

08003a24 <decode_field>:

static bool checkreturn decode_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	607a      	str	r2, [r7, #4]
 8003a30:	72fb      	strb	r3, [r7, #11]
        if (!pb_release_union_field(stream, field))
            return false;
    }
#endif

    switch (PB_ATYPE(field->type))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	7d9b      	ldrb	r3, [r3, #22]
 8003a36:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003a3a:	2b80      	cmp	r3, #128	; 0x80
 8003a3c:	d00e      	beq.n	8003a5c <decode_field+0x38>
 8003a3e:	2b80      	cmp	r3, #128	; 0x80
 8003a40:	d81c      	bhi.n	8003a7c <decode_field+0x58>
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <decode_field+0x28>
 8003a46:	2b40      	cmp	r3, #64	; 0x40
 8003a48:	d010      	beq.n	8003a6c <decode_field+0x48>
 8003a4a:	e017      	b.n	8003a7c <decode_field+0x58>
    {
        case PB_ATYPE_STATIC:
            return decode_static_field(stream, wire_type, field);
 8003a4c:	7afb      	ldrb	r3, [r7, #11]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	4619      	mov	r1, r3
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f7ff fe02 	bl	800365c <decode_static_field>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	e01a      	b.n	8003a92 <decode_field+0x6e>
        
        case PB_ATYPE_POINTER:
            return decode_pointer_field(stream, wire_type, field);
 8003a5c:	7afb      	ldrb	r3, [r7, #11]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4619      	mov	r1, r3
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f7ff ff3a 	bl	80038dc <decode_pointer_field>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	e012      	b.n	8003a92 <decode_field+0x6e>
        
        case PB_ATYPE_CALLBACK:
            return decode_callback_field(stream, wire_type, field);
 8003a6c:	7afb      	ldrb	r3, [r7, #11]
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	4619      	mov	r1, r3
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f7ff ff4c 	bl	8003910 <decode_callback_field>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	e00a      	b.n	8003a92 <decode_field+0x6e>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <decode_field+0x66>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	e000      	b.n	8003a8c <decode_field+0x68>
 8003a8a:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <decode_field+0x78>)
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	60d3      	str	r3, [r2, #12]
 8003a90:	2300      	movs	r3, #0
    }
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	0800992c 	.word	0x0800992c

08003aa0 <default_extension_decoder>:
/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_decoder(pb_istream_t *stream,
    pb_extension_t *extension, uint32_t tag, pb_wire_type_t wire_type)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08e      	sub	sp, #56	; 0x38
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	70fb      	strb	r3, [r7, #3]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension(&iter, extension))
 8003aae:	f107 0310 	add.w	r3, r7, #16
 8003ab2:	68b9      	ldr	r1, [r7, #8]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff f88b 	bl	8002bd0 <pb_field_iter_begin_extension>
 8003aba:	4603      	mov	r3, r0
 8003abc:	f083 0301 	eor.w	r3, r3, #1
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <default_extension_decoder+0x3e>
        PB_RETURN_ERROR(stream, "invalid extension");
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <default_extension_decoder+0x34>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	e000      	b.n	8003ad6 <default_extension_decoder+0x36>
 8003ad4:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <default_extension_decoder+0x70>)
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	60d3      	str	r3, [r2, #12]
 8003ada:	2300      	movs	r3, #0
 8003adc:	e014      	b.n	8003b08 <default_extension_decoder+0x68>

    if (iter.tag != tag || !iter.message)
 8003ade:	8c3b      	ldrh	r3, [r7, #32]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d102      	bne.n	8003aee <default_extension_decoder+0x4e>
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <default_extension_decoder+0x52>
        return true;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e00a      	b.n	8003b08 <default_extension_decoder+0x68>

    extension->found = true;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2201      	movs	r2, #1
 8003af6:	731a      	strb	r2, [r3, #12]
    return decode_field(stream, wire_type, &iter);
 8003af8:	f107 0210 	add.w	r2, r7, #16
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	4619      	mov	r1, r3
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f7ff ff8f 	bl	8003a24 <decode_field>
 8003b06:	4603      	mov	r3, r0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3738      	adds	r7, #56	; 0x38
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	0800998c 	.word	0x0800998c

08003b14 <decode_extension>:

/* Try to decode an unknown field as an extension field. Tries each extension
 * decoder in turn, until one of them handles the field or loop ends. */
static bool checkreturn decode_extension(pb_istream_t *stream,
    uint32_t tag, pb_wire_type_t wire_type, pb_extension_t *extension)
{
 8003b14:	b590      	push	{r4, r7, lr}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	603b      	str	r3, [r7, #0]
 8003b20:	4613      	mov	r3, r2
 8003b22:	71fb      	strb	r3, [r7, #7]
    size_t pos = stream->bytes_left;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	613b      	str	r3, [r7, #16]
    
    while (extension != NULL && pos == stream->bytes_left)
 8003b2a:	e022      	b.n	8003b72 <decode_extension+0x5e>
    {
        bool status;
        if (extension->type->decode)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <decode_extension+0x38>
            status = extension->type->decode(stream, extension, tag, wire_type);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681c      	ldr	r4, [r3, #0]
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	6839      	ldr	r1, [r7, #0]
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	47a0      	blx	r4
 8003b46:	4603      	mov	r3, r0
 8003b48:	75fb      	strb	r3, [r7, #23]
 8003b4a:	e007      	b.n	8003b5c <decode_extension+0x48>
        else
            status = default_extension_decoder(stream, extension, tag, wire_type);
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	6839      	ldr	r1, [r7, #0]
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f7ff ffa4 	bl	8003aa0 <default_extension_decoder>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	75fb      	strb	r3, [r7, #23]

        if (!status)
 8003b5c:	7dfb      	ldrb	r3, [r7, #23]
 8003b5e:	f083 0301 	eor.w	r3, r3, #1
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <decode_extension+0x58>
            return false;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	e00b      	b.n	8003b84 <decode_extension+0x70>
        
        extension = extension->next;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	603b      	str	r3, [r7, #0]
    while (extension != NULL && pos == stream->bytes_left)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d004      	beq.n	8003b82 <decode_extension+0x6e>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d0d4      	beq.n	8003b2c <decode_extension+0x18>
    }
    
    return true;
 8003b82:	2301      	movs	r3, #1
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd90      	pop	{r4, r7, pc}

08003b8c <pb_field_set_to_default>:

/* Initialize message fields to default values, recursively */
static bool pb_field_set_to_default(pb_field_iter_t *field)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b08e      	sub	sp, #56	; 0x38
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
    pb_type_t type;
    type = field->type;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	7d9b      	ldrb	r3, [r3, #22]
 8003b98:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 8003b9c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	2b0a      	cmp	r3, #10
 8003ba6:	d124      	bne.n	8003bf2 <pb_field_set_to_default+0x66>
    {
        pb_extension_t *ext = *(pb_extension_t* const *)field->pData;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	637b      	str	r3, [r7, #52]	; 0x34
        while (ext != NULL)
 8003bb0:	e01b      	b.n	8003bea <pb_field_set_to_default+0x5e>
        {
            pb_field_iter_t ext_iter;
            if (pb_field_iter_begin_extension(&ext_iter, ext))
 8003bb2:	f107 0308 	add.w	r3, r7, #8
 8003bb6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff f809 	bl	8002bd0 <pb_field_iter_begin_extension>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00f      	beq.n	8003be4 <pb_field_set_to_default+0x58>
            {
                ext->found = false;
 8003bc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	731a      	strb	r2, [r3, #12]
                if (!pb_message_set_to_defaults(&ext_iter))
 8003bca:	f107 0308 	add.w	r3, r7, #8
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 f89d 	bl	8003d0e <pb_message_set_to_defaults>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f083 0301 	eor.w	r3, r3, #1
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <pb_field_set_to_default+0x58>
                    return false;
 8003be0:	2300      	movs	r3, #0
 8003be2:	e090      	b.n	8003d06 <pb_field_set_to_default+0x17a>
            }
            ext = ext->next;
 8003be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	637b      	str	r3, [r7, #52]	; 0x34
        while (ext != NULL)
 8003bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1e0      	bne.n	8003bb2 <pb_field_set_to_default+0x26>
 8003bf0:	e088      	b.n	8003d04 <pb_field_set_to_default+0x178>
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 8003bf2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003bf6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d166      	bne.n	8003ccc <pb_field_set_to_default+0x140>
    {
        bool init_data = true;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 8003c04:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003c08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c0c:	2b10      	cmp	r3, #16
 8003c0e:	d108      	bne.n	8003c22 <pb_field_set_to_default+0x96>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d004      	beq.n	8003c22 <pb_field_set_to_default+0x96>
        {
            /* Set has_field to false. Still initialize the optional field
             * itself also. */
            *(bool*)field->pSize = false;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	e012      	b.n	8003c48 <pb_field_set_to_default+0xbc>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003c22:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003c26:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	d005      	beq.n	8003c3a <pb_field_set_to_default+0xae>
                 PB_HTYPE(type) == PB_HTYPE_ONEOF)
 8003c2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003c32:	f003 0330 	and.w	r3, r3, #48	; 0x30
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003c36:	2b30      	cmp	r3, #48	; 0x30
 8003c38:	d106      	bne.n	8003c48 <pb_field_set_to_default+0xbc>
        {
            /* REPEATED: Set array count to 0, no need to initialize contents.
               ONEOF: Set which_field to 0. */
            *(pb_size_t*)field->pSize = 0;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	801a      	strh	r2, [r3, #0]
            init_data = false;
 8003c42:	2300      	movs	r3, #0
 8003c44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        }

        if (init_data)
 8003c48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d059      	beq.n	8003d04 <pb_field_set_to_default+0x178>
        {
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	7d9b      	ldrb	r3, [r3, #22]
 8003c54:	f003 030f 	and.w	r3, r3, #15
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d005      	beq.n	8003c68 <pb_field_set_to_default+0xdc>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	7d9b      	ldrb	r3, [r3, #22]
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	2b09      	cmp	r3, #9
 8003c66:	d128      	bne.n	8003cba <pb_field_set_to_default+0x12e>
                (field->submsg_desc->default_value != NULL ||
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	689b      	ldr	r3, [r3, #8]
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10a      	bne.n	8003c88 <pb_field_set_to_default+0xfc>
                 field->submsg_desc->field_callback != NULL ||
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c76:	68db      	ldr	r3, [r3, #12]
                (field->submsg_desc->default_value != NULL ||
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d105      	bne.n	8003c88 <pb_field_set_to_default+0xfc>
                 field->submsg_desc->submsg_info[0] != NULL))
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
                 field->submsg_desc->field_callback != NULL ||
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d018      	beq.n	8003cba <pb_field_set_to_default+0x12e>
            {
                /* Initialize submessage to defaults.
                 * Only needed if it has default values
                 * or callback/submessage fields. */
                pb_field_iter_t submsg_iter;
                if (pb_field_iter_begin(&submsg_iter, field->submsg_desc, field->pData))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69da      	ldr	r2, [r3, #28]
 8003c90:	f107 0308 	add.w	r3, r7, #8
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fe ff82 	bl	8002b9e <pb_field_iter_begin>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d030      	beq.n	8003d02 <pb_field_set_to_default+0x176>
                {
                    if (!pb_message_set_to_defaults(&submsg_iter))
 8003ca0:	f107 0308 	add.w	r3, r7, #8
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 f832 	bl	8003d0e <pb_message_set_to_defaults>
 8003caa:	4603      	mov	r3, r0
 8003cac:	f083 0301 	eor.w	r3, r3, #1
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d025      	beq.n	8003d02 <pb_field_set_to_default+0x176>
                        return false;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e025      	b.n	8003d06 <pb_field_set_to_default+0x17a>
                }
            }
            else
            {
                /* Initialize to zeros */
                memset(field->pData, 0, (size_t)field->data_size);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69d8      	ldr	r0, [r3, #28]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	8a5b      	ldrh	r3, [r3, #18]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	f005 f885 	bl	8008dd4 <memset>
 8003cca:	e01b      	b.n	8003d04 <pb_field_set_to_default+0x178>
            }
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 8003ccc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003cd0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003cd4:	2b80      	cmp	r3, #128	; 0x80
 8003cd6:	d115      	bne.n	8003d04 <pb_field_set_to_default+0x178>
    {
        /* Initialize the pointer to NULL. */
        *(void**)field->pField = NULL;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]

        /* Initialize array count to 0. */
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003ce0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003ce4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d005      	beq.n	8003cf8 <pb_field_set_to_default+0x16c>
            PB_HTYPE(type) == PB_HTYPE_ONEOF)
 8003cec:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003cf0:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003cf4:	2b30      	cmp	r3, #48	; 0x30
 8003cf6:	d105      	bne.n	8003d04 <pb_field_set_to_default+0x178>
        {
            *(pb_size_t*)field->pSize = 0;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	801a      	strh	r2, [r3, #0]
 8003d00:	e000      	b.n	8003d04 <pb_field_set_to_default+0x178>
            {
 8003d02:	bf00      	nop
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        /* Don't overwrite callback */
    }

    return true;
 8003d04:	2301      	movs	r3, #1
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3738      	adds	r7, #56	; 0x38
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <pb_message_set_to_defaults>:

static bool pb_message_set_to_defaults(pb_field_iter_t *iter)
{
 8003d0e:	b590      	push	{r4, r7, lr}
 8003d10:	b08d      	sub	sp, #52	; 0x34
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6178      	str	r0, [r7, #20]
    pb_istream_t defstream = PB_ISTREAM_EMPTY;
 8003d16:	f107 0320 	add.w	r3, r7, #32
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	605a      	str	r2, [r3, #4]
 8003d20:	609a      	str	r2, [r3, #8]
 8003d22:	60da      	str	r2, [r3, #12]
    uint32_t tag = 0;
 8003d24:	2300      	movs	r3, #0
 8003d26:	61fb      	str	r3, [r7, #28]
    pb_wire_type_t wire_type = PB_WT_VARINT;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	76fb      	strb	r3, [r7, #27]
    bool eof;

    if (iter->descriptor->default_value)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d020      	beq.n	8003d78 <pb_message_set_to_defaults+0x6a>
    {
        defstream = pb_istream_from_buffer(iter->descriptor->default_value, (size_t)-1);
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6899      	ldr	r1, [r3, #8]
 8003d3c:	463b      	mov	r3, r7
 8003d3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff f8e0 	bl	8002f08 <pb_istream_from_buffer>
 8003d48:	f107 0420 	add.w	r4, r7, #32
 8003d4c:	463b      	mov	r3, r7
 8003d4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (!pb_decode_tag(&defstream, &wire_type, &tag, &eof))
 8003d54:	f107 031a 	add.w	r3, r7, #26
 8003d58:	f107 021c 	add.w	r2, r7, #28
 8003d5c:	f107 011b 	add.w	r1, r7, #27
 8003d60:	f107 0020 	add.w	r0, r7, #32
 8003d64:	f7ff fa47 	bl	80031f6 <pb_decode_tag>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f083 0301 	eor.w	r3, r3, #1
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <pb_message_set_to_defaults+0x6a>
            return false;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e043      	b.n	8003e00 <pb_message_set_to_defaults+0xf2>
    }

    do
    {
        if (!pb_field_set_to_default(iter))
 8003d78:	6978      	ldr	r0, [r7, #20]
 8003d7a:	f7ff ff07 	bl	8003b8c <pb_field_set_to_default>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	f083 0301 	eor.w	r3, r3, #1
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <pb_message_set_to_defaults+0x80>
            return false;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e038      	b.n	8003e00 <pb_message_set_to_defaults+0xf2>

        if (tag != 0 && iter->tag == tag)
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d02e      	beq.n	8003df2 <pb_message_set_to_defaults+0xe4>
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	8a1b      	ldrh	r3, [r3, #16]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d128      	bne.n	8003df2 <pb_message_set_to_defaults+0xe4>
        {
            /* We have a default value for this field in the defstream */
            if (!decode_field(&defstream, wire_type, iter))
 8003da0:	7ef9      	ldrb	r1, [r7, #27]
 8003da2:	f107 0320 	add.w	r3, r7, #32
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7ff fe3b 	bl	8003a24 <decode_field>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f083 0301 	eor.w	r3, r3, #1
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <pb_message_set_to_defaults+0xb0>
                return false;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	e020      	b.n	8003e00 <pb_message_set_to_defaults+0xf2>
            if (!pb_decode_tag(&defstream, &wire_type, &tag, &eof))
 8003dbe:	f107 031a 	add.w	r3, r7, #26
 8003dc2:	f107 021c 	add.w	r2, r7, #28
 8003dc6:	f107 011b 	add.w	r1, r7, #27
 8003dca:	f107 0020 	add.w	r0, r7, #32
 8003dce:	f7ff fa12 	bl	80031f6 <pb_decode_tag>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	f083 0301 	eor.w	r3, r3, #1
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <pb_message_set_to_defaults+0xd4>
                return false;
 8003dde:	2300      	movs	r3, #0
 8003de0:	e00e      	b.n	8003e00 <pb_message_set_to_defaults+0xf2>

            if (iter->pSize)
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <pb_message_set_to_defaults+0xe4>
                *(bool*)iter->pSize = false;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	2200      	movs	r2, #0
 8003df0:	701a      	strb	r2, [r3, #0]
        }
    } while (pb_field_iter_next(iter));
 8003df2:	6978      	ldr	r0, [r7, #20]
 8003df4:	f7fe ff1c 	bl	8002c30 <pb_field_iter_next>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1bc      	bne.n	8003d78 <pb_message_set_to_defaults+0x6a>

    return true;
 8003dfe:	2301      	movs	r3, #1
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3734      	adds	r7, #52	; 0x34
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd90      	pop	{r4, r7, pc}

08003e08 <pb_decode_inner>:
/*********************
 * Decode all fields *
 *********************/

static bool checkreturn pb_decode_inner(pb_istream_t *stream, const pb_msgdesc_t *fields, void *dest_struct, unsigned int flags)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b09a      	sub	sp, #104	; 0x68
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
 8003e14:	603b      	str	r3, [r7, #0]
    uint32_t extension_range_start = 0;
 8003e16:	2300      	movs	r3, #0
 8003e18:	667b      	str	r3, [r7, #100]	; 0x64
    pb_extension_t *extensions = NULL;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	663b      	str	r3, [r7, #96]	; 0x60

    /* 'fixed_count_field' and 'fixed_count_size' track position of a repeated fixed
     * count field. This can only handle _one_ repeated fixed count field that
     * is unpacked and unordered among other (non repeated fixed count) fields.
     */
    pb_size_t fixed_count_field = PB_SIZE_MAX;
 8003e1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e22:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    pb_size_t fixed_count_size = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    pb_size_t fixed_count_total_size = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

    pb_fields_seen_t fields_seen = {{0, 0}};
 8003e32:	2300      	movs	r3, #0
 8003e34:	643b      	str	r3, [r7, #64]	; 0x40
 8003e36:	2300      	movs	r3, #0
 8003e38:	647b      	str	r3, [r7, #68]	; 0x44
    const uint32_t allbits = ~(uint32_t)0;
 8003e3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003e3e:	657b      	str	r3, [r7, #84]	; 0x54
    pb_field_iter_t iter;

    if (pb_field_iter_begin(&iter, fields, dest_struct))
 8003e40:	f107 0318 	add.w	r3, r7, #24
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	68b9      	ldr	r1, [r7, #8]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fe fea8 	bl	8002b9e <pb_field_iter_begin>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f000 8102 	beq.w	800405a <pb_decode_inner+0x252>
    {
        if ((flags & PB_DECODE_NOINIT) == 0)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f040 80fc 	bne.w	800405a <pb_decode_inner+0x252>
        {
            if (!pb_message_set_to_defaults(&iter))
 8003e62:	f107 0318 	add.w	r3, r7, #24
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7ff ff51 	bl	8003d0e <pb_message_set_to_defaults>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	f083 0301 	eor.w	r3, r3, #1
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 80f0 	beq.w	800405a <pb_decode_inner+0x252>
                PB_RETURN_ERROR(stream, "failed to set defaults");
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <pb_decode_inner+0x80>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	e000      	b.n	8003e8a <pb_decode_inner+0x82>
 8003e88:	4b99      	ldr	r3, [pc, #612]	; (80040f0 <pb_decode_inner+0x2e8>)
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	60d3      	str	r3, [r2, #12]
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e16d      	b.n	800416e <pb_decode_inner+0x366>
    {
        uint32_t tag;
        pb_wire_type_t wire_type;
        bool eof;

        if (!pb_decode_tag(stream, &wire_type, &tag, &eof))
 8003e92:	f107 0312 	add.w	r3, r7, #18
 8003e96:	f107 0214 	add.w	r2, r7, #20
 8003e9a:	f107 0113 	add.w	r1, r7, #19
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f7ff f9a9 	bl	80031f6 <pb_decode_tag>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f083 0301 	eor.w	r3, r3, #1
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <pb_decode_inner+0xb4>
        {
            if (eof)
 8003eb0:	7cbb      	ldrb	r3, [r7, #18]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f040 80d7 	bne.w	8004066 <pb_decode_inner+0x25e>
                break;
            else
                return false;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e158      	b.n	800416e <pb_decode_inner+0x366>
        }

        if (tag == 0)
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d111      	bne.n	8003ee6 <pb_decode_inner+0xde>
        {
          if (flags & PB_DECODE_NULLTERMINATED)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f040 80ce 	bne.w	800406a <pb_decode_inner+0x262>
          {
            break;
          }
          else
          {
            PB_RETURN_ERROR(stream, "zero tag");
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d002      	beq.n	8003edc <pb_decode_inner+0xd4>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	e000      	b.n	8003ede <pb_decode_inner+0xd6>
 8003edc:	4b85      	ldr	r3, [pc, #532]	; (80040f4 <pb_decode_inner+0x2ec>)
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	60d3      	str	r3, [r2, #12]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e143      	b.n	800416e <pb_decode_inner+0x366>
          }
        }

        if (!pb_field_iter_find(&iter, tag) || PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	f107 0318 	add.w	r3, r7, #24
 8003eec:	4611      	mov	r1, r2
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7fe feb3 	bl	8002c5a <pb_field_iter_find>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	f083 0301 	eor.w	r3, r3, #1
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d105      	bne.n	8003f0c <pb_decode_inner+0x104>
 8003f00:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003f04:	f003 030f 	and.w	r3, r3, #15
 8003f08:	2b0a      	cmp	r3, #10
 8003f0a:	d13c      	bne.n	8003f86 <pb_decode_inner+0x17e>
        {
            /* No match found, check if it matches an extension. */
            if (extension_range_start == 0)
 8003f0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d112      	bne.n	8003f38 <pb_decode_inner+0x130>
            {
                if (pb_field_iter_find_extension(&iter))
 8003f12:	f107 0318 	add.w	r3, r7, #24
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fe fef5 	bl	8002d06 <pb_field_iter_find_extension>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d004      	beq.n	8003f2c <pb_decode_inner+0x124>
                {
                    extensions = *(pb_extension_t* const *)iter.pData;
 8003f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	663b      	str	r3, [r7, #96]	; 0x60
                    extension_range_start = iter.tag;
 8003f28:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003f2a:	667b      	str	r3, [r7, #100]	; 0x64
                }

                if (!extensions)
 8003f2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d102      	bne.n	8003f38 <pb_decode_inner+0x130>
                {
                    extension_range_start = (uint32_t)-1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f36:	667b      	str	r3, [r7, #100]	; 0x64
                }
            }

            if (tag >= extension_range_start)
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d815      	bhi.n	8003f6c <pb_decode_inner+0x164>
            {
                size_t pos = stream->bytes_left;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	64fb      	str	r3, [r7, #76]	; 0x4c

                if (!decode_extension(stream, tag, wire_type, extensions))
 8003f46:	6979      	ldr	r1, [r7, #20]
 8003f48:	7cfa      	ldrb	r2, [r7, #19]
 8003f4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f7ff fde1 	bl	8003b14 <decode_extension>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f083 0301 	eor.w	r3, r3, #1
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <pb_decode_inner+0x15a>
                    return false;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e105      	b.n	800416e <pb_decode_inner+0x366>

                if (pos != stream->bytes_left)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d173      	bne.n	8004054 <pb_decode_inner+0x24c>
                    continue;
                }
            }

            /* No match found, skip data */
            if (!pb_skip_field(stream, wire_type))
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f7ff f96f 	bl	8003254 <pb_skip_field>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f083 0301 	eor.w	r3, r3, #1
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d06a      	beq.n	8004058 <pb_decode_inner+0x250>
                return false;
 8003f82:	2300      	movs	r3, #0
 8003f84:	e0f3      	b.n	800416e <pb_decode_inner+0x366>
        }

        /* If a repeated fixed count field was found, get size from
         * 'fixed_count_field' as there is no counter contained in the struct.
         */
        if (PB_HTYPE(iter.type) == PB_HTYPE_REPEATED && iter.pSize == &iter.array_size)
 8003f86:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003f8a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	d12e      	bne.n	8003ff0 <pb_decode_inner+0x1e8>
 8003f92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f94:	f107 0318 	add.w	r3, r7, #24
 8003f98:	3314      	adds	r3, #20
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d128      	bne.n	8003ff0 <pb_decode_inner+0x1e8>
        {
            if (fixed_count_field != iter.index) {
 8003f9e:	8c3b      	ldrh	r3, [r7, #32]
 8003fa0:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d020      	beq.n	8003fea <pb_decode_inner+0x1e2>
                /* If the new fixed count field does not match the previous one,
                 * check that the previous one is NULL or that it finished
                 * receiving all the expected data.
                 */
                if (fixed_count_field != PB_SIZE_MAX &&
 8003fa8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003fac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d011      	beq.n	8003fd8 <pb_decode_inner+0x1d0>
                    fixed_count_size != fixed_count_total_size)
 8003fb4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
                if (fixed_count_field != PB_SIZE_MAX &&
 8003fb8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d00b      	beq.n	8003fd8 <pb_decode_inner+0x1d0>
                {
                    PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <pb_decode_inner+0x1c6>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	e000      	b.n	8003fd0 <pb_decode_inner+0x1c8>
 8003fce:	4b4a      	ldr	r3, [pc, #296]	; (80040f8 <pb_decode_inner+0x2f0>)
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	60d3      	str	r3, [r2, #12]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	e0ca      	b.n	800416e <pb_decode_inner+0x366>
                }

                fixed_count_field = iter.index;
 8003fd8:	8c3b      	ldrh	r3, [r7, #32]
 8003fda:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
                fixed_count_size = 0;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
                fixed_count_total_size = iter.array_size;
 8003fe4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003fe6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
            }

            iter.pSize = &fixed_count_size;
 8003fea:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 8003fee:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        if (PB_HTYPE(iter.type) == PB_HTYPE_REQUIRED
 8003ff0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003ff4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d11c      	bne.n	8004036 <pb_decode_inner+0x22e>
            && iter.required_field_index < PB_MAX_REQUIRED_FIELDS)
 8003ffc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ffe:	2b3f      	cmp	r3, #63	; 0x3f
 8004000:	d819      	bhi.n	8004036 <pb_decode_inner+0x22e>
        {
            uint32_t tmp = ((uint32_t)1 << (iter.required_field_index & 31));
 8004002:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004004:	f003 031f 	and.w	r3, r3, #31
 8004008:	2201      	movs	r2, #1
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	653b      	str	r3, [r7, #80]	; 0x50
            fields_seen.bitfield[iter.required_field_index >> 5] |= tmp;
 8004010:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004012:	095b      	lsrs	r3, r3, #5
 8004014:	b29b      	uxth	r3, r3
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	3368      	adds	r3, #104	; 0x68
 800401a:	443b      	add	r3, r7
 800401c:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8004020:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004022:	095b      	lsrs	r3, r3, #5
 8004024:	b29b      	uxth	r3, r3
 8004026:	4619      	mov	r1, r3
 8004028:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800402a:	431a      	orrs	r2, r3
 800402c:	008b      	lsls	r3, r1, #2
 800402e:	3368      	adds	r3, #104	; 0x68
 8004030:	443b      	add	r3, r7
 8004032:	f843 2c28 	str.w	r2, [r3, #-40]
        }

        if (!decode_field(stream, wire_type, &iter))
 8004036:	7cfb      	ldrb	r3, [r7, #19]
 8004038:	f107 0218 	add.w	r2, r7, #24
 800403c:	4619      	mov	r1, r3
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f7ff fcf0 	bl	8003a24 <decode_field>
 8004044:	4603      	mov	r3, r0
 8004046:	f083 0301 	eor.w	r3, r3, #1
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b00      	cmp	r3, #0
 800404e:	d004      	beq.n	800405a <pb_decode_inner+0x252>
            return false;
 8004050:	2300      	movs	r3, #0
 8004052:	e08c      	b.n	800416e <pb_decode_inner+0x366>
                    continue;
 8004054:	bf00      	nop
 8004056:	e000      	b.n	800405a <pb_decode_inner+0x252>
            continue;
 8004058:	bf00      	nop
    while (stream->bytes_left)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	f47f af17 	bne.w	8003e92 <pb_decode_inner+0x8a>
 8004064:	e002      	b.n	800406c <pb_decode_inner+0x264>
                break;
 8004066:	bf00      	nop
 8004068:	e000      	b.n	800406c <pb_decode_inner+0x264>
            break;
 800406a:	bf00      	nop
    }

    /* Check that all elements of the last decoded fixed count field were present. */
    if (fixed_count_field != PB_SIZE_MAX &&
 800406c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004070:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004074:	4293      	cmp	r3, r2
 8004076:	d011      	beq.n	800409c <pb_decode_inner+0x294>
        fixed_count_size != fixed_count_total_size)
 8004078:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
    if (fixed_count_field != PB_SIZE_MAX &&
 800407c:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8004080:	429a      	cmp	r2, r3
 8004082:	d00b      	beq.n	800409c <pb_decode_inner+0x294>
    {
        PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <pb_decode_inner+0x28a>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	e000      	b.n	8004094 <pb_decode_inner+0x28c>
 8004092:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <pb_decode_inner+0x2f0>)
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	60d3      	str	r3, [r2, #12]
 8004098:	2300      	movs	r3, #0
 800409a:	e068      	b.n	800416e <pb_decode_inner+0x366>
    }

    /* Check that all required fields were present. */
    {
        pb_size_t req_field_count = iter.descriptor->required_field_count;
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	8a5b      	ldrh	r3, [r3, #18]
 80040a0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

        if (req_field_count > 0)
 80040a4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d05f      	beq.n	800416c <pb_decode_inner+0x364>
        {
            pb_size_t i;

            if (req_field_count > PB_MAX_REQUIRED_FIELDS)
 80040ac:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80040b0:	2b40      	cmp	r3, #64	; 0x40
 80040b2:	d902      	bls.n	80040ba <pb_decode_inner+0x2b2>
                req_field_count = PB_MAX_REQUIRED_FIELDS;
 80040b4:	2340      	movs	r3, #64	; 0x40
 80040b6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

            /* Check the whole words */
            for (i = 0; i < (req_field_count >> 5); i++)
 80040ba:	2300      	movs	r3, #0
 80040bc:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 80040c0:	e023      	b.n	800410a <pb_decode_inner+0x302>
            {
                if (fields_seen.bitfield[i] != allbits)
 80040c2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	3368      	adds	r3, #104	; 0x68
 80040ca:	443b      	add	r3, r7
 80040cc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80040d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d014      	beq.n	8004100 <pb_decode_inner+0x2f8>
                    PB_RETURN_ERROR(stream, "missing required field");
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <pb_decode_inner+0x2dc>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	e000      	b.n	80040e6 <pb_decode_inner+0x2de>
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <pb_decode_inner+0x2f4>)
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	60d3      	str	r3, [r2, #12]
 80040ea:	2300      	movs	r3, #0
 80040ec:	e03f      	b.n	800416e <pb_decode_inner+0x366>
 80040ee:	bf00      	nop
 80040f0:	08009950 	.word	0x08009950
 80040f4:	080099a0 	.word	0x080099a0
 80040f8:	080099ac 	.word	0x080099ac
 80040fc:	080099d0 	.word	0x080099d0
            for (i = 0; i < (req_field_count >> 5); i++)
 8004100:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004104:	3301      	adds	r3, #1
 8004106:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800410a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800410e:	095b      	lsrs	r3, r3, #5
 8004110:	b29b      	uxth	r3, r3
 8004112:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8004116:	429a      	cmp	r2, r3
 8004118:	d3d3      	bcc.n	80040c2 <pb_decode_inner+0x2ba>
            }

            /* Check the remaining bits (if any) */
            if ((req_field_count & 31) != 0)
 800411a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	2b00      	cmp	r3, #0
 8004124:	d022      	beq.n	800416c <pb_decode_inner+0x364>
            {
                if (fields_seen.bitfield[req_field_count >> 5] !=
 8004126:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	b29b      	uxth	r3, r3
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	3368      	adds	r3, #104	; 0x68
 8004132:	443b      	add	r3, r7
 8004134:	f853 2c28 	ldr.w	r2, [r3, #-40]
                    (allbits >> (uint_least8_t)(32 - (req_field_count & 31))))
 8004138:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f1c3 0320 	rsb	r3, r3, #32
 8004148:	b2db      	uxtb	r3, r3
 800414a:	4619      	mov	r1, r3
 800414c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800414e:	40cb      	lsrs	r3, r1
                if (fields_seen.bitfield[req_field_count >> 5] !=
 8004150:	429a      	cmp	r2, r3
 8004152:	d00b      	beq.n	800416c <pb_decode_inner+0x364>
                {
                    PB_RETURN_ERROR(stream, "missing required field");
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <pb_decode_inner+0x35a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	e000      	b.n	8004164 <pb_decode_inner+0x35c>
 8004162:	4b05      	ldr	r3, [pc, #20]	; (8004178 <pb_decode_inner+0x370>)
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	60d3      	str	r3, [r2, #12]
 8004168:	2300      	movs	r3, #0
 800416a:	e000      	b.n	800416e <pb_decode_inner+0x366>
                }
            }
        }
    }

    return true;
 800416c:	2301      	movs	r3, #1
}
 800416e:	4618      	mov	r0, r3
 8004170:	3768      	adds	r7, #104	; 0x68
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	080099d0 	.word	0x080099d0

0800417c <pb_decode>:
    
    return status;
}

bool checkreturn pb_decode(pb_istream_t *stream, const pb_msgdesc_t *fields, void *dest_struct)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
    bool status;

    status = pb_decode_inner(stream, fields, dest_struct, 0);
 8004188:	2300      	movs	r3, #0
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f7ff fe3a 	bl	8003e08 <pb_decode_inner>
 8004194:	4603      	mov	r3, r0
 8004196:	75fb      	strb	r3, [r7, #23]
#ifdef PB_ENABLE_MALLOC
    if (!status)
        pb_release(fields, dest_struct);
#endif

    return status;
 8004198:	7dfb      	ldrb	r3, [r7, #23]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <pb_decode_bool>:
#endif

/* Field decoders */

bool pb_decode_bool(pb_istream_t *stream, bool *dest)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
 80041aa:	6039      	str	r1, [r7, #0]
    uint32_t value;
    if (!pb_decode_varint32(stream, &value))
 80041ac:	f107 030c 	add.w	r3, r7, #12
 80041b0:	4619      	mov	r1, r3
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fe ff70 	bl	8003098 <pb_decode_varint32>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f083 0301 	eor.w	r3, r3, #1
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <pb_decode_bool+0x26>
        return false;
 80041c4:	2300      	movs	r3, #0
 80041c6:	e008      	b.n	80041da <pb_decode_bool+0x38>

    *(bool*)dest = (value != 0);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bf14      	ite	ne
 80041ce:	2301      	movne	r3, #1
 80041d0:	2300      	moveq	r3, #0
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	701a      	strb	r2, [r3, #0]
    return true;
 80041d8:	2301      	movs	r3, #1
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <pb_decode_svarint>:

bool pb_decode_svarint(pb_istream_t *stream, pb_int64_t *dest)
{
 80041e2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
    pb_uint64_t value;
    if (!pb_decode_varint(stream, &value))
 80041ee:	f107 0308 	add.w	r3, r7, #8
 80041f2:	4619      	mov	r1, r3
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7fe ff5f 	bl	80030b8 <pb_decode_varint>
 80041fa:	4603      	mov	r3, r0
 80041fc:	f083 0301 	eor.w	r3, r3, #1
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <pb_decode_svarint+0x28>
        return false;
 8004206:	2300      	movs	r3, #0
 8004208:	e029      	b.n	800425e <pb_decode_svarint+0x7c>
    
    if (value & 1)
 800420a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800420e:	f002 0401 	and.w	r4, r2, #1
 8004212:	2500      	movs	r5, #0
 8004214:	ea54 0305 	orrs.w	r3, r4, r5
 8004218:	d013      	beq.n	8004242 <pb_decode_svarint+0x60>
        *dest = (pb_int64_t)(~(value >> 1));
 800421a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	0842      	lsrs	r2, r0, #1
 8004228:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800422c:	084b      	lsrs	r3, r1, #1
 800422e:	ea6f 0802 	mvn.w	r8, r2
 8004232:	ea6f 0903 	mvn.w	r9, r3
 8004236:	4642      	mov	r2, r8
 8004238:	464b      	mov	r3, r9
 800423a:	6839      	ldr	r1, [r7, #0]
 800423c:	e9c1 2300 	strd	r2, r3, [r1]
 8004240:	e00c      	b.n	800425c <pb_decode_svarint+0x7a>
    else
        *dest = (pb_int64_t)(value >> 1);
 8004242:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004246:	f04f 0200 	mov.w	r2, #0
 800424a:	f04f 0300 	mov.w	r3, #0
 800424e:	0842      	lsrs	r2, r0, #1
 8004250:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8004254:	084b      	lsrs	r3, r1, #1
 8004256:	6839      	ldr	r1, [r7, #0]
 8004258:	e9c1 2300 	strd	r2, r3, [r1]
    
    return true;
 800425c:	2301      	movs	r3, #1
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08004268 <pb_decode_fixed32>:

bool pb_decode_fixed32(pb_istream_t *stream, void *dest)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
    union {
        uint32_t fixed32;
        pb_byte_t bytes[4];
    } u;

    if (!pb_read(stream, u.bytes, 4))
 8004272:	f107 030c 	add.w	r3, r7, #12
 8004276:	2204      	movs	r2, #4
 8004278:	4619      	mov	r1, r3
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fe fd92 	bl	8002da4 <pb_read>
 8004280:	4603      	mov	r3, r0
 8004282:	f083 0301 	eor.w	r3, r3, #1
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <pb_decode_fixed32+0x28>
        return false;
 800428c:	2300      	movs	r3, #0
 800428e:	e003      	b.n	8004298 <pb_decode_fixed32+0x30>

#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* fast path - if we know that we're on little endian, assign directly */
    *(uint32_t*)dest = u.fixed32;
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	601a      	str	r2, [r3, #0]
    *(uint32_t*)dest = ((uint32_t)u.bytes[0] << 0) |
                       ((uint32_t)u.bytes[1] << 8) |
                       ((uint32_t)u.bytes[2] << 16) |
                       ((uint32_t)u.bytes[3] << 24);
#endif
    return true;
 8004296:	2301      	movs	r3, #1
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <pb_decode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool pb_decode_fixed64(pb_istream_t *stream, void *dest)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
    union {
        uint64_t fixed64;
        pb_byte_t bytes[8];
    } u;

    if (!pb_read(stream, u.bytes, 8))
 80042aa:	f107 0308 	add.w	r3, r7, #8
 80042ae:	2208      	movs	r2, #8
 80042b0:	4619      	mov	r1, r3
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7fe fd76 	bl	8002da4 <pb_read>
 80042b8:	4603      	mov	r3, r0
 80042ba:	f083 0301 	eor.w	r3, r3, #1
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <pb_decode_fixed64+0x28>
        return false;
 80042c4:	2300      	movs	r3, #0
 80042c6:	e005      	b.n	80042d4 <pb_decode_fixed64+0x34>

#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* fast path - if we know that we're on little endian, assign directly */
    *(uint64_t*)dest = u.fixed64;
 80042c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042cc:	6839      	ldr	r1, [r7, #0]
 80042ce:	e9c1 2300 	strd	r2, r3, [r1]
                       ((uint64_t)u.bytes[4] << 32) |
                       ((uint64_t)u.bytes[5] << 40) |
                       ((uint64_t)u.bytes[6] << 48) |
                       ((uint64_t)u.bytes[7] << 56);
#endif
    return true;
 80042d2:	2301      	movs	r3, #1
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <pb_dec_bool>:
#endif

static bool checkreturn pb_dec_bool(pb_istream_t *stream, const pb_field_iter_t *field)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
    return pb_decode_bool(stream, (bool*)field->pData);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	4619      	mov	r1, r3
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7ff ff58 	bl	80041a2 <pb_decode_bool>
 80042f2:	4603      	mov	r3, r0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3708      	adds	r7, #8
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <pb_dec_varint>:

static bool checkreturn pb_dec_varint(pb_istream_t *stream, const pb_field_iter_t *field)
{
 80042fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004300:	b094      	sub	sp, #80	; 0x50
 8004302:	af00      	add	r7, sp, #0
 8004304:	6278      	str	r0, [r7, #36]	; 0x24
 8004306:	6239      	str	r1, [r7, #32]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	7d9b      	ldrb	r3, [r3, #22]
 800430c:	f003 030f 	and.w	r3, r3, #15
 8004310:	2b02      	cmp	r3, #2
 8004312:	d179      	bne.n	8004408 <pb_dec_varint+0x10c>
    {
        pb_uint64_t value, clamped;
        if (!pb_decode_varint(stream, &value))
 8004314:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004318:	4619      	mov	r1, r3
 800431a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800431c:	f7fe fecc 	bl	80030b8 <pb_decode_varint>
 8004320:	4603      	mov	r3, r0
 8004322:	f083 0301 	eor.w	r3, r3, #1
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <pb_dec_varint+0x34>
            return false;
 800432c:	2300      	movs	r3, #0
 800432e:	e107      	b.n	8004540 <pb_dec_varint+0x244>

        /* Cast to the proper field size, while checking for overflows */
        if (field->data_size == sizeof(pb_uint64_t))
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	8a5b      	ldrh	r3, [r3, #18]
 8004334:	2b08      	cmp	r3, #8
 8004336:	d10a      	bne.n	800434e <pb_dec_varint+0x52>
            clamped = *(pb_uint64_t*)field->pData = value;
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	69d9      	ldr	r1, [r3, #28]
 800433c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004340:	e9c1 2300 	strd	r2, r3, [r1]
 8004344:	e9d1 2300 	ldrd	r2, r3, [r1]
 8004348:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 800434c:	e046      	b.n	80043dc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint32_t))
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	8a5b      	ldrh	r3, [r3, #18]
 8004352:	2b04      	cmp	r3, #4
 8004354:	d10e      	bne.n	8004374 <pb_dec_varint+0x78>
            clamped = *(uint32_t*)field->pData = (uint32_t)value;
 8004356:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	4602      	mov	r2, r0
 8004360:	601a      	str	r2, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2200      	movs	r2, #0
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	617a      	str	r2, [r7, #20]
 800436a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800436e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 8004372:	e033      	b.n	80043dc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint_least16_t))
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	8a5b      	ldrh	r3, [r3, #18]
 8004378:	2b02      	cmp	r3, #2
 800437a:	d10f      	bne.n	800439c <pb_dec_varint+0xa0>
            clamped = *(uint_least16_t*)field->pData = (uint_least16_t)value;
 800437c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	b282      	uxth	r2, r0
 8004386:	801a      	strh	r2, [r3, #0]
 8004388:	881b      	ldrh	r3, [r3, #0]
 800438a:	b29b      	uxth	r3, r3
 800438c:	2200      	movs	r2, #0
 800438e:	60bb      	str	r3, [r7, #8]
 8004390:	60fa      	str	r2, [r7, #12]
 8004392:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004396:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 800439a:	e01f      	b.n	80043dc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint_least8_t))
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	8a5b      	ldrh	r3, [r3, #18]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d10f      	bne.n	80043c4 <pb_dec_varint+0xc8>
            clamped = *(uint_least8_t*)field->pData = (uint_least8_t)value;
 80043a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	b2c2      	uxtb	r2, r0
 80043ae:	701a      	strb	r2, [r3, #0]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2200      	movs	r2, #0
 80043b6:	603b      	str	r3, [r7, #0]
 80043b8:	607a      	str	r2, [r7, #4]
 80043ba:	e9d7 3400 	ldrd	r3, r4, [r7]
 80043be:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 80043c2:	e00b      	b.n	80043dc <pb_dec_varint+0xe0>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <pb_dec_varint+0xd6>
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	e000      	b.n	80043d4 <pb_dec_varint+0xd8>
 80043d2:	4b5e      	ldr	r3, [pc, #376]	; (800454c <pb_dec_varint+0x250>)
 80043d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d6:	60d3      	str	r3, [r2, #12]
 80043d8:	2300      	movs	r3, #0
 80043da:	e0b1      	b.n	8004540 <pb_dec_varint+0x244>

        if (clamped != value)
 80043dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80043e0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80043e4:	4299      	cmp	r1, r3
 80043e6:	bf08      	it	eq
 80043e8:	4290      	cmpeq	r0, r2
 80043ea:	d00b      	beq.n	8004404 <pb_dec_varint+0x108>
            PB_RETURN_ERROR(stream, "integer too large");
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <pb_dec_varint+0xfe>
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	e000      	b.n	80043fc <pb_dec_varint+0x100>
 80043fa:	4b55      	ldr	r3, [pc, #340]	; (8004550 <pb_dec_varint+0x254>)
 80043fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fe:	60d3      	str	r3, [r2, #12]
 8004400:	2300      	movs	r3, #0
 8004402:	e09d      	b.n	8004540 <pb_dec_varint+0x244>

        return true;
 8004404:	2301      	movs	r3, #1
 8004406:	e09b      	b.n	8004540 <pb_dec_varint+0x244>
    {
        pb_uint64_t value;
        pb_int64_t svalue;
        pb_int64_t clamped;

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 8004408:	6a3b      	ldr	r3, [r7, #32]
 800440a:	7d9b      	ldrb	r3, [r3, #22]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	2b03      	cmp	r3, #3
 8004412:	d10d      	bne.n	8004430 <pb_dec_varint+0x134>
        {
            if (!pb_decode_svarint(stream, &svalue))
 8004414:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004418:	4619      	mov	r1, r3
 800441a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800441c:	f7ff fee1 	bl	80041e2 <pb_decode_svarint>
 8004420:	4603      	mov	r3, r0
 8004422:	f083 0301 	eor.w	r3, r3, #1
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d022      	beq.n	8004472 <pb_dec_varint+0x176>
                return false;
 800442c:	2300      	movs	r3, #0
 800442e:	e087      	b.n	8004540 <pb_dec_varint+0x244>
        }
        else
        {
            if (!pb_decode_varint(stream, &value))
 8004430:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004434:	4619      	mov	r1, r3
 8004436:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004438:	f7fe fe3e 	bl	80030b8 <pb_decode_varint>
 800443c:	4603      	mov	r3, r0
 800443e:	f083 0301 	eor.w	r3, r3, #1
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <pb_dec_varint+0x150>
                return false;
 8004448:	2300      	movs	r3, #0
 800444a:	e079      	b.n	8004540 <pb_dec_varint+0x244>
            * be cast as int32_t, instead of the int64_t that should be used when
            * encoding. Nanopb versions before 0.2.5 had a bug in encoding. In order to
            * not break decoding of such messages, we cast <=32 bit fields to
            * int32_t first to get the sign correct.
            */
            if (field->data_size == sizeof(pb_int64_t))
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	8a5b      	ldrh	r3, [r3, #18]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d104      	bne.n	800445e <pb_dec_varint+0x162>
                svalue = (pb_int64_t)value;
 8004454:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004458:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800445c:	e009      	b.n	8004472 <pb_dec_varint+0x176>
            else
                svalue = (int32_t)value;
 800445e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004462:	4613      	mov	r3, r2
 8004464:	17da      	asrs	r2, r3, #31
 8004466:	61bb      	str	r3, [r7, #24]
 8004468:	61fa      	str	r2, [r7, #28]
 800446a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800446e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        }

        /* Cast to the proper field size, while checking for overflows */
        if (field->data_size == sizeof(pb_int64_t))
 8004472:	6a3b      	ldr	r3, [r7, #32]
 8004474:	8a5b      	ldrh	r3, [r3, #18]
 8004476:	2b08      	cmp	r3, #8
 8004478:	d10a      	bne.n	8004490 <pb_dec_varint+0x194>
            clamped = *(pb_int64_t*)field->pData = svalue;
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	69d9      	ldr	r1, [r3, #28]
 800447e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004482:	e9c1 2300 	strd	r2, r3, [r1]
 8004486:	e9d1 2300 	ldrd	r2, r3, [r1]
 800448a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 800448e:	e042      	b.n	8004516 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int32_t))
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	8a5b      	ldrh	r3, [r3, #18]
 8004494:	2b04      	cmp	r3, #4
 8004496:	d10c      	bne.n	80044b2 <pb_dec_varint+0x1b6>
            clamped = *(int32_t*)field->pData = (int32_t)svalue;
 8004498:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	4602      	mov	r2, r0
 80044a2:	601a      	str	r2, [r3, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	17da      	asrs	r2, r3, #31
 80044a8:	469a      	mov	sl, r3
 80044aa:	4693      	mov	fp, r2
 80044ac:	e9c7 ab10 	strd	sl, fp, [r7, #64]	; 0x40
 80044b0:	e031      	b.n	8004516 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int_least16_t))
 80044b2:	6a3b      	ldr	r3, [r7, #32]
 80044b4:	8a5b      	ldrh	r3, [r3, #18]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d10e      	bne.n	80044d8 <pb_dec_varint+0x1dc>
            clamped = *(int_least16_t*)field->pData = (int_least16_t)svalue;
 80044ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	b202      	sxth	r2, r0
 80044c4:	801a      	strh	r2, [r3, #0]
 80044c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044ca:	b21b      	sxth	r3, r3
 80044cc:	17da      	asrs	r2, r3, #31
 80044ce:	4698      	mov	r8, r3
 80044d0:	4691      	mov	r9, r2
 80044d2:	e9c7 8910 	strd	r8, r9, [r7, #64]	; 0x40
 80044d6:	e01e      	b.n	8004516 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int_least8_t))
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	8a5b      	ldrh	r3, [r3, #18]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d10e      	bne.n	80044fe <pb_dec_varint+0x202>
            clamped = *(int_least8_t*)field->pData = (int_least8_t)svalue;
 80044e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	b242      	sxtb	r2, r0
 80044ea:	701a      	strb	r2, [r3, #0]
 80044ec:	f993 3000 	ldrsb.w	r3, [r3]
 80044f0:	b25b      	sxtb	r3, r3
 80044f2:	17da      	asrs	r2, r3, #31
 80044f4:	461c      	mov	r4, r3
 80044f6:	4615      	mov	r5, r2
 80044f8:	e9c7 4510 	strd	r4, r5, [r7, #64]	; 0x40
 80044fc:	e00b      	b.n	8004516 <pb_dec_varint+0x21a>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <pb_dec_varint+0x210>
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	e000      	b.n	800450e <pb_dec_varint+0x212>
 800450c:	4b0f      	ldr	r3, [pc, #60]	; (800454c <pb_dec_varint+0x250>)
 800450e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004510:	60d3      	str	r3, [r2, #12]
 8004512:	2300      	movs	r3, #0
 8004514:	e014      	b.n	8004540 <pb_dec_varint+0x244>

        if (clamped != svalue)
 8004516:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800451a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800451e:	4299      	cmp	r1, r3
 8004520:	bf08      	it	eq
 8004522:	4290      	cmpeq	r0, r2
 8004524:	d00b      	beq.n	800453e <pb_dec_varint+0x242>
            PB_RETURN_ERROR(stream, "integer too large");
 8004526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d002      	beq.n	8004534 <pb_dec_varint+0x238>
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	e000      	b.n	8004536 <pb_dec_varint+0x23a>
 8004534:	4b06      	ldr	r3, [pc, #24]	; (8004550 <pb_dec_varint+0x254>)
 8004536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004538:	60d3      	str	r3, [r2, #12]
 800453a:	2300      	movs	r3, #0
 800453c:	e000      	b.n	8004540 <pb_dec_varint+0x244>

        return true;
 800453e:	2301      	movs	r3, #1
    }
}
 8004540:	4618      	mov	r0, r3
 8004542:	3750      	adds	r7, #80	; 0x50
 8004544:	46bd      	mov	sp, r7
 8004546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800454a:	bf00      	nop
 800454c:	080099e8 	.word	0x080099e8
 8004550:	080099fc 	.word	0x080099fc

08004554 <pb_dec_bytes>:

static bool checkreturn pb_dec_bytes(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
    uint32_t size;
    size_t alloc_size;
    pb_bytes_array_t *dest;
    
    if (!pb_decode_varint32(stream, &size))
 800455e:	f107 030c 	add.w	r3, r7, #12
 8004562:	4619      	mov	r1, r3
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7fe fd97 	bl	8003098 <pb_decode_varint32>
 800456a:	4603      	mov	r3, r0
 800456c:	f083 0301 	eor.w	r3, r3, #1
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <pb_dec_bytes+0x26>
        return false;
 8004576:	2300      	movs	r3, #0
 8004578:	e055      	b.n	8004626 <pb_dec_bytes+0xd2>
    
    if (size > PB_SIZE_MAX)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004580:	d30b      	bcc.n	800459a <pb_dec_bytes+0x46>
        PB_RETURN_ERROR(stream, "bytes overflow");
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <pb_dec_bytes+0x3c>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	e000      	b.n	8004592 <pb_dec_bytes+0x3e>
 8004590:	4b27      	ldr	r3, [pc, #156]	; (8004630 <pb_dec_bytes+0xdc>)
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	60d3      	str	r3, [r2, #12]
 8004596:	2300      	movs	r3, #0
 8004598:	e045      	b.n	8004626 <pb_dec_bytes+0xd2>
    
    alloc_size = PB_BYTES_ARRAY_T_ALLOCSIZE(size);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	3302      	adds	r3, #2
 800459e:	617b      	str	r3, [r7, #20]
    if (size > alloc_size)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d20b      	bcs.n	80045c0 <pb_dec_bytes+0x6c>
        PB_RETURN_ERROR(stream, "size too large");
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <pb_dec_bytes+0x62>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	e000      	b.n	80045b8 <pb_dec_bytes+0x64>
 80045b6:	4b1f      	ldr	r3, [pc, #124]	; (8004634 <pb_dec_bytes+0xe0>)
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	60d3      	str	r3, [r2, #12]
 80045bc:	2300      	movs	r3, #0
 80045be:	e032      	b.n	8004626 <pb_dec_bytes+0xd2>
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	7d9b      	ldrb	r3, [r3, #22]
 80045c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045c8:	2b80      	cmp	r3, #128	; 0x80
 80045ca:	d10b      	bne.n	80045e4 <pb_dec_bytes+0x90>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <pb_dec_bytes+0x86>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	e000      	b.n	80045dc <pb_dec_bytes+0x88>
 80045da:	4b17      	ldr	r3, [pc, #92]	; (8004638 <pb_dec_bytes+0xe4>)
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	60d3      	str	r3, [r2, #12]
 80045e0:	2300      	movs	r3, #0
 80045e2:	e020      	b.n	8004626 <pb_dec_bytes+0xd2>
        dest = *(pb_bytes_array_t**)field->pData;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	8a5b      	ldrh	r3, [r3, #18]
 80045e8:	461a      	mov	r2, r3
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d90b      	bls.n	8004608 <pb_dec_bytes+0xb4>
            PB_RETURN_ERROR(stream, "bytes overflow");
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <pb_dec_bytes+0xaa>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	e000      	b.n	8004600 <pb_dec_bytes+0xac>
 80045fe:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <pb_dec_bytes+0xdc>)
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	60d3      	str	r3, [r2, #12]
 8004604:	2300      	movs	r3, #0
 8004606:	e00e      	b.n	8004626 <pb_dec_bytes+0xd2>
        dest = (pb_bytes_array_t*)field->pData;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	613b      	str	r3, [r7, #16]
    }

    dest->size = (pb_size_t)size;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	b29a      	uxth	r2, r3
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	801a      	strh	r2, [r3, #0]
    return pb_read(stream, dest->bytes, (size_t)size);
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	3302      	adds	r3, #2
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	4619      	mov	r1, r3
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fe fbc0 	bl	8002da4 <pb_read>
 8004624:	4603      	mov	r3, r0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	08009a10 	.word	0x08009a10
 8004634:	08009a20 	.word	0x08009a20
 8004638:	08009968 	.word	0x08009968

0800463c <pb_dec_string>:

static bool checkreturn pb_dec_string(pb_istream_t *stream, const pb_field_iter_t *field)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
    uint32_t size;
    size_t alloc_size;
    pb_byte_t *dest = (pb_byte_t*)field->pData;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	617b      	str	r3, [r7, #20]

    if (!pb_decode_varint32(stream, &size))
 800464c:	f107 030c 	add.w	r3, r7, #12
 8004650:	4619      	mov	r1, r3
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f7fe fd20 	bl	8003098 <pb_decode_varint32>
 8004658:	4603      	mov	r3, r0
 800465a:	f083 0301 	eor.w	r3, r3, #1
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <pb_dec_string+0x2c>
        return false;
 8004664:	2300      	movs	r3, #0
 8004666:	e05a      	b.n	800471e <pb_dec_string+0xe2>

    if (size == (uint32_t)-1)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800466e:	d10b      	bne.n	8004688 <pb_dec_string+0x4c>
        PB_RETURN_ERROR(stream, "size too large");
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <pb_dec_string+0x42>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	e000      	b.n	8004680 <pb_dec_string+0x44>
 800467e:	4b2a      	ldr	r3, [pc, #168]	; (8004728 <pb_dec_string+0xec>)
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	60d3      	str	r3, [r2, #12]
 8004684:	2300      	movs	r3, #0
 8004686:	e04a      	b.n	800471e <pb_dec_string+0xe2>

    /* Space for null terminator */
    alloc_size = (size_t)(size + 1);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	3301      	adds	r3, #1
 800468c:	613b      	str	r3, [r7, #16]

    if (alloc_size < size)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	429a      	cmp	r2, r3
 8004694:	d20b      	bcs.n	80046ae <pb_dec_string+0x72>
        PB_RETURN_ERROR(stream, "size too large");
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <pb_dec_string+0x68>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	e000      	b.n	80046a6 <pb_dec_string+0x6a>
 80046a4:	4b20      	ldr	r3, [pc, #128]	; (8004728 <pb_dec_string+0xec>)
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	60d3      	str	r3, [r2, #12]
 80046aa:	2300      	movs	r3, #0
 80046ac:	e037      	b.n	800471e <pb_dec_string+0xe2>

    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	7d9b      	ldrb	r3, [r3, #22]
 80046b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80046b6:	2b80      	cmp	r3, #128	; 0x80
 80046b8:	d10b      	bne.n	80046d2 <pb_dec_string+0x96>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <pb_dec_string+0x8c>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	e000      	b.n	80046ca <pb_dec_string+0x8e>
 80046c8:	4b18      	ldr	r3, [pc, #96]	; (800472c <pb_dec_string+0xf0>)
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	60d3      	str	r3, [r2, #12]
 80046ce:	2300      	movs	r3, #0
 80046d0:	e025      	b.n	800471e <pb_dec_string+0xe2>
        dest = *(pb_byte_t**)field->pData;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	8a5b      	ldrh	r3, [r3, #18]
 80046d6:	461a      	mov	r2, r3
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4293      	cmp	r3, r2
 80046dc:	d90b      	bls.n	80046f6 <pb_dec_string+0xba>
            PB_RETURN_ERROR(stream, "string overflow");
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <pb_dec_string+0xb0>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	e000      	b.n	80046ee <pb_dec_string+0xb2>
 80046ec:	4b10      	ldr	r3, [pc, #64]	; (8004730 <pb_dec_string+0xf4>)
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	60d3      	str	r3, [r2, #12]
 80046f2:	2300      	movs	r3, #0
 80046f4:	e013      	b.n	800471e <pb_dec_string+0xe2>
    }
    
    dest[size] = 0;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	4413      	add	r3, r2
 80046fc:	2200      	movs	r2, #0
 80046fe:	701a      	strb	r2, [r3, #0]

    if (!pb_read(stream, dest, (size_t)size))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	461a      	mov	r2, r3
 8004704:	6979      	ldr	r1, [r7, #20]
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7fe fb4c 	bl	8002da4 <pb_read>
 800470c:	4603      	mov	r3, r0
 800470e:	f083 0301 	eor.w	r3, r3, #1
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <pb_dec_string+0xe0>
        return false;
 8004718:	2300      	movs	r3, #0
 800471a:	e000      	b.n	800471e <pb_dec_string+0xe2>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8((const char*)dest))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return true;
 800471c:	2301      	movs	r3, #1
}
 800471e:	4618      	mov	r0, r3
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	08009a20 	.word	0x08009a20
 800472c:	08009968 	.word	0x08009968
 8004730:	08009a30 	.word	0x08009a30

08004734 <pb_dec_submessage>:

static bool checkreturn pb_dec_submessage(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b08a      	sub	sp, #40	; 0x28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
    bool status = true;
 800473e:	2301      	movs	r3, #1
 8004740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    bool submsg_consumed = false;
 8004744:	2300      	movs	r3, #0
 8004746:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    pb_istream_t substream;

    if (!pb_make_string_substream(stream, &substream))
 800474a:	f107 030c 	add.w	r3, r7, #12
 800474e:	4619      	mov	r1, r3
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7fe fe2d 	bl	80033b0 <pb_make_string_substream>
 8004756:	4603      	mov	r3, r0
 8004758:	f083 0301 	eor.w	r3, r3, #1
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <pb_dec_submessage+0x32>
        return false;
 8004762:	2300      	movs	r3, #0
 8004764:	e069      	b.n	800483a <pb_dec_submessage+0x106>
    
    if (field->submsg_desc == NULL)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10b      	bne.n	8004786 <pb_dec_submessage+0x52>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <pb_dec_submessage+0x48>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	e000      	b.n	800477e <pb_dec_submessage+0x4a>
 800477c:	4b31      	ldr	r3, [pc, #196]	; (8004844 <pb_dec_submessage+0x110>)
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	60d3      	str	r3, [r2, #12]
 8004782:	2300      	movs	r3, #0
 8004784:	e059      	b.n	800483a <pb_dec_submessage+0x106>
    
    /* Submessages can have a separate message-level callback that is called
     * before decoding the message. Typically it is used to set callback fields
     * inside oneofs. */
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	7d9b      	ldrb	r3, [r3, #22]
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	2b09      	cmp	r3, #9
 8004790:	d11c      	bne.n	80047cc <pb_dec_submessage+0x98>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d018      	beq.n	80047cc <pb_dec_submessage+0x98>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	3b08      	subs	r3, #8
 80047a0:	61fb      	str	r3, [r7, #28]
        if (callback->funcs.decode)
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d010      	beq.n	80047cc <pb_dec_submessage+0x98>
        {
            status = callback->funcs.decode(&substream, field, &callback->arg);
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	3204      	adds	r2, #4
 80047b2:	f107 000c 	add.w	r0, r7, #12
 80047b6:	6839      	ldr	r1, [r7, #0]
 80047b8:	4798      	blx	r3
 80047ba:	4603      	mov	r3, r0
 80047bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            if (substream.bytes_left == 0)
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d102      	bne.n	80047cc <pb_dec_submessage+0x98>
            {
                submsg_consumed = true;
 80047c6:	2301      	movs	r3, #1
 80047c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            }
        }
    }

    /* Now decode the submessage contents */
    if (status && !submsg_consumed)
 80047cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d022      	beq.n	800481a <pb_dec_submessage+0xe6>
 80047d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80047d8:	f083 0301 	eor.w	r3, r3, #1
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01b      	beq.n	800481a <pb_dec_submessage+0xe6>
    {
        unsigned int flags = 0;
 80047e2:	2300      	movs	r3, #0
 80047e4:	623b      	str	r3, [r7, #32]

        /* Static required/optional fields are already initialized by top-level
         * pb_decode(), no need to initialize them again. */
        if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	7d9b      	ldrb	r3, [r3, #22]
 80047ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d107      	bne.n	8004802 <pb_dec_submessage+0xce>
            PB_HTYPE(field->type) != PB_HTYPE_REPEATED)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	7d9b      	ldrb	r3, [r3, #22]
 80047f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
        if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 80047fa:	2b20      	cmp	r3, #32
 80047fc:	d001      	beq.n	8004802 <pb_dec_submessage+0xce>
        {
            flags = PB_DECODE_NOINIT;
 80047fe:	2301      	movs	r3, #1
 8004800:	623b      	str	r3, [r7, #32]
        }

        status = pb_decode_inner(&substream, field->submsg_desc, field->pData, flags);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	69da      	ldr	r2, [r3, #28]
 800480a:	f107 000c 	add.w	r0, r7, #12
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	f7ff fafa 	bl	8003e08 <pb_decode_inner>
 8004814:	4603      	mov	r3, r0
 8004816:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    
    if (!pb_close_string_substream(stream, &substream))
 800481a:	f107 030c 	add.w	r3, r7, #12
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7fe fdff 	bl	8003424 <pb_close_string_substream>
 8004826:	4603      	mov	r3, r0
 8004828:	f083 0301 	eor.w	r3, r3, #1
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <pb_dec_submessage+0x102>
        return false;
 8004832:	2300      	movs	r3, #0
 8004834:	e001      	b.n	800483a <pb_dec_submessage+0x106>

    return status;
 8004836:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800483a:	4618      	mov	r0, r3
 800483c:	3728      	adds	r7, #40	; 0x28
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	08009a40 	.word	0x08009a40

08004848 <pb_dec_fixed_length_bytes>:

static bool checkreturn pb_dec_fixed_length_bytes(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
    uint32_t size;

    if (!pb_decode_varint32(stream, &size))
 8004852:	f107 030c 	add.w	r3, r7, #12
 8004856:	4619      	mov	r1, r3
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7fe fc1d 	bl	8003098 <pb_decode_varint32>
 800485e:	4603      	mov	r3, r0
 8004860:	f083 0301 	eor.w	r3, r3, #1
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <pb_dec_fixed_length_bytes+0x26>
        return false;
 800486a:	2300      	movs	r3, #0
 800486c:	e037      	b.n	80048de <pb_dec_fixed_length_bytes+0x96>

    if (size > PB_SIZE_MAX)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004874:	d30b      	bcc.n	800488e <pb_dec_fixed_length_bytes+0x46>
        PB_RETURN_ERROR(stream, "bytes overflow");
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <pb_dec_fixed_length_bytes+0x3c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	e000      	b.n	8004886 <pb_dec_fixed_length_bytes+0x3e>
 8004884:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <pb_dec_fixed_length_bytes+0xa0>)
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	60d3      	str	r3, [r2, #12]
 800488a:	2300      	movs	r3, #0
 800488c:	e027      	b.n	80048de <pb_dec_fixed_length_bytes+0x96>

    if (size == 0)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d109      	bne.n	80048a8 <pb_dec_fixed_length_bytes+0x60>
    {
        /* As a special case, treat empty bytes string as all zeros for fixed_length_bytes. */
        memset(field->pData, 0, (size_t)field->data_size);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	69d8      	ldr	r0, [r3, #28]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	8a5b      	ldrh	r3, [r3, #18]
 800489c:	461a      	mov	r2, r3
 800489e:	2100      	movs	r1, #0
 80048a0:	f004 fa98 	bl	8008dd4 <memset>
        return true;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e01a      	b.n	80048de <pb_dec_fixed_length_bytes+0x96>
    }

    if (size != field->data_size)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	8a5b      	ldrh	r3, [r3, #18]
 80048ac:	461a      	mov	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d00b      	beq.n	80048cc <pb_dec_fixed_length_bytes+0x84>
        PB_RETURN_ERROR(stream, "incorrect fixed length bytes size");
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d002      	beq.n	80048c2 <pb_dec_fixed_length_bytes+0x7a>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	e000      	b.n	80048c4 <pb_dec_fixed_length_bytes+0x7c>
 80048c2:	4b0a      	ldr	r3, [pc, #40]	; (80048ec <pb_dec_fixed_length_bytes+0xa4>)
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	60d3      	str	r3, [r2, #12]
 80048c8:	2300      	movs	r3, #0
 80048ca:	e008      	b.n	80048de <pb_dec_fixed_length_bytes+0x96>

    return pb_read(stream, (pb_byte_t*)field->pData, (size_t)field->data_size);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	69d9      	ldr	r1, [r3, #28]
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	8a5b      	ldrh	r3, [r3, #18]
 80048d4:	461a      	mov	r2, r3
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7fe fa64 	bl	8002da4 <pb_read>
 80048dc:	4603      	mov	r3, r0
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	08009a10 	.word	0x08009a10
 80048ec:	08009a5c 	.word	0x08009a5c

080048f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048f6:	4b0f      	ldr	r3, [pc, #60]	; (8004934 <HAL_MspInit+0x44>)
 80048f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048fa:	4a0e      	ldr	r2, [pc, #56]	; (8004934 <HAL_MspInit+0x44>)
 80048fc:	f043 0301 	orr.w	r3, r3, #1
 8004900:	6613      	str	r3, [r2, #96]	; 0x60
 8004902:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <HAL_MspInit+0x44>)
 8004904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	607b      	str	r3, [r7, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800490e:	4b09      	ldr	r3, [pc, #36]	; (8004934 <HAL_MspInit+0x44>)
 8004910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004912:	4a08      	ldr	r2, [pc, #32]	; (8004934 <HAL_MspInit+0x44>)
 8004914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004918:	6593      	str	r3, [r2, #88]	; 0x58
 800491a:	4b06      	ldr	r3, [pc, #24]	; (8004934 <HAL_MspInit+0x44>)
 800491c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800491e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004926:	f001 fbab 	bl	8006080 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800492a:	bf00      	nop
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000

08004938 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b09a      	sub	sp, #104	; 0x68
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004940:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004950:	f107 0310 	add.w	r3, r7, #16
 8004954:	2244      	movs	r2, #68	; 0x44
 8004956:	2100      	movs	r1, #0
 8004958:	4618      	mov	r0, r3
 800495a:	f004 fa3b 	bl	8008dd4 <memset>
  if(hfdcan->Instance==FDCAN1)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a24      	ldr	r2, [pc, #144]	; (80049f4 <HAL_FDCAN_MspInit+0xbc>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d141      	bne.n	80049ec <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004968:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800496c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800496e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004972:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004974:	f107 0310 	add.w	r3, r7, #16
 8004978:	4618      	mov	r0, r3
 800497a:	f002 f887 	bl	8006a8c <HAL_RCCEx_PeriphCLKConfig>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8004984:	f7fd fee8 	bl	8002758 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004988:	4b1b      	ldr	r3, [pc, #108]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 800498a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498c:	4a1a      	ldr	r2, [pc, #104]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 800498e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004992:	6593      	str	r3, [r2, #88]	; 0x58
 8004994:	4b18      	ldr	r3, [pc, #96]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 8004996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049a0:	4b15      	ldr	r3, [pc, #84]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 80049a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a4:	4a14      	ldr	r2, [pc, #80]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 80049a6:	f043 0301 	orr.w	r3, r3, #1
 80049aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049ac:	4b12      	ldr	r3, [pc, #72]	; (80049f8 <HAL_FDCAN_MspInit+0xc0>)
 80049ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	60bb      	str	r3, [r7, #8]
 80049b6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80049b8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80049bc:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049be:	2302      	movs	r3, #2
 80049c0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049c6:	2300      	movs	r3, #0
 80049c8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80049ca:	2309      	movs	r3, #9
 80049cc:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80049d2:	4619      	mov	r1, r3
 80049d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d8:	f001 f914 	bl	8005c04 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80049dc:	2200      	movs	r2, #0
 80049de:	2100      	movs	r1, #0
 80049e0:	2015      	movs	r0, #21
 80049e2:	f000 fb86 	bl	80050f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80049e6:	2015      	movs	r0, #21
 80049e8:	f000 fb9d 	bl	8005126 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80049ec:	bf00      	nop
 80049ee:	3768      	adds	r7, #104	; 0x68
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40006400 	.word	0x40006400
 80049f8:	40021000 	.word	0x40021000

080049fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1f      	ldr	r2, [pc, #124]	; (8004a88 <HAL_TIM_Base_MspInit+0x8c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10c      	bne.n	8004a28 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a0e:	4b1f      	ldr	r3, [pc, #124]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a12:	4a1e      	ldr	r2, [pc, #120]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a18:	6613      	str	r3, [r2, #96]	; 0x60
 8004a1a:	4b1c      	ldr	r3, [pc, #112]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004a26:	e02a      	b.n	8004a7e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a18      	ldr	r2, [pc, #96]	; (8004a90 <HAL_TIM_Base_MspInit+0x94>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d114      	bne.n	8004a5c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a32:	4b16      	ldr	r3, [pc, #88]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a36:	4a15      	ldr	r2, [pc, #84]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a38:	f043 0310 	orr.w	r3, r3, #16
 8004a3c:	6593      	str	r3, [r2, #88]	; 0x58
 8004a3e:	4b13      	ldr	r3, [pc, #76]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	613b      	str	r3, [r7, #16]
 8004a48:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	2036      	movs	r0, #54	; 0x36
 8004a50:	f000 fb4f 	bl	80050f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a54:	2036      	movs	r0, #54	; 0x36
 8004a56:	f000 fb66 	bl	8005126 <HAL_NVIC_EnableIRQ>
}
 8004a5a:	e010      	b.n	8004a7e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a0c      	ldr	r2, [pc, #48]	; (8004a94 <HAL_TIM_Base_MspInit+0x98>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d10b      	bne.n	8004a7e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004a66:	4b09      	ldr	r3, [pc, #36]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a6a:	4a08      	ldr	r2, [pc, #32]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a70:	6613      	str	r3, [r2, #96]	; 0x60
 8004a72:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <HAL_TIM_Base_MspInit+0x90>)
 8004a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a7a:	60fb      	str	r3, [r7, #12]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
}
 8004a7e:	bf00      	nop
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	40001000 	.word	0x40001000
 8004a94:	40013400 	.word	0x40013400

08004a98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a0a      	ldr	r2, [pc, #40]	; (8004ad0 <HAL_TIM_PWM_MspInit+0x38>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d10b      	bne.n	8004ac2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8004aac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aae:	4a09      	ldr	r2, [pc, #36]	; (8004ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8004ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab4:	6613      	str	r3, [r2, #96]	; 0x60
 8004ab6:	4b07      	ldr	r3, [pc, #28]	; (8004ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8004ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004abe:	60fb      	str	r3, [r7, #12]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004ac2:	bf00      	nop
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40014000 	.word	0x40014000
 8004ad4:	40021000 	.word	0x40021000

08004ad8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b08a      	sub	sp, #40	; 0x28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae0:	f107 0314 	add.w	r3, r7, #20
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	605a      	str	r2, [r3, #4]
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	60da      	str	r2, [r3, #12]
 8004aee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a35      	ldr	r2, [pc, #212]	; (8004bcc <HAL_TIM_MspPostInit+0xf4>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d11e      	bne.n	8004b38 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004afa:	4b35      	ldr	r3, [pc, #212]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afe:	4a34      	ldr	r2, [pc, #208]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b06:	4b32      	ldr	r3, [pc, #200]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b18:	2302      	movs	r3, #2
 8004b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b20:	2300      	movs	r3, #0
 8004b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004b24:	2306      	movs	r3, #6
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b28:	f107 0314 	add.w	r3, r7, #20
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b32:	f001 f867 	bl	8005c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004b36:	e045      	b.n	8004bc4 <HAL_TIM_MspPostInit+0xec>
  else if(htim->Instance==TIM8)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a25      	ldr	r2, [pc, #148]	; (8004bd4 <HAL_TIM_MspPostInit+0xfc>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d11e      	bne.n	8004b80 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b42:	4b23      	ldr	r3, [pc, #140]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b46:	4a22      	ldr	r2, [pc, #136]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b60:	2302      	movs	r3, #2
 8004b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004b64:	2302      	movs	r3, #2
 8004b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b70:	f107 0314 	add.w	r3, r7, #20
 8004b74:	4619      	mov	r1, r3
 8004b76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b7a:	f001 f843 	bl	8005c04 <HAL_GPIO_Init>
}
 8004b7e:	e021      	b.n	8004bc4 <HAL_TIM_MspPostInit+0xec>
  else if(htim->Instance==TIM15)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a14      	ldr	r2, [pc, #80]	; (8004bd8 <HAL_TIM_MspPostInit+0x100>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d11c      	bne.n	8004bc4 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8a:	4b11      	ldr	r3, [pc, #68]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8e:	4a10      	ldr	r2, [pc, #64]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b96:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <HAL_TIM_MspPostInit+0xf8>)
 8004b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004baa:	2302      	movs	r3, #2
 8004bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8004bb2:	2309      	movs	r3, #9
 8004bb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb6:	f107 0314 	add.w	r3, r7, #20
 8004bba:	4619      	mov	r1, r3
 8004bbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bc0:	f001 f820 	bl	8005c04 <HAL_GPIO_Init>
}
 8004bc4:	bf00      	nop
 8004bc6:	3728      	adds	r7, #40	; 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40012c00 	.word	0x40012c00
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	40013400 	.word	0x40013400
 8004bd8:	40014000 	.word	0x40014000

08004bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004be0:	e7fe      	b.n	8004be0 <NMI_Handler+0x4>

08004be2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004be2:	b480      	push	{r7}
 8004be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004be6:	e7fe      	b.n	8004be6 <HardFault_Handler+0x4>

08004be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bec:	e7fe      	b.n	8004bec <MemManage_Handler+0x4>

08004bee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bf2:	e7fe      	b.n	8004bf2 <BusFault_Handler+0x4>

08004bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bf8:	e7fe      	b.n	8004bf8 <UsageFault_Handler+0x4>

08004bfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bfe:	bf00      	nop
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr

08004c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c16:	b480      	push	{r7}
 8004c18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c28:	f000 f96a 	bl	8004f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c2c:	bf00      	nop
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004c34:	4802      	ldr	r0, [pc, #8]	; (8004c40 <FDCAN1_IT0_IRQHandler+0x10>)
 8004c36:	f000 fe01 	bl	800583c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004c3a:	bf00      	nop
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20000084 	.word	0x20000084

08004c44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004c48:	4802      	ldr	r0, [pc, #8]	; (8004c54 <TIM6_DAC_IRQHandler+0x10>)
 8004c4a:	f002 fb29 	bl	80072a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c4e:	bf00      	nop
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000134 	.word	0x20000134

08004c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0
  return 1;
 8004c5c:	2301      	movs	r3, #1
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <_kill>:

int _kill(int pid, int sig)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c72:	f004 f951 	bl	8008f18 <__errno>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2216      	movs	r2, #22
 8004c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8004c7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3708      	adds	r7, #8
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <_exit>:

void _exit (int status)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff ffe7 	bl	8004c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c9a:	e7fe      	b.n	8004c9a <_exit+0x12>

08004c9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ca8:	2300      	movs	r3, #0
 8004caa:	617b      	str	r3, [r7, #20]
 8004cac:	e00a      	b.n	8004cc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004cae:	f3af 8000 	nop.w
 8004cb2:	4601      	mov	r1, r0
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	1c5a      	adds	r2, r3, #1
 8004cb8:	60ba      	str	r2, [r7, #8]
 8004cba:	b2ca      	uxtb	r2, r1
 8004cbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	dbf0      	blt.n	8004cae <_read+0x12>
  }

  return len;
 8004ccc:	687b      	ldr	r3, [r7, #4]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b086      	sub	sp, #24
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	e009      	b.n	8004cfc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	60ba      	str	r2, [r7, #8]
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	617b      	str	r3, [r7, #20]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	dbf1      	blt.n	8004ce8 <_write+0x12>
  }
  return len;
 8004d04:	687b      	ldr	r3, [r7, #4]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <_close>:

int _close(int file)
{
 8004d0e:	b480      	push	{r7}
 8004d10:	b083      	sub	sp, #12
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d36:	605a      	str	r2, [r3, #4]
  return 0;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <_isatty>:

int _isatty(int file)
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d4e:	2301      	movs	r3, #1
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
	...

08004d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d80:	4a14      	ldr	r2, [pc, #80]	; (8004dd4 <_sbrk+0x5c>)
 8004d82:	4b15      	ldr	r3, [pc, #84]	; (8004dd8 <_sbrk+0x60>)
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d8c:	4b13      	ldr	r3, [pc, #76]	; (8004ddc <_sbrk+0x64>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d102      	bne.n	8004d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d94:	4b11      	ldr	r3, [pc, #68]	; (8004ddc <_sbrk+0x64>)
 8004d96:	4a12      	ldr	r2, [pc, #72]	; (8004de0 <_sbrk+0x68>)
 8004d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d9a:	4b10      	ldr	r3, [pc, #64]	; (8004ddc <_sbrk+0x64>)
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4413      	add	r3, r2
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d207      	bcs.n	8004db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004da8:	f004 f8b6 	bl	8008f18 <__errno>
 8004dac:	4603      	mov	r3, r0
 8004dae:	220c      	movs	r2, #12
 8004db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004db2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004db6:	e009      	b.n	8004dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004db8:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <_sbrk+0x64>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dbe:	4b07      	ldr	r3, [pc, #28]	; (8004ddc <_sbrk+0x64>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	4a05      	ldr	r2, [pc, #20]	; (8004ddc <_sbrk+0x64>)
 8004dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dca:	68fb      	ldr	r3, [r7, #12]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	20008000 	.word	0x20008000
 8004dd8:	00000400 	.word	0x00000400
 8004ddc:	200006f8 	.word	0x200006f8
 8004de0:	20000850 	.word	0x20000850

08004de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004de8:	4b06      	ldr	r3, [pc, #24]	; (8004e04 <SystemInit+0x20>)
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dee:	4a05      	ldr	r2, [pc, #20]	; (8004e04 <SystemInit+0x20>)
 8004df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004df8:	bf00      	nop
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	e000ed00 	.word	0xe000ed00

08004e08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004e08:	480d      	ldr	r0, [pc, #52]	; (8004e40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004e0a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e0c:	f7ff ffea 	bl	8004de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e10:	480c      	ldr	r0, [pc, #48]	; (8004e44 <LoopForever+0x6>)
  ldr r1, =_edata
 8004e12:	490d      	ldr	r1, [pc, #52]	; (8004e48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e14:	4a0d      	ldr	r2, [pc, #52]	; (8004e4c <LoopForever+0xe>)
  movs r3, #0
 8004e16:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004e18:	e002      	b.n	8004e20 <LoopCopyDataInit>

08004e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e1e:	3304      	adds	r3, #4

08004e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e24:	d3f9      	bcc.n	8004e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e26:	4a0a      	ldr	r2, [pc, #40]	; (8004e50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e28:	4c0a      	ldr	r4, [pc, #40]	; (8004e54 <LoopForever+0x16>)
  movs r3, #0
 8004e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e2c:	e001      	b.n	8004e32 <LoopFillZerobss>

08004e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e30:	3204      	adds	r2, #4

08004e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e34:	d3fb      	bcc.n	8004e2e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004e36:	f004 f875 	bl	8008f24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e3a:	f7fc ffb7 	bl	8001dac <main>

08004e3e <LoopForever>:

LoopForever:
    b LoopForever
 8004e3e:	e7fe      	b.n	8004e3e <LoopForever>
  ldr   r0, =_estack
 8004e40:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8004e4c:	08009b94 	.word	0x08009b94
  ldr r2, =_sbss
 8004e50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004e54:	20000850 	.word	0x20000850

08004e58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e58:	e7fe      	b.n	8004e58 <ADC1_2_IRQHandler>

08004e5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e64:	2003      	movs	r0, #3
 8004e66:	f000 f939 	bl	80050dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e6a:	200f      	movs	r0, #15
 8004e6c:	f000 f80e 	bl	8004e8c <HAL_InitTick>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	71fb      	strb	r3, [r7, #7]
 8004e7a:	e001      	b.n	8004e80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e7c:	f7ff fd38 	bl	80048f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e80:	79fb      	ldrb	r3, [r7, #7]

}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004e98:	4b16      	ldr	r3, [pc, #88]	; (8004ef4 <HAL_InitTick+0x68>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d022      	beq.n	8004ee6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004ea0:	4b15      	ldr	r3, [pc, #84]	; (8004ef8 <HAL_InitTick+0x6c>)
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	4b13      	ldr	r3, [pc, #76]	; (8004ef4 <HAL_InitTick+0x68>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004eac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 f944 	bl	8005142 <HAL_SYSTICK_Config>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10f      	bne.n	8004ee0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b0f      	cmp	r3, #15
 8004ec4:	d809      	bhi.n	8004eda <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ece:	f000 f910 	bl	80050f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	; (8004efc <HAL_InitTick+0x70>)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	e007      	b.n	8004eea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	73fb      	strb	r3, [r7, #15]
 8004ede:	e004      	b.n	8004eea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
 8004ee4:	e001      	b.n	8004eea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000008 	.word	0x20000008
 8004ef8:	20000000 	.word	0x20000000
 8004efc:	20000004 	.word	0x20000004

08004f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f04:	4b05      	ldr	r3, [pc, #20]	; (8004f1c <HAL_IncTick+0x1c>)
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	4b05      	ldr	r3, [pc, #20]	; (8004f20 <HAL_IncTick+0x20>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	4a03      	ldr	r2, [pc, #12]	; (8004f1c <HAL_IncTick+0x1c>)
 8004f10:	6013      	str	r3, [r2, #0]
}
 8004f12:	bf00      	nop
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	200006fc 	.word	0x200006fc
 8004f20:	20000008 	.word	0x20000008

08004f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  return uwTick;
 8004f28:	4b03      	ldr	r3, [pc, #12]	; (8004f38 <HAL_GetTick+0x14>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	200006fc 	.word	0x200006fc

08004f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f4c:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <__NVIC_SetPriorityGrouping+0x44>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f58:	4013      	ands	r3, r2
 8004f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f6e:	4a04      	ldr	r2, [pc, #16]	; (8004f80 <__NVIC_SetPriorityGrouping+0x44>)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	60d3      	str	r3, [r2, #12]
}
 8004f74:	bf00      	nop
 8004f76:	3714      	adds	r7, #20
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr
 8004f80:	e000ed00 	.word	0xe000ed00

08004f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f88:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <__NVIC_GetPriorityGrouping+0x18>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	0a1b      	lsrs	r3, r3, #8
 8004f8e:	f003 0307 	and.w	r3, r3, #7
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	e000ed00 	.word	0xe000ed00

08004fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	db0b      	blt.n	8004fca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fb2:	79fb      	ldrb	r3, [r7, #7]
 8004fb4:	f003 021f 	and.w	r2, r3, #31
 8004fb8:	4907      	ldr	r1, [pc, #28]	; (8004fd8 <__NVIC_EnableIRQ+0x38>)
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	095b      	lsrs	r3, r3, #5
 8004fc0:	2001      	movs	r0, #1
 8004fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8004fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	e000e100 	.word	0xe000e100

08004fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	6039      	str	r1, [r7, #0]
 8004fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	db0a      	blt.n	8005006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	b2da      	uxtb	r2, r3
 8004ff4:	490c      	ldr	r1, [pc, #48]	; (8005028 <__NVIC_SetPriority+0x4c>)
 8004ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ffa:	0112      	lsls	r2, r2, #4
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	440b      	add	r3, r1
 8005000:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005004:	e00a      	b.n	800501c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	b2da      	uxtb	r2, r3
 800500a:	4908      	ldr	r1, [pc, #32]	; (800502c <__NVIC_SetPriority+0x50>)
 800500c:	79fb      	ldrb	r3, [r7, #7]
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	3b04      	subs	r3, #4
 8005014:	0112      	lsls	r2, r2, #4
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	440b      	add	r3, r1
 800501a:	761a      	strb	r2, [r3, #24]
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	e000e100 	.word	0xe000e100
 800502c:	e000ed00 	.word	0xe000ed00

08005030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005030:	b480      	push	{r7}
 8005032:	b089      	sub	sp, #36	; 0x24
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	f1c3 0307 	rsb	r3, r3, #7
 800504a:	2b04      	cmp	r3, #4
 800504c:	bf28      	it	cs
 800504e:	2304      	movcs	r3, #4
 8005050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	3304      	adds	r3, #4
 8005056:	2b06      	cmp	r3, #6
 8005058:	d902      	bls.n	8005060 <NVIC_EncodePriority+0x30>
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	3b03      	subs	r3, #3
 800505e:	e000      	b.n	8005062 <NVIC_EncodePriority+0x32>
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005064:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	fa02 f303 	lsl.w	r3, r2, r3
 800506e:	43da      	mvns	r2, r3
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	401a      	ands	r2, r3
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005078:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	fa01 f303 	lsl.w	r3, r1, r3
 8005082:	43d9      	mvns	r1, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005088:	4313      	orrs	r3, r2
         );
}
 800508a:	4618      	mov	r0, r3
 800508c:	3724      	adds	r7, #36	; 0x24
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050a8:	d301      	bcc.n	80050ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050aa:	2301      	movs	r3, #1
 80050ac:	e00f      	b.n	80050ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050ae:	4a0a      	ldr	r2, [pc, #40]	; (80050d8 <SysTick_Config+0x40>)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3b01      	subs	r3, #1
 80050b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050b6:	210f      	movs	r1, #15
 80050b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050bc:	f7ff ff8e 	bl	8004fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050c0:	4b05      	ldr	r3, [pc, #20]	; (80050d8 <SysTick_Config+0x40>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050c6:	4b04      	ldr	r3, [pc, #16]	; (80050d8 <SysTick_Config+0x40>)
 80050c8:	2207      	movs	r2, #7
 80050ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	e000e010 	.word	0xe000e010

080050dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f7ff ff29 	bl	8004f3c <__NVIC_SetPriorityGrouping>
}
 80050ea:	bf00      	nop
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b086      	sub	sp, #24
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	4603      	mov	r3, r0
 80050fa:	60b9      	str	r1, [r7, #8]
 80050fc:	607a      	str	r2, [r7, #4]
 80050fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005100:	f7ff ff40 	bl	8004f84 <__NVIC_GetPriorityGrouping>
 8005104:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	68b9      	ldr	r1, [r7, #8]
 800510a:	6978      	ldr	r0, [r7, #20]
 800510c:	f7ff ff90 	bl	8005030 <NVIC_EncodePriority>
 8005110:	4602      	mov	r2, r0
 8005112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005116:	4611      	mov	r1, r2
 8005118:	4618      	mov	r0, r3
 800511a:	f7ff ff5f 	bl	8004fdc <__NVIC_SetPriority>
}
 800511e:	bf00      	nop
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b082      	sub	sp, #8
 800512a:	af00      	add	r7, sp, #0
 800512c:	4603      	mov	r3, r0
 800512e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff ff33 	bl	8004fa0 <__NVIC_EnableIRQ>
}
 800513a:	bf00      	nop
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b082      	sub	sp, #8
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff ffa4 	bl	8005098 <SysTick_Config>
 8005150:	4603      	mov	r3, r0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3708      	adds	r7, #8
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
	...

0800515c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e147      	b.n	80053fe <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d106      	bne.n	8005188 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7ff fbd8 	bl	8004938 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699a      	ldr	r2, [r3, #24]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0210 	bic.w	r2, r2, #16
 8005196:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005198:	f7ff fec4 	bl	8004f24 <HAL_GetTick>
 800519c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800519e:	e012      	b.n	80051c6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80051a0:	f7ff fec0 	bl	8004f24 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b0a      	cmp	r3, #10
 80051ac:	d90b      	bls.n	80051c6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b2:	f043 0201 	orr.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2203      	movs	r2, #3
 80051be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e11b      	b.n	80053fe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d0e5      	beq.n	80051a0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	699a      	ldr	r2, [r3, #24]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0201 	orr.w	r2, r2, #1
 80051e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051e4:	f7ff fe9e 	bl	8004f24 <HAL_GetTick>
 80051e8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80051ea:	e012      	b.n	8005212 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80051ec:	f7ff fe9a 	bl	8004f24 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b0a      	cmp	r3, #10
 80051f8:	d90b      	bls.n	8005212 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051fe:	f043 0201 	orr.w	r2, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2203      	movs	r2, #3
 800520a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e0f5      	b.n	80053fe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0e5      	beq.n	80051ec <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699a      	ldr	r2, [r3, #24]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f042 0202 	orr.w	r2, r2, #2
 800522e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a74      	ldr	r2, [pc, #464]	; (8005408 <HAL_FDCAN_Init+0x2ac>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d103      	bne.n	8005242 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800523a:	4a74      	ldr	r2, [pc, #464]	; (800540c <HAL_FDCAN_Init+0x2b0>)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	7c1b      	ldrb	r3, [r3, #16]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d108      	bne.n	800525c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005258:	619a      	str	r2, [r3, #24]
 800525a:	e007      	b.n	800526c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800526a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	7c5b      	ldrb	r3, [r3, #17]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d108      	bne.n	8005286 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699a      	ldr	r2, [r3, #24]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005282:	619a      	str	r2, [r3, #24]
 8005284:	e007      	b.n	8005296 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	699a      	ldr	r2, [r3, #24]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005294:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	7c9b      	ldrb	r3, [r3, #18]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d108      	bne.n	80052b0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	699a      	ldr	r2, [r3, #24]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80052ac:	619a      	str	r2, [r3, #24]
 80052ae:	e007      	b.n	80052c0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699a      	ldr	r2, [r3, #24]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052be:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	699a      	ldr	r2, [r3, #24]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80052e4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	691a      	ldr	r2, [r3, #16]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 0210 	bic.w	r2, r2, #16
 80052f4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d108      	bne.n	8005310 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	699a      	ldr	r2, [r3, #24]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f042 0204 	orr.w	r2, r2, #4
 800530c:	619a      	str	r2, [r3, #24]
 800530e:	e02c      	b.n	800536a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d028      	beq.n	800536a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d01c      	beq.n	800535a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	699a      	ldr	r2, [r3, #24]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800532e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0210 	orr.w	r2, r2, #16
 800533e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	2b03      	cmp	r3, #3
 8005346:	d110      	bne.n	800536a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699a      	ldr	r2, [r3, #24]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f042 0220 	orr.w	r2, r2, #32
 8005356:	619a      	str	r2, [r3, #24]
 8005358:	e007      	b.n	800536a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	699a      	ldr	r2, [r3, #24]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0220 	orr.w	r2, r2, #32
 8005368:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	3b01      	subs	r3, #1
 8005370:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	3b01      	subs	r3, #1
 8005378:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800537a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005382:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	3b01      	subs	r3, #1
 800538c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005392:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005394:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800539e:	d115      	bne.n	80053cc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053aa:	3b01      	subs	r3, #1
 80053ac:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053ae:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	3b01      	subs	r3, #1
 80053b6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80053b8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c0:	3b01      	subs	r3, #1
 80053c2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80053c8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80053ca:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fbb8 	bl	8005b58 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40006400 	.word	0x40006400
 800540c:	40006500 	.word	0x40006500

08005410 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800541e:	b2db      	uxtb	r3, r3
 8005420:	2b01      	cmp	r3, #1
 8005422:	d110      	bne.n	8005446 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2202      	movs	r2, #2
 8005428:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699a      	ldr	r2, [r3, #24]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0201 	bic.w	r2, r2, #1
 800543a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	e006      	b.n	8005454 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800544a:	f043 0204 	orr.w	r2, r3, #4
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
  }
}
 8005454:	4618      	mov	r0, r3
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005460:	b480      	push	{r7}
 8005462:	b08b      	sub	sp, #44	; 0x2c
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800546e:	2300      	movs	r3, #0
 8005470:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005478:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800547a:	7efb      	ldrb	r3, [r7, #27]
 800547c:	2b02      	cmp	r3, #2
 800547e:	f040 80e8 	bne.w	8005652 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2b40      	cmp	r3, #64	; 0x40
 8005486:	d137      	bne.n	80054f8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	2b00      	cmp	r3, #0
 8005496:	d107      	bne.n	80054a8 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800549c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e0db      	b.n	8005660 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b0:	0e1b      	lsrs	r3, r3, #24
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d10a      	bne.n	80054d0 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054c2:	0a5b      	lsrs	r3, r3, #9
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80054cc:	2301      	movs	r3, #1
 80054ce:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054d8:	0a1b      	lsrs	r3, r3, #8
 80054da:	f003 0303 	and.w	r3, r3, #3
 80054de:	69fa      	ldr	r2, [r7, #28]
 80054e0:	4413      	add	r3, r2
 80054e2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80054e8:	69fa      	ldr	r2, [r7, #28]
 80054ea:	4613      	mov	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	4413      	add	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	440b      	add	r3, r1
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
 80054f6:	e036      	b.n	8005566 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005500:	f003 030f 	and.w	r3, r3, #15
 8005504:	2b00      	cmp	r3, #0
 8005506:	d107      	bne.n	8005518 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800550c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e0a3      	b.n	8005660 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005520:	0e1b      	lsrs	r3, r3, #24
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b01      	cmp	r3, #1
 8005528:	d10a      	bne.n	8005540 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005532:	0a1b      	lsrs	r3, r3, #8
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800553c:	2301      	movs	r3, #1
 800553e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005548:	0a1b      	lsrs	r3, r3, #8
 800554a:	f003 0303 	and.w	r3, r3, #3
 800554e:	69fa      	ldr	r2, [r7, #28]
 8005550:	4413      	add	r3, r2
 8005552:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005558:	69fa      	ldr	r2, [r7, #28]
 800555a:	4613      	mov	r3, r2
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	4413      	add	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	440b      	add	r3, r1
 8005564:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d107      	bne.n	800558a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	0c9b      	lsrs	r3, r3, #18
 8005580:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	e005      	b.n	8005596 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	3304      	adds	r3, #4
 80055b2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80055b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80055be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	0c1b      	lsrs	r3, r3, #16
 80055c4:	f003 020f 	and.w	r2, r3, #15
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80055cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80055d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	0e1b      	lsrs	r3, r3, #24
 80055ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80055f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	0fda      	lsrs	r2, r3, #31
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80055fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fe:	3304      	adds	r3, #4
 8005600:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005606:	2300      	movs	r3, #0
 8005608:	623b      	str	r3, [r7, #32]
 800560a:	e00a      	b.n	8005622 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	441a      	add	r2, r3
 8005612:	6839      	ldr	r1, [r7, #0]
 8005614:	6a3b      	ldr	r3, [r7, #32]
 8005616:	440b      	add	r3, r1
 8005618:	7812      	ldrb	r2, [r2, #0]
 800561a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800561c:	6a3b      	ldr	r3, [r7, #32]
 800561e:	3301      	adds	r3, #1
 8005620:	623b      	str	r3, [r7, #32]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	4a11      	ldr	r2, [pc, #68]	; (800566c <HAL_FDCAN_GetRxMessage+0x20c>)
 8005628:	5cd3      	ldrb	r3, [r2, r3]
 800562a:	461a      	mov	r2, r3
 800562c:	6a3b      	ldr	r3, [r7, #32]
 800562e:	4293      	cmp	r3, r2
 8005630:	d3ec      	bcc.n	800560c <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2b40      	cmp	r3, #64	; 0x40
 8005636:	d105      	bne.n	8005644 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005642:	e004      	b.n	800564e <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69fa      	ldr	r2, [r7, #28]
 800564a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800564e:	2300      	movs	r3, #0
 8005650:	e006      	b.n	8005660 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005656:	f043 0208 	orr.w	r2, r3, #8
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
  }
}
 8005660:	4618      	mov	r0, r3
 8005662:	372c      	adds	r7, #44	; 0x2c
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	08009afc 	.word	0x08009afc

08005670 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005682:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005684:	7dfb      	ldrb	r3, [r7, #23]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d003      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0x22>
 800568a:	7dfb      	ldrb	r3, [r7, #23]
 800568c:	2b02      	cmp	r3, #2
 800568e:	f040 80c8 	bne.w	8005822 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005698:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d004      	beq.n	80056ae <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d03b      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d031      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d004      	beq.n	80056d6 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f003 0304 	and.w	r3, r3, #4
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d027      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d004      	beq.n	80056ea <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d01d      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d004      	beq.n	80056fe <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f003 0310 	and.w	r3, r3, #16
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d013      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005704:	2b00      	cmp	r3, #0
 8005706:	d004      	beq.n	8005712 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f003 0320 	and.w	r3, r3, #32
 800570e:	2b00      	cmp	r3, #0
 8005710:	d009      	beq.n	8005726 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00c      	beq.n	8005736 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005722:	2b00      	cmp	r3, #0
 8005724:	d107      	bne.n	8005736 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0201 	orr.w	r2, r2, #1
 8005734:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	2b00      	cmp	r3, #0
 800573e:	d004      	beq.n	800574a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b00      	cmp	r3, #0
 8005748:	d13b      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005750:	2b00      	cmp	r3, #0
 8005752:	d004      	beq.n	800575e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d131      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005764:	2b00      	cmp	r3, #0
 8005766:	d004      	beq.n	8005772 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d127      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005778:	2b00      	cmp	r3, #0
 800577a:	d004      	beq.n	8005786 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b00      	cmp	r3, #0
 8005784:	d11d      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800578c:	2b00      	cmp	r3, #0
 800578e:	d004      	beq.n	800579a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	f003 0310 	and.w	r3, r3, #16
 8005796:	2b00      	cmp	r3, #0
 8005798:	d113      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d004      	beq.n	80057ae <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d109      	bne.n	80057c2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00c      	beq.n	80057d2 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d007      	beq.n	80057d2 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f042 0202 	orr.w	r2, r2, #2
 80057d0:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d009      	beq.n	80057f0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	430a      	orrs	r2, r1
 80057ec:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d009      	beq.n	800580e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	430a      	orrs	r2, r1
 800580a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	430a      	orrs	r2, r1
 800581c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	e006      	b.n	8005830 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005826:	f043 0202 	orr.w	r2, r3, #2
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
  }
}
 8005830:	4618      	mov	r0, r3
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b08c      	sub	sp, #48	; 0x30
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800584a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800584e:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005856:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005858:	4013      	ands	r3, r2
 800585a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005862:	f003 0307 	and.w	r3, r3, #7
 8005866:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005870:	4013      	ands	r3, r2
 8005872:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800587e:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005888:	4013      	ands	r3, r2
 800588a:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005892:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8005896:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800589e:	6a3a      	ldr	r2, [r7, #32]
 80058a0:	4013      	ands	r3, r2
 80058a2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80058ae:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b6:	69fa      	ldr	r2, [r7, #28]
 80058b8:	4013      	ands	r3, r2
 80058ba:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ca:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00b      	beq.n	80058ee <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d006      	beq.n	80058ee <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2240      	movs	r2, #64	; 0x40
 80058e6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f916 	bl	8005b1a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d019      	beq.n	800592c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d014      	beq.n	800592c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800590a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	4013      	ands	r3, r2
 8005918:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005922:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005924:	6939      	ldr	r1, [r7, #16]
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f8d8 	bl	8005adc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800592c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d007      	beq.n	8005942 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005938:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800593a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f8a2 	bl	8005a86 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005944:	2b00      	cmp	r3, #0
 8005946:	d007      	beq.n	8005958 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800594e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fc f890 	bl	8001a78 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005964:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005966:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f897 	bl	8005a9c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00c      	beq.n	8005992 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800597e:	2b00      	cmp	r3, #0
 8005980:	d007      	beq.n	8005992 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800598a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f890 	bl	8005ab2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005998:	2b00      	cmp	r3, #0
 800599a:	d018      	beq.n	80059ce <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d013      	beq.n	80059ce <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80059ae:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4013      	ands	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2280      	movs	r2, #128	; 0x80
 80059c4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80059c6:	68f9      	ldr	r1, [r7, #12]
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 f87c 	bl	8005ac6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00c      	beq.n	80059f2 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d007      	beq.n	80059f2 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059ea:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f880 	bl	8005af2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00c      	beq.n	8005a16 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d007      	beq.n	8005a16 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005a0e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 f878 	bl	8005b06 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00f      	beq.n	8005a40 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00a      	beq.n	8005a40 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a32:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a38:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d007      	beq.n	8005a56 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005a4e:	69f9      	ldr	r1, [r7, #28]
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 f876 	bl	8005b42 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d009      	beq.n	8005a70 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6a3a      	ldr	r2, [r7, #32]
 8005a62:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d002      	beq.n	8005a7e <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 f858 	bl	8005b2e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a7e:	bf00      	nop
 8005a80:	3730      	adds	r7, #48	; 0x30
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr

08005ab2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b083      	sub	sp, #12
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	6078      	str	r0, [r7, #4]
 8005ace:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005ae6:	bf00      	nop
 8005ae8:	370c      	adds	r7, #12
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr

08005af2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005af2:	b480      	push	{r7}
 8005af4:	b083      	sub	sp, #12
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b083      	sub	sp, #12
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b085      	sub	sp, #20
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005b60:	4b27      	ldr	r3, [pc, #156]	; (8005c00 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005b62:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b72:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7a:	041a      	lsls	r2, r3, #16
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b98:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba0:	061a      	lsls	r2, r3, #24
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	60fb      	str	r3, [r7, #12]
 8005bd8:	e005      	b.n	8005be6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3304      	adds	r3, #4
 8005be4:	60fb      	str	r3, [r7, #12]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d3f3      	bcc.n	8005bda <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8005bf2:	bf00      	nop
 8005bf4:	bf00      	nop
 8005bf6:	3714      	adds	r7, #20
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	4000a400 	.word	0x4000a400

08005c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c12:	e15a      	b.n	8005eca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	2101      	movs	r1, #1
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c20:	4013      	ands	r3, r2
 8005c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	f000 814c 	beq.w	8005ec4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f003 0303 	and.w	r3, r3, #3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d005      	beq.n	8005c44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d130      	bne.n	8005ca6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	2203      	movs	r2, #3
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	43db      	mvns	r3, r3
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c82:	43db      	mvns	r3, r3
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	4013      	ands	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	091b      	lsrs	r3, r3, #4
 8005c90:	f003 0201 	and.w	r2, r3, #1
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	2b03      	cmp	r3, #3
 8005cb0:	d017      	beq.n	8005ce2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	2203      	movs	r2, #3
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4013      	ands	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	689a      	ldr	r2, [r3, #8]
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	005b      	lsls	r3, r3, #1
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f003 0303 	and.w	r3, r3, #3
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d123      	bne.n	8005d36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	08da      	lsrs	r2, r3, #3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3208      	adds	r2, #8
 8005cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f003 0307 	and.w	r3, r3, #7
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	220f      	movs	r2, #15
 8005d06:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0a:	43db      	mvns	r3, r3
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	4013      	ands	r3, r2
 8005d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	691a      	ldr	r2, [r3, #16]
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	08da      	lsrs	r2, r3, #3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3208      	adds	r2, #8
 8005d30:	6939      	ldr	r1, [r7, #16]
 8005d32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	005b      	lsls	r3, r3, #1
 8005d40:	2203      	movs	r2, #3
 8005d42:	fa02 f303 	lsl.w	r3, r2, r3
 8005d46:	43db      	mvns	r3, r3
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f003 0203 	and.w	r2, r3, #3
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 80a6 	beq.w	8005ec4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d78:	4b5b      	ldr	r3, [pc, #364]	; (8005ee8 <HAL_GPIO_Init+0x2e4>)
 8005d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d7c:	4a5a      	ldr	r2, [pc, #360]	; (8005ee8 <HAL_GPIO_Init+0x2e4>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	6613      	str	r3, [r2, #96]	; 0x60
 8005d84:	4b58      	ldr	r3, [pc, #352]	; (8005ee8 <HAL_GPIO_Init+0x2e4>)
 8005d86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	60bb      	str	r3, [r7, #8]
 8005d8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d90:	4a56      	ldr	r2, [pc, #344]	; (8005eec <HAL_GPIO_Init+0x2e8>)
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	089b      	lsrs	r3, r3, #2
 8005d96:	3302      	adds	r3, #2
 8005d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f003 0303 	and.w	r3, r3, #3
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	220f      	movs	r2, #15
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	43db      	mvns	r3, r3
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	4013      	ands	r3, r2
 8005db2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005dba:	d01f      	beq.n	8005dfc <HAL_GPIO_Init+0x1f8>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a4c      	ldr	r2, [pc, #304]	; (8005ef0 <HAL_GPIO_Init+0x2ec>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d019      	beq.n	8005df8 <HAL_GPIO_Init+0x1f4>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a4b      	ldr	r2, [pc, #300]	; (8005ef4 <HAL_GPIO_Init+0x2f0>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d013      	beq.n	8005df4 <HAL_GPIO_Init+0x1f0>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a4a      	ldr	r2, [pc, #296]	; (8005ef8 <HAL_GPIO_Init+0x2f4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d00d      	beq.n	8005df0 <HAL_GPIO_Init+0x1ec>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a49      	ldr	r2, [pc, #292]	; (8005efc <HAL_GPIO_Init+0x2f8>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d007      	beq.n	8005dec <HAL_GPIO_Init+0x1e8>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a48      	ldr	r2, [pc, #288]	; (8005f00 <HAL_GPIO_Init+0x2fc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d101      	bne.n	8005de8 <HAL_GPIO_Init+0x1e4>
 8005de4:	2305      	movs	r3, #5
 8005de6:	e00a      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005de8:	2306      	movs	r3, #6
 8005dea:	e008      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005dec:	2304      	movs	r3, #4
 8005dee:	e006      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005df0:	2303      	movs	r3, #3
 8005df2:	e004      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e002      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e000      	b.n	8005dfe <HAL_GPIO_Init+0x1fa>
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	f002 0203 	and.w	r2, r2, #3
 8005e04:	0092      	lsls	r2, r2, #2
 8005e06:	4093      	lsls	r3, r2
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e0e:	4937      	ldr	r1, [pc, #220]	; (8005eec <HAL_GPIO_Init+0x2e8>)
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	089b      	lsrs	r3, r3, #2
 8005e14:	3302      	adds	r3, #2
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e1c:	4b39      	ldr	r3, [pc, #228]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	43db      	mvns	r3, r3
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4013      	ands	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005e40:	4a30      	ldr	r2, [pc, #192]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005e46:	4b2f      	ldr	r3, [pc, #188]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	43db      	mvns	r3, r3
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	4013      	ands	r3, r2
 8005e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d003      	beq.n	8005e6a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e6a:	4a26      	ldr	r2, [pc, #152]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005e70:	4b24      	ldr	r3, [pc, #144]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d003      	beq.n	8005e94 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e94:	4a1b      	ldr	r2, [pc, #108]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005e9a:	4b1a      	ldr	r3, [pc, #104]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	43db      	mvns	r3, r3
 8005ea4:	693a      	ldr	r2, [r7, #16]
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005ebe:	4a11      	ldr	r2, [pc, #68]	; (8005f04 <HAL_GPIO_Init+0x300>)
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f47f ae9d 	bne.w	8005c14 <HAL_GPIO_Init+0x10>
  }
}
 8005eda:	bf00      	nop
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	40010000 	.word	0x40010000
 8005ef0:	48000400 	.word	0x48000400
 8005ef4:	48000800 	.word	0x48000800
 8005ef8:	48000c00 	.word	0x48000c00
 8005efc:	48001000 	.word	0x48001000
 8005f00:	48001400 	.word	0x48001400
 8005f04:	40010400 	.word	0x40010400

08005f08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	460b      	mov	r3, r1
 8005f12:	807b      	strh	r3, [r7, #2]
 8005f14:	4613      	mov	r3, r2
 8005f16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005f18:	787b      	ldrb	r3, [r7, #1]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f1e:	887a      	ldrh	r2, [r7, #2]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f24:	e002      	b.n	8005f2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f26:	887a      	ldrh	r2, [r7, #2]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d141      	bne.n	8005fca <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f46:	4b4b      	ldr	r3, [pc, #300]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f52:	d131      	bne.n	8005fb8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f54:	4b47      	ldr	r3, [pc, #284]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f5a:	4a46      	ldr	r2, [pc, #280]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f64:	4b43      	ldr	r3, [pc, #268]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f6c:	4a41      	ldr	r2, [pc, #260]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f74:	4b40      	ldr	r3, [pc, #256]	; (8006078 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2232      	movs	r2, #50	; 0x32
 8005f7a:	fb02 f303 	mul.w	r3, r2, r3
 8005f7e:	4a3f      	ldr	r2, [pc, #252]	; (800607c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005f80:	fba2 2303 	umull	r2, r3, r2, r3
 8005f84:	0c9b      	lsrs	r3, r3, #18
 8005f86:	3301      	adds	r3, #1
 8005f88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f8a:	e002      	b.n	8005f92 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f92:	4b38      	ldr	r3, [pc, #224]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f9e:	d102      	bne.n	8005fa6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1f2      	bne.n	8005f8c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005fa6:	4b33      	ldr	r3, [pc, #204]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fb2:	d158      	bne.n	8006066 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e057      	b.n	8006068 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005fb8:	4b2e      	ldr	r3, [pc, #184]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fbe:	4a2d      	ldr	r2, [pc, #180]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fc4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005fc8:	e04d      	b.n	8006066 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fd0:	d141      	bne.n	8006056 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005fd2:	4b28      	ldr	r3, [pc, #160]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fde:	d131      	bne.n	8006044 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005fe0:	4b24      	ldr	r3, [pc, #144]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fe6:	4a23      	ldr	r2, [pc, #140]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ff0:	4b20      	ldr	r3, [pc, #128]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005ff8:	4a1e      	ldr	r2, [pc, #120]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ffa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ffe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006000:	4b1d      	ldr	r3, [pc, #116]	; (8006078 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2232      	movs	r2, #50	; 0x32
 8006006:	fb02 f303 	mul.w	r3, r2, r3
 800600a:	4a1c      	ldr	r2, [pc, #112]	; (800607c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800600c:	fba2 2303 	umull	r2, r3, r2, r3
 8006010:	0c9b      	lsrs	r3, r3, #18
 8006012:	3301      	adds	r3, #1
 8006014:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006016:	e002      	b.n	800601e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	3b01      	subs	r3, #1
 800601c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800601e:	4b15      	ldr	r3, [pc, #84]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800602a:	d102      	bne.n	8006032 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1f2      	bne.n	8006018 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006032:	4b10      	ldr	r3, [pc, #64]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800603a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800603e:	d112      	bne.n	8006066 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e011      	b.n	8006068 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006044:	4b0b      	ldr	r3, [pc, #44]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006046:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800604a:	4a0a      	ldr	r2, [pc, #40]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800604c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006050:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006054:	e007      	b.n	8006066 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006056:	4b07      	ldr	r3, [pc, #28]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800605e:	4a05      	ldr	r2, [pc, #20]	; (8006074 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006060:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006064:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	40007000 	.word	0x40007000
 8006078:	20000000 	.word	0x20000000
 800607c:	431bde83 	.word	0x431bde83

08006080 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006084:	4b05      	ldr	r3, [pc, #20]	; (800609c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	4a04      	ldr	r2, [pc, #16]	; (800609c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800608a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800608e:	6093      	str	r3, [r2, #8]
}
 8006090:	bf00      	nop
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40007000 	.word	0x40007000

080060a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e2fe      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d075      	beq.n	80061aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060be:	4b97      	ldr	r3, [pc, #604]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f003 030c 	and.w	r3, r3, #12
 80060c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060c8:	4b94      	ldr	r3, [pc, #592]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	2b0c      	cmp	r3, #12
 80060d6:	d102      	bne.n	80060de <HAL_RCC_OscConfig+0x3e>
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	2b03      	cmp	r3, #3
 80060dc:	d002      	beq.n	80060e4 <HAL_RCC_OscConfig+0x44>
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	d10b      	bne.n	80060fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060e4:	4b8d      	ldr	r3, [pc, #564]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d05b      	beq.n	80061a8 <HAL_RCC_OscConfig+0x108>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d157      	bne.n	80061a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	e2d9      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006104:	d106      	bne.n	8006114 <HAL_RCC_OscConfig+0x74>
 8006106:	4b85      	ldr	r3, [pc, #532]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a84      	ldr	r2, [pc, #528]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800610c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	e01d      	b.n	8006150 <HAL_RCC_OscConfig+0xb0>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800611c:	d10c      	bne.n	8006138 <HAL_RCC_OscConfig+0x98>
 800611e:	4b7f      	ldr	r3, [pc, #508]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a7e      	ldr	r2, [pc, #504]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006124:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	4b7c      	ldr	r3, [pc, #496]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a7b      	ldr	r2, [pc, #492]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e00b      	b.n	8006150 <HAL_RCC_OscConfig+0xb0>
 8006138:	4b78      	ldr	r3, [pc, #480]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a77      	ldr	r2, [pc, #476]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800613e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	4b75      	ldr	r3, [pc, #468]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a74      	ldr	r2, [pc, #464]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800614a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800614e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d013      	beq.n	8006180 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006158:	f7fe fee4 	bl	8004f24 <HAL_GetTick>
 800615c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006160:	f7fe fee0 	bl	8004f24 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b64      	cmp	r3, #100	; 0x64
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e29e      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006172:	4b6a      	ldr	r3, [pc, #424]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f0      	beq.n	8006160 <HAL_RCC_OscConfig+0xc0>
 800617e:	e014      	b.n	80061aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006180:	f7fe fed0 	bl	8004f24 <HAL_GetTick>
 8006184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006186:	e008      	b.n	800619a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006188:	f7fe fecc 	bl	8004f24 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	2b64      	cmp	r3, #100	; 0x64
 8006194:	d901      	bls.n	800619a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006196:	2303      	movs	r3, #3
 8006198:	e28a      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800619a:	4b60      	ldr	r3, [pc, #384]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1f0      	bne.n	8006188 <HAL_RCC_OscConfig+0xe8>
 80061a6:	e000      	b.n	80061aa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d075      	beq.n	80062a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061b6:	4b59      	ldr	r3, [pc, #356]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	f003 030c 	and.w	r3, r3, #12
 80061be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061c0:	4b56      	ldr	r3, [pc, #344]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	2b0c      	cmp	r3, #12
 80061ce:	d102      	bne.n	80061d6 <HAL_RCC_OscConfig+0x136>
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d002      	beq.n	80061dc <HAL_RCC_OscConfig+0x13c>
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	2b04      	cmp	r3, #4
 80061da:	d11f      	bne.n	800621c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061dc:	4b4f      	ldr	r3, [pc, #316]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_RCC_OscConfig+0x154>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d101      	bne.n	80061f4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e25d      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f4:	4b49      	ldr	r3, [pc, #292]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	061b      	lsls	r3, r3, #24
 8006202:	4946      	ldr	r1, [pc, #280]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006204:	4313      	orrs	r3, r2
 8006206:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006208:	4b45      	ldr	r3, [pc, #276]	; (8006320 <HAL_RCC_OscConfig+0x280>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4618      	mov	r0, r3
 800620e:	f7fe fe3d 	bl	8004e8c <HAL_InitTick>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d043      	beq.n	80062a0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e249      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d023      	beq.n	800626c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006224:	4b3d      	ldr	r3, [pc, #244]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a3c      	ldr	r2, [pc, #240]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800622a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800622e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006230:	f7fe fe78 	bl	8004f24 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006238:	f7fe fe74 	bl	8004f24 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b02      	cmp	r3, #2
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e232      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800624a:	4b34      	ldr	r3, [pc, #208]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006252:	2b00      	cmp	r3, #0
 8006254:	d0f0      	beq.n	8006238 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006256:	4b31      	ldr	r3, [pc, #196]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	061b      	lsls	r3, r3, #24
 8006264:	492d      	ldr	r1, [pc, #180]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006266:	4313      	orrs	r3, r2
 8006268:	604b      	str	r3, [r1, #4]
 800626a:	e01a      	b.n	80062a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800626c:	4b2b      	ldr	r3, [pc, #172]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a2a      	ldr	r2, [pc, #168]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006272:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006278:	f7fe fe54 	bl	8004f24 <HAL_GetTick>
 800627c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800627e:	e008      	b.n	8006292 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006280:	f7fe fe50 	bl	8004f24 <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b02      	cmp	r3, #2
 800628c:	d901      	bls.n	8006292 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e20e      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006292:	4b22      	ldr	r3, [pc, #136]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1f0      	bne.n	8006280 <HAL_RCC_OscConfig+0x1e0>
 800629e:	e000      	b.n	80062a2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d041      	beq.n	8006332 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d01c      	beq.n	80062f0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062b6:	4b19      	ldr	r3, [pc, #100]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80062b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062bc:	4a17      	ldr	r2, [pc, #92]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c6:	f7fe fe2d 	bl	8004f24 <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062cc:	e008      	b.n	80062e0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ce:	f7fe fe29 	bl	8004f24 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d901      	bls.n	80062e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e1e7      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062e0:	4b0e      	ldr	r3, [pc, #56]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80062e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d0ef      	beq.n	80062ce <HAL_RCC_OscConfig+0x22e>
 80062ee:	e020      	b.n	8006332 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062f0:	4b0a      	ldr	r3, [pc, #40]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80062f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062f6:	4a09      	ldr	r2, [pc, #36]	; (800631c <HAL_RCC_OscConfig+0x27c>)
 80062f8:	f023 0301 	bic.w	r3, r3, #1
 80062fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006300:	f7fe fe10 	bl	8004f24 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006306:	e00d      	b.n	8006324 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006308:	f7fe fe0c 	bl	8004f24 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b02      	cmp	r3, #2
 8006314:	d906      	bls.n	8006324 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e1ca      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000
 8006320:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006324:	4b8c      	ldr	r3, [pc, #560]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800632a:	f003 0302 	and.w	r3, r3, #2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1ea      	bne.n	8006308 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0304 	and.w	r3, r3, #4
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 80a6 	beq.w	800648c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006340:	2300      	movs	r3, #0
 8006342:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006344:	4b84      	ldr	r3, [pc, #528]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <HAL_RCC_OscConfig+0x2b4>
 8006350:	2301      	movs	r3, #1
 8006352:	e000      	b.n	8006356 <HAL_RCC_OscConfig+0x2b6>
 8006354:	2300      	movs	r3, #0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00d      	beq.n	8006376 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800635a:	4b7f      	ldr	r3, [pc, #508]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 800635c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800635e:	4a7e      	ldr	r2, [pc, #504]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006364:	6593      	str	r3, [r2, #88]	; 0x58
 8006366:	4b7c      	ldr	r3, [pc, #496]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800636a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800636e:	60fb      	str	r3, [r7, #12]
 8006370:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006372:	2301      	movs	r3, #1
 8006374:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006376:	4b79      	ldr	r3, [pc, #484]	; (800655c <HAL_RCC_OscConfig+0x4bc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637e:	2b00      	cmp	r3, #0
 8006380:	d118      	bne.n	80063b4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006382:	4b76      	ldr	r3, [pc, #472]	; (800655c <HAL_RCC_OscConfig+0x4bc>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a75      	ldr	r2, [pc, #468]	; (800655c <HAL_RCC_OscConfig+0x4bc>)
 8006388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800638c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800638e:	f7fe fdc9 	bl	8004f24 <HAL_GetTick>
 8006392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006394:	e008      	b.n	80063a8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006396:	f7fe fdc5 	bl	8004f24 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d901      	bls.n	80063a8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e183      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063a8:	4b6c      	ldr	r3, [pc, #432]	; (800655c <HAL_RCC_OscConfig+0x4bc>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f0      	beq.n	8006396 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d108      	bne.n	80063ce <HAL_RCC_OscConfig+0x32e>
 80063bc:	4b66      	ldr	r3, [pc, #408]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c2:	4a65      	ldr	r2, [pc, #404]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063c4:	f043 0301 	orr.w	r3, r3, #1
 80063c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063cc:	e024      	b.n	8006418 <HAL_RCC_OscConfig+0x378>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	2b05      	cmp	r3, #5
 80063d4:	d110      	bne.n	80063f8 <HAL_RCC_OscConfig+0x358>
 80063d6:	4b60      	ldr	r3, [pc, #384]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063dc:	4a5e      	ldr	r2, [pc, #376]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063de:	f043 0304 	orr.w	r3, r3, #4
 80063e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063e6:	4b5c      	ldr	r3, [pc, #368]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ec:	4a5a      	ldr	r2, [pc, #360]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063ee:	f043 0301 	orr.w	r3, r3, #1
 80063f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063f6:	e00f      	b.n	8006418 <HAL_RCC_OscConfig+0x378>
 80063f8:	4b57      	ldr	r3, [pc, #348]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80063fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063fe:	4a56      	ldr	r2, [pc, #344]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006400:	f023 0301 	bic.w	r3, r3, #1
 8006404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006408:	4b53      	ldr	r3, [pc, #332]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 800640a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800640e:	4a52      	ldr	r2, [pc, #328]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006410:	f023 0304 	bic.w	r3, r3, #4
 8006414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d016      	beq.n	800644e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006420:	f7fe fd80 	bl	8004f24 <HAL_GetTick>
 8006424:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006426:	e00a      	b.n	800643e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006428:	f7fe fd7c 	bl	8004f24 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	f241 3288 	movw	r2, #5000	; 0x1388
 8006436:	4293      	cmp	r3, r2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e138      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800643e:	4b46      	ldr	r3, [pc, #280]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0ed      	beq.n	8006428 <HAL_RCC_OscConfig+0x388>
 800644c:	e015      	b.n	800647a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800644e:	f7fe fd69 	bl	8004f24 <HAL_GetTick>
 8006452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006454:	e00a      	b.n	800646c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006456:	f7fe fd65 	bl	8004f24 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	f241 3288 	movw	r2, #5000	; 0x1388
 8006464:	4293      	cmp	r3, r2
 8006466:	d901      	bls.n	800646c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e121      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800646c:	4b3a      	ldr	r3, [pc, #232]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 800646e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1ed      	bne.n	8006456 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800647a:	7ffb      	ldrb	r3, [r7, #31]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d105      	bne.n	800648c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006480:	4b35      	ldr	r3, [pc, #212]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006484:	4a34      	ldr	r2, [pc, #208]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006486:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800648a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d03c      	beq.n	8006512 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	699b      	ldr	r3, [r3, #24]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01c      	beq.n	80064da <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064a0:	4b2d      	ldr	r3, [pc, #180]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80064a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064a6:	4a2c      	ldr	r2, [pc, #176]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80064a8:	f043 0301 	orr.w	r3, r3, #1
 80064ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b0:	f7fe fd38 	bl	8004f24 <HAL_GetTick>
 80064b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064b6:	e008      	b.n	80064ca <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064b8:	f7fe fd34 	bl	8004f24 <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e0f2      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064ca:	4b23      	ldr	r3, [pc, #140]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80064cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0ef      	beq.n	80064b8 <HAL_RCC_OscConfig+0x418>
 80064d8:	e01b      	b.n	8006512 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064da:	4b1f      	ldr	r3, [pc, #124]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80064dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064e0:	4a1d      	ldr	r2, [pc, #116]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ea:	f7fe fd1b 	bl	8004f24 <HAL_GetTick>
 80064ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064f0:	e008      	b.n	8006504 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064f2:	f7fe fd17 	bl	8004f24 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e0d5      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006504:	4b14      	ldr	r3, [pc, #80]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006506:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1ef      	bne.n	80064f2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80c9 	beq.w	80066ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800651c:	4b0e      	ldr	r3, [pc, #56]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 030c 	and.w	r3, r3, #12
 8006524:	2b0c      	cmp	r3, #12
 8006526:	f000 8083 	beq.w	8006630 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	2b02      	cmp	r3, #2
 8006530:	d15e      	bne.n	80065f0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006532:	4b09      	ldr	r3, [pc, #36]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a08      	ldr	r2, [pc, #32]	; (8006558 <HAL_RCC_OscConfig+0x4b8>)
 8006538:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800653c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653e:	f7fe fcf1 	bl	8004f24 <HAL_GetTick>
 8006542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006544:	e00c      	b.n	8006560 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006546:	f7fe fced 	bl	8004f24 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d905      	bls.n	8006560 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e0ab      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
 8006558:	40021000 	.word	0x40021000
 800655c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006560:	4b55      	ldr	r3, [pc, #340]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1ec      	bne.n	8006546 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800656c:	4b52      	ldr	r3, [pc, #328]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	4b52      	ldr	r3, [pc, #328]	; (80066bc <HAL_RCC_OscConfig+0x61c>)
 8006572:	4013      	ands	r3, r2
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6a11      	ldr	r1, [r2, #32]
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800657c:	3a01      	subs	r2, #1
 800657e:	0112      	lsls	r2, r2, #4
 8006580:	4311      	orrs	r1, r2
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006586:	0212      	lsls	r2, r2, #8
 8006588:	4311      	orrs	r1, r2
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800658e:	0852      	lsrs	r2, r2, #1
 8006590:	3a01      	subs	r2, #1
 8006592:	0552      	lsls	r2, r2, #21
 8006594:	4311      	orrs	r1, r2
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800659a:	0852      	lsrs	r2, r2, #1
 800659c:	3a01      	subs	r2, #1
 800659e:	0652      	lsls	r2, r2, #25
 80065a0:	4311      	orrs	r1, r2
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80065a6:	06d2      	lsls	r2, r2, #27
 80065a8:	430a      	orrs	r2, r1
 80065aa:	4943      	ldr	r1, [pc, #268]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065b0:	4b41      	ldr	r3, [pc, #260]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a40      	ldr	r2, [pc, #256]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80065bc:	4b3e      	ldr	r3, [pc, #248]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	4a3d      	ldr	r2, [pc, #244]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c8:	f7fe fcac 	bl	8004f24 <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065ce:	e008      	b.n	80065e2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065d0:	f7fe fca8 	bl	8004f24 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d901      	bls.n	80065e2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e066      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065e2:	4b35      	ldr	r3, [pc, #212]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d0f0      	beq.n	80065d0 <HAL_RCC_OscConfig+0x530>
 80065ee:	e05e      	b.n	80066ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065f0:	4b31      	ldr	r3, [pc, #196]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a30      	ldr	r2, [pc, #192]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 80065f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065fc:	f7fe fc92 	bl	8004f24 <HAL_GetTick>
 8006600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006604:	f7fe fc8e 	bl	8004f24 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e04c      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006616:	4b28      	ldr	r3, [pc, #160]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1f0      	bne.n	8006604 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006622:	4b25      	ldr	r3, [pc, #148]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	4924      	ldr	r1, [pc, #144]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 8006628:	4b25      	ldr	r3, [pc, #148]	; (80066c0 <HAL_RCC_OscConfig+0x620>)
 800662a:	4013      	ands	r3, r2
 800662c:	60cb      	str	r3, [r1, #12]
 800662e:	e03e      	b.n	80066ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d101      	bne.n	800663c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e039      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800663c:	4b1e      	ldr	r3, [pc, #120]	; (80066b8 <HAL_RCC_OscConfig+0x618>)
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f003 0203 	and.w	r2, r3, #3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	429a      	cmp	r2, r3
 800664e:	d12c      	bne.n	80066aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665a:	3b01      	subs	r3, #1
 800665c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800665e:	429a      	cmp	r2, r3
 8006660:	d123      	bne.n	80066aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800666e:	429a      	cmp	r2, r3
 8006670:	d11b      	bne.n	80066aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800667c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800667e:	429a      	cmp	r2, r3
 8006680:	d113      	bne.n	80066aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668c:	085b      	lsrs	r3, r3, #1
 800668e:	3b01      	subs	r3, #1
 8006690:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006692:	429a      	cmp	r2, r3
 8006694:	d109      	bne.n	80066aa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a0:	085b      	lsrs	r3, r3, #1
 80066a2:	3b01      	subs	r3, #1
 80066a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d001      	beq.n	80066ae <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3720      	adds	r7, #32
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	40021000 	.word	0x40021000
 80066bc:	019f800c 	.word	0x019f800c
 80066c0:	feeefffc 	.word	0xfeeefffc

080066c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80066ce:	2300      	movs	r3, #0
 80066d0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e11e      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066dc:	4b91      	ldr	r3, [pc, #580]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d910      	bls.n	800670c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ea:	4b8e      	ldr	r3, [pc, #568]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f023 020f 	bic.w	r2, r3, #15
 80066f2:	498c      	ldr	r1, [pc, #560]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066fa:	4b8a      	ldr	r3, [pc, #552]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	683a      	ldr	r2, [r7, #0]
 8006704:	429a      	cmp	r2, r3
 8006706:	d001      	beq.n	800670c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e106      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d073      	beq.n	8006800 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b03      	cmp	r3, #3
 800671e:	d129      	bne.n	8006774 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006720:	4b81      	ldr	r3, [pc, #516]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0f4      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006730:	f000 f966 	bl	8006a00 <RCC_GetSysClockFreqFromPLLSource>
 8006734:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	4a7c      	ldr	r2, [pc, #496]	; (800692c <HAL_RCC_ClockConfig+0x268>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d93f      	bls.n	80067be <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800673e:	4b7a      	ldr	r3, [pc, #488]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006746:	2b00      	cmp	r3, #0
 8006748:	d009      	beq.n	800675e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006752:	2b00      	cmp	r3, #0
 8006754:	d033      	beq.n	80067be <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800675a:	2b00      	cmp	r3, #0
 800675c:	d12f      	bne.n	80067be <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800675e:	4b72      	ldr	r3, [pc, #456]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006766:	4a70      	ldr	r2, [pc, #448]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800676c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800676e:	2380      	movs	r3, #128	; 0x80
 8006770:	617b      	str	r3, [r7, #20]
 8006772:	e024      	b.n	80067be <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b02      	cmp	r3, #2
 800677a:	d107      	bne.n	800678c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800677c:	4b6a      	ldr	r3, [pc, #424]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d109      	bne.n	800679c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0c6      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800678c:	4b66      	ldr	r3, [pc, #408]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006794:	2b00      	cmp	r3, #0
 8006796:	d101      	bne.n	800679c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e0be      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800679c:	f000 f8ce 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80067a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	4a61      	ldr	r2, [pc, #388]	; (800692c <HAL_RCC_ClockConfig+0x268>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d909      	bls.n	80067be <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80067aa:	4b5f      	ldr	r3, [pc, #380]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067b2:	4a5d      	ldr	r2, [pc, #372]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80067b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80067ba:	2380      	movs	r3, #128	; 0x80
 80067bc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80067be:	4b5a      	ldr	r3, [pc, #360]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f023 0203 	bic.w	r2, r3, #3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	4957      	ldr	r1, [pc, #348]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067d0:	f7fe fba8 	bl	8004f24 <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067d6:	e00a      	b.n	80067ee <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d8:	f7fe fba4 	bl	8004f24 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e095      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ee:	4b4e      	ldr	r3, [pc, #312]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 020c 	and.w	r2, r3, #12
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d1eb      	bne.n	80067d8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d023      	beq.n	8006854 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0304 	and.w	r3, r3, #4
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006818:	4b43      	ldr	r3, [pc, #268]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	4a42      	ldr	r2, [pc, #264]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800681e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006822:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0308 	and.w	r3, r3, #8
 800682c:	2b00      	cmp	r3, #0
 800682e:	d007      	beq.n	8006840 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006830:	4b3d      	ldr	r3, [pc, #244]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006838:	4a3b      	ldr	r2, [pc, #236]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800683a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800683e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006840:	4b39      	ldr	r3, [pc, #228]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	4936      	ldr	r1, [pc, #216]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800684e:	4313      	orrs	r3, r2
 8006850:	608b      	str	r3, [r1, #8]
 8006852:	e008      	b.n	8006866 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	2b80      	cmp	r3, #128	; 0x80
 8006858:	d105      	bne.n	8006866 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800685a:	4b33      	ldr	r3, [pc, #204]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	4a32      	ldr	r2, [pc, #200]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 8006860:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006864:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006866:	4b2f      	ldr	r3, [pc, #188]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	429a      	cmp	r2, r3
 8006872:	d21d      	bcs.n	80068b0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006874:	4b2b      	ldr	r3, [pc, #172]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f023 020f 	bic.w	r2, r3, #15
 800687c:	4929      	ldr	r1, [pc, #164]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	4313      	orrs	r3, r2
 8006882:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006884:	f7fe fb4e 	bl	8004f24 <HAL_GetTick>
 8006888:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800688a:	e00a      	b.n	80068a2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800688c:	f7fe fb4a 	bl	8004f24 <HAL_GetTick>
 8006890:	4602      	mov	r2, r0
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	1ad3      	subs	r3, r2, r3
 8006896:	f241 3288 	movw	r2, #5000	; 0x1388
 800689a:	4293      	cmp	r3, r2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e03b      	b.n	800691a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a2:	4b20      	ldr	r3, [pc, #128]	; (8006924 <HAL_RCC_ClockConfig+0x260>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d1ed      	bne.n	800688c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0304 	and.w	r3, r3, #4
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d008      	beq.n	80068ce <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068bc:	4b1a      	ldr	r3, [pc, #104]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	4917      	ldr	r1, [pc, #92]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0308 	and.w	r3, r3, #8
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d009      	beq.n	80068ee <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068da:	4b13      	ldr	r3, [pc, #76]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	00db      	lsls	r3, r3, #3
 80068e8:	490f      	ldr	r1, [pc, #60]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068ee:	f000 f825 	bl	800693c <HAL_RCC_GetSysClockFreq>
 80068f2:	4602      	mov	r2, r0
 80068f4:	4b0c      	ldr	r3, [pc, #48]	; (8006928 <HAL_RCC_ClockConfig+0x264>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	091b      	lsrs	r3, r3, #4
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	490c      	ldr	r1, [pc, #48]	; (8006930 <HAL_RCC_ClockConfig+0x26c>)
 8006900:	5ccb      	ldrb	r3, [r1, r3]
 8006902:	f003 031f 	and.w	r3, r3, #31
 8006906:	fa22 f303 	lsr.w	r3, r2, r3
 800690a:	4a0a      	ldr	r2, [pc, #40]	; (8006934 <HAL_RCC_ClockConfig+0x270>)
 800690c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800690e:	4b0a      	ldr	r3, [pc, #40]	; (8006938 <HAL_RCC_ClockConfig+0x274>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4618      	mov	r0, r3
 8006914:	f7fe faba 	bl	8004e8c <HAL_InitTick>
 8006918:	4603      	mov	r3, r0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	40022000 	.word	0x40022000
 8006928:	40021000 	.word	0x40021000
 800692c:	04c4b400 	.word	0x04c4b400
 8006930:	08009aec 	.word	0x08009aec
 8006934:	20000000 	.word	0x20000000
 8006938:	20000004 	.word	0x20000004

0800693c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800693c:	b480      	push	{r7}
 800693e:	b087      	sub	sp, #28
 8006940:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006942:	4b2c      	ldr	r3, [pc, #176]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 030c 	and.w	r3, r3, #12
 800694a:	2b04      	cmp	r3, #4
 800694c:	d102      	bne.n	8006954 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800694e:	4b2a      	ldr	r3, [pc, #168]	; (80069f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	e047      	b.n	80069e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006954:	4b27      	ldr	r3, [pc, #156]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	f003 030c 	and.w	r3, r3, #12
 800695c:	2b08      	cmp	r3, #8
 800695e:	d102      	bne.n	8006966 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006960:	4b26      	ldr	r3, [pc, #152]	; (80069fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	e03e      	b.n	80069e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006966:	4b23      	ldr	r3, [pc, #140]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f003 030c 	and.w	r3, r3, #12
 800696e:	2b0c      	cmp	r3, #12
 8006970:	d136      	bne.n	80069e0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006972:	4b20      	ldr	r3, [pc, #128]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	f003 0303 	and.w	r3, r3, #3
 800697a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800697c:	4b1d      	ldr	r3, [pc, #116]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	091b      	lsrs	r3, r3, #4
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	3301      	adds	r3, #1
 8006988:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2b03      	cmp	r3, #3
 800698e:	d10c      	bne.n	80069aa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006990:	4a1a      	ldr	r2, [pc, #104]	; (80069fc <HAL_RCC_GetSysClockFreq+0xc0>)
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	fbb2 f3f3 	udiv	r3, r2, r3
 8006998:	4a16      	ldr	r2, [pc, #88]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800699a:	68d2      	ldr	r2, [r2, #12]
 800699c:	0a12      	lsrs	r2, r2, #8
 800699e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80069a2:	fb02 f303 	mul.w	r3, r2, r3
 80069a6:	617b      	str	r3, [r7, #20]
      break;
 80069a8:	e00c      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80069aa:	4a13      	ldr	r2, [pc, #76]	; (80069f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80069b2:	4a10      	ldr	r2, [pc, #64]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80069b4:	68d2      	ldr	r2, [r2, #12]
 80069b6:	0a12      	lsrs	r2, r2, #8
 80069b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80069bc:	fb02 f303 	mul.w	r3, r2, r3
 80069c0:	617b      	str	r3, [r7, #20]
      break;
 80069c2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80069c4:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	0e5b      	lsrs	r3, r3, #25
 80069ca:	f003 0303 	and.w	r3, r3, #3
 80069ce:	3301      	adds	r3, #1
 80069d0:	005b      	lsls	r3, r3, #1
 80069d2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	e001      	b.n	80069e4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80069e0:	2300      	movs	r3, #0
 80069e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80069e4:	693b      	ldr	r3, [r7, #16]
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	40021000 	.word	0x40021000
 80069f8:	00f42400 	.word	0x00f42400
 80069fc:	007a1200 	.word	0x007a1200

08006a00 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a06:	4b1e      	ldr	r3, [pc, #120]	; (8006a80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f003 0303 	and.w	r3, r3, #3
 8006a0e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a10:	4b1b      	ldr	r3, [pc, #108]	; (8006a80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	091b      	lsrs	r3, r3, #4
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b03      	cmp	r3, #3
 8006a22:	d10c      	bne.n	8006a3e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a24:	4a17      	ldr	r2, [pc, #92]	; (8006a84 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2c:	4a14      	ldr	r2, [pc, #80]	; (8006a80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a2e:	68d2      	ldr	r2, [r2, #12]
 8006a30:	0a12      	lsrs	r2, r2, #8
 8006a32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006a36:	fb02 f303 	mul.w	r3, r2, r3
 8006a3a:	617b      	str	r3, [r7, #20]
    break;
 8006a3c:	e00c      	b.n	8006a58 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006a3e:	4a12      	ldr	r2, [pc, #72]	; (8006a88 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a46:	4a0e      	ldr	r2, [pc, #56]	; (8006a80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a48:	68d2      	ldr	r2, [r2, #12]
 8006a4a:	0a12      	lsrs	r2, r2, #8
 8006a4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006a50:	fb02 f303 	mul.w	r3, r2, r3
 8006a54:	617b      	str	r3, [r7, #20]
    break;
 8006a56:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a58:	4b09      	ldr	r3, [pc, #36]	; (8006a80 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	0e5b      	lsrs	r3, r3, #25
 8006a5e:	f003 0303 	and.w	r3, r3, #3
 8006a62:	3301      	adds	r3, #1
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a70:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006a72:	687b      	ldr	r3, [r7, #4]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	371c      	adds	r7, #28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	40021000 	.word	0x40021000
 8006a84:	007a1200 	.word	0x007a1200
 8006a88:	00f42400 	.word	0x00f42400

08006a8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a94:	2300      	movs	r3, #0
 8006a96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a98:	2300      	movs	r3, #0
 8006a9a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	f000 8098 	beq.w	8006bda <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006aae:	4b43      	ldr	r3, [pc, #268]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10d      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aba:	4b40      	ldr	r3, [pc, #256]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006abe:	4a3f      	ldr	r2, [pc, #252]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ac4:	6593      	str	r3, [r2, #88]	; 0x58
 8006ac6:	4b3d      	ldr	r3, [pc, #244]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ace:	60bb      	str	r3, [r7, #8]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ad6:	4b3a      	ldr	r3, [pc, #232]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a39      	ldr	r2, [pc, #228]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ae0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ae2:	f7fe fa1f 	bl	8004f24 <HAL_GetTick>
 8006ae6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ae8:	e009      	b.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aea:	f7fe fa1b 	bl	8004f24 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d902      	bls.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	74fb      	strb	r3, [r7, #19]
        break;
 8006afc:	e005      	b.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006afe:	4b30      	ldr	r3, [pc, #192]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0ef      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006b0a:	7cfb      	ldrb	r3, [r7, #19]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d159      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b10:	4b2a      	ldr	r3, [pc, #168]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b1a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d01e      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d019      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b2c:	4b23      	ldr	r3, [pc, #140]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b38:	4b20      	ldr	r3, [pc, #128]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b3e:	4a1f      	ldr	r2, [pc, #124]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b48:	4b1c      	ldr	r3, [pc, #112]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b4e:	4a1b      	ldr	r2, [pc, #108]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b58:	4a18      	ldr	r2, [pc, #96]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d016      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b6a:	f7fe f9db 	bl	8004f24 <HAL_GetTick>
 8006b6e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b70:	e00b      	b.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b72:	f7fe f9d7 	bl	8004f24 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d902      	bls.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006b84:	2303      	movs	r3, #3
 8006b86:	74fb      	strb	r3, [r7, #19]
            break;
 8006b88:	e006      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b8a:	4b0c      	ldr	r3, [pc, #48]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0ec      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006b98:	7cfb      	ldrb	r3, [r7, #19]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10b      	bne.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b9e:	4b07      	ldr	r3, [pc, #28]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ba4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bac:	4903      	ldr	r1, [pc, #12]	; (8006bbc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006bb4:	e008      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bb6:	7cfb      	ldrb	r3, [r7, #19]
 8006bb8:	74bb      	strb	r3, [r7, #18]
 8006bba:	e005      	b.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bbc:	40021000 	.word	0x40021000
 8006bc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc4:	7cfb      	ldrb	r3, [r7, #19]
 8006bc6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006bc8:	7c7b      	ldrb	r3, [r7, #17]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d105      	bne.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bce:	4ba6      	ldr	r3, [pc, #664]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bd2:	4aa5      	ldr	r2, [pc, #660]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bd8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00a      	beq.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006be6:	4ba0      	ldr	r3, [pc, #640]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bec:	f023 0203 	bic.w	r2, r3, #3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	499c      	ldr	r1, [pc, #624]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d00a      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c08:	4b97      	ldr	r3, [pc, #604]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c0e:	f023 020c 	bic.w	r2, r3, #12
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	4994      	ldr	r1, [pc, #592]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0304 	and.w	r3, r3, #4
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00a      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c2a:	4b8f      	ldr	r3, [pc, #572]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c30:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	498b      	ldr	r1, [pc, #556]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0308 	and.w	r3, r3, #8
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00a      	beq.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006c4c:	4b86      	ldr	r3, [pc, #536]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	4983      	ldr	r1, [pc, #524]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0320 	and.w	r3, r3, #32
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00a      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006c6e:	4b7e      	ldr	r3, [pc, #504]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c74:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	497a      	ldr	r1, [pc, #488]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00a      	beq.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006c90:	4b75      	ldr	r3, [pc, #468]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	4972      	ldr	r1, [pc, #456]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00a      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006cb2:	4b6d      	ldr	r3, [pc, #436]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	69db      	ldr	r3, [r3, #28]
 8006cc0:	4969      	ldr	r1, [pc, #420]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00a      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006cd4:	4b64      	ldr	r3, [pc, #400]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	4961      	ldr	r1, [pc, #388]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cf6:	4b5c      	ldr	r3, [pc, #368]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cfc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d04:	4958      	ldr	r1, [pc, #352]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d06:	4313      	orrs	r3, r2
 8006d08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d015      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d18:	4b53      	ldr	r3, [pc, #332]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d26:	4950      	ldr	r1, [pc, #320]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d36:	d105      	bne.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d38:	4b4b      	ldr	r3, [pc, #300]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	4a4a      	ldr	r2, [pc, #296]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d42:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d015      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006d50:	4b45      	ldr	r3, [pc, #276]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5e:	4942      	ldr	r1, [pc, #264]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d6e:	d105      	bne.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d70:	4b3d      	ldr	r3, [pc, #244]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	4a3c      	ldr	r2, [pc, #240]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d7a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d015      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006d88:	4b37      	ldr	r3, [pc, #220]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d8e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d96:	4934      	ldr	r1, [pc, #208]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006da6:	d105      	bne.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006da8:	4b2f      	ldr	r3, [pc, #188]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	4a2e      	ldr	r2, [pc, #184]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006db2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d015      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dc0:	4b29      	ldr	r3, [pc, #164]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dce:	4926      	ldr	r1, [pc, #152]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dde:	d105      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006de0:	4b21      	ldr	r3, [pc, #132]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	4a20      	ldr	r2, [pc, #128]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006dea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d015      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006df8:	4b1b      	ldr	r3, [pc, #108]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dfe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e06:	4918      	ldr	r1, [pc, #96]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e16:	d105      	bne.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e18:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	4a12      	ldr	r2, [pc, #72]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d015      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006e30:	4b0d      	ldr	r3, [pc, #52]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e3e:	490a      	ldr	r1, [pc, #40]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e4e:	d105      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006e50:	4b05      	ldr	r3, [pc, #20]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	4a04      	ldr	r2, [pc, #16]	; (8006e68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006e5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	40021000 	.word	0x40021000

08006e6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e049      	b.n	8006f12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d106      	bne.n	8006e98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f7fd fdb2 	bl	80049fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3304      	adds	r3, #4
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	4610      	mov	r0, r2
 8006eac:	f000 fd7e 	bl	80079ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
	...

08006f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d001      	beq.n	8006f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e04a      	b.n	8006fca <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2202      	movs	r2, #2
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68da      	ldr	r2, [r3, #12]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f042 0201 	orr.w	r2, r2, #1
 8006f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a21      	ldr	r2, [pc, #132]	; (8006fd8 <HAL_TIM_Base_Start_IT+0xbc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d018      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f5e:	d013      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a1d      	ldr	r2, [pc, #116]	; (8006fdc <HAL_TIM_Base_Start_IT+0xc0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00e      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a1c      	ldr	r2, [pc, #112]	; (8006fe0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d009      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a1a      	ldr	r2, [pc, #104]	; (8006fe4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d004      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0x6c>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a19      	ldr	r2, [pc, #100]	; (8006fe8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d115      	bne.n	8006fb4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	4b17      	ldr	r3, [pc, #92]	; (8006fec <HAL_TIM_Base_Start_IT+0xd0>)
 8006f90:	4013      	ands	r3, r2
 8006f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2b06      	cmp	r3, #6
 8006f98:	d015      	beq.n	8006fc6 <HAL_TIM_Base_Start_IT+0xaa>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fa0:	d011      	beq.n	8006fc6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f042 0201 	orr.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb2:	e008      	b.n	8006fc6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0201 	orr.w	r2, r2, #1
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	e000      	b.n	8006fc8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40000400 	.word	0x40000400
 8006fe0:	40000800 	.word	0x40000800
 8006fe4:	40013400 	.word	0x40013400
 8006fe8:	40014000 	.word	0x40014000
 8006fec:	00010007 	.word	0x00010007

08006ff0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d101      	bne.n	8007002 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e049      	b.n	8007096 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d106      	bne.n	800701c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7fd fd3e 	bl	8004a98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	3304      	adds	r3, #4
 800702c:	4619      	mov	r1, r3
 800702e:	4610      	mov	r0, r2
 8007030:	f000 fcbc 	bl	80079ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3708      	adds	r7, #8
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
	...

080070a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d109      	bne.n	80070c4 <HAL_TIM_PWM_Start+0x24>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	bf14      	ite	ne
 80070bc:	2301      	movne	r3, #1
 80070be:	2300      	moveq	r3, #0
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	e03c      	b.n	800713e <HAL_TIM_PWM_Start+0x9e>
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d109      	bne.n	80070de <HAL_TIM_PWM_Start+0x3e>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	bf14      	ite	ne
 80070d6:	2301      	movne	r3, #1
 80070d8:	2300      	moveq	r3, #0
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	e02f      	b.n	800713e <HAL_TIM_PWM_Start+0x9e>
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	d109      	bne.n	80070f8 <HAL_TIM_PWM_Start+0x58>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	bf14      	ite	ne
 80070f0:	2301      	movne	r3, #1
 80070f2:	2300      	moveq	r3, #0
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	e022      	b.n	800713e <HAL_TIM_PWM_Start+0x9e>
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	2b0c      	cmp	r3, #12
 80070fc:	d109      	bne.n	8007112 <HAL_TIM_PWM_Start+0x72>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b01      	cmp	r3, #1
 8007108:	bf14      	ite	ne
 800710a:	2301      	movne	r3, #1
 800710c:	2300      	moveq	r3, #0
 800710e:	b2db      	uxtb	r3, r3
 8007110:	e015      	b.n	800713e <HAL_TIM_PWM_Start+0x9e>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	2b10      	cmp	r3, #16
 8007116:	d109      	bne.n	800712c <HAL_TIM_PWM_Start+0x8c>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b01      	cmp	r3, #1
 8007122:	bf14      	ite	ne
 8007124:	2301      	movne	r3, #1
 8007126:	2300      	moveq	r3, #0
 8007128:	b2db      	uxtb	r3, r3
 800712a:	e008      	b.n	800713e <HAL_TIM_PWM_Start+0x9e>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	bf14      	ite	ne
 8007138:	2301      	movne	r3, #1
 800713a:	2300      	moveq	r3, #0
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d001      	beq.n	8007146 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e097      	b.n	8007276 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d104      	bne.n	8007156 <HAL_TIM_PWM_Start+0xb6>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007154:	e023      	b.n	800719e <HAL_TIM_PWM_Start+0xfe>
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b04      	cmp	r3, #4
 800715a:	d104      	bne.n	8007166 <HAL_TIM_PWM_Start+0xc6>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2202      	movs	r2, #2
 8007160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007164:	e01b      	b.n	800719e <HAL_TIM_PWM_Start+0xfe>
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b08      	cmp	r3, #8
 800716a:	d104      	bne.n	8007176 <HAL_TIM_PWM_Start+0xd6>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007174:	e013      	b.n	800719e <HAL_TIM_PWM_Start+0xfe>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b0c      	cmp	r3, #12
 800717a:	d104      	bne.n	8007186 <HAL_TIM_PWM_Start+0xe6>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2202      	movs	r2, #2
 8007180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007184:	e00b      	b.n	800719e <HAL_TIM_PWM_Start+0xfe>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	2b10      	cmp	r3, #16
 800718a:	d104      	bne.n	8007196 <HAL_TIM_PWM_Start+0xf6>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2202      	movs	r2, #2
 8007190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007194:	e003      	b.n	800719e <HAL_TIM_PWM_Start+0xfe>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2202      	movs	r2, #2
 800719a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2201      	movs	r2, #1
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f001 f82e 	bl	8008208 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a33      	ldr	r2, [pc, #204]	; (8007280 <HAL_TIM_PWM_Start+0x1e0>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d013      	beq.n	80071de <HAL_TIM_PWM_Start+0x13e>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a32      	ldr	r2, [pc, #200]	; (8007284 <HAL_TIM_PWM_Start+0x1e4>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d00e      	beq.n	80071de <HAL_TIM_PWM_Start+0x13e>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a30      	ldr	r2, [pc, #192]	; (8007288 <HAL_TIM_PWM_Start+0x1e8>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d009      	beq.n	80071de <HAL_TIM_PWM_Start+0x13e>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a2f      	ldr	r2, [pc, #188]	; (800728c <HAL_TIM_PWM_Start+0x1ec>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d004      	beq.n	80071de <HAL_TIM_PWM_Start+0x13e>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a2d      	ldr	r2, [pc, #180]	; (8007290 <HAL_TIM_PWM_Start+0x1f0>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d101      	bne.n	80071e2 <HAL_TIM_PWM_Start+0x142>
 80071de:	2301      	movs	r3, #1
 80071e0:	e000      	b.n	80071e4 <HAL_TIM_PWM_Start+0x144>
 80071e2:	2300      	movs	r3, #0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d007      	beq.n	80071f8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a20      	ldr	r2, [pc, #128]	; (8007280 <HAL_TIM_PWM_Start+0x1e0>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d018      	beq.n	8007234 <HAL_TIM_PWM_Start+0x194>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800720a:	d013      	beq.n	8007234 <HAL_TIM_PWM_Start+0x194>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a20      	ldr	r2, [pc, #128]	; (8007294 <HAL_TIM_PWM_Start+0x1f4>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d00e      	beq.n	8007234 <HAL_TIM_PWM_Start+0x194>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a1f      	ldr	r2, [pc, #124]	; (8007298 <HAL_TIM_PWM_Start+0x1f8>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d009      	beq.n	8007234 <HAL_TIM_PWM_Start+0x194>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a17      	ldr	r2, [pc, #92]	; (8007284 <HAL_TIM_PWM_Start+0x1e4>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d004      	beq.n	8007234 <HAL_TIM_PWM_Start+0x194>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a16      	ldr	r2, [pc, #88]	; (8007288 <HAL_TIM_PWM_Start+0x1e8>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d115      	bne.n	8007260 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	4b18      	ldr	r3, [pc, #96]	; (800729c <HAL_TIM_PWM_Start+0x1fc>)
 800723c:	4013      	ands	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b06      	cmp	r3, #6
 8007244:	d015      	beq.n	8007272 <HAL_TIM_PWM_Start+0x1d2>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800724c:	d011      	beq.n	8007272 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f042 0201 	orr.w	r2, r2, #1
 800725c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800725e:	e008      	b.n	8007272 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0201 	orr.w	r2, r2, #1
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	e000      	b.n	8007274 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007272:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	40012c00 	.word	0x40012c00
 8007284:	40013400 	.word	0x40013400
 8007288:	40014000 	.word	0x40014000
 800728c:	40014400 	.word	0x40014400
 8007290:	40014800 	.word	0x40014800
 8007294:	40000400 	.word	0x40000400
 8007298:	40000800 	.word	0x40000800
 800729c:	00010007 	.word	0x00010007

080072a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d020      	beq.n	8007304 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01b      	beq.n	8007304 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f06f 0202 	mvn.w	r2, #2
 80072d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	f003 0303 	and.w	r3, r3, #3
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d003      	beq.n	80072f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fb40 	bl	8007970 <HAL_TIM_IC_CaptureCallback>
 80072f0:	e005      	b.n	80072fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fb32 	bl	800795c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fb43 	bl	8007984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	f003 0304 	and.w	r3, r3, #4
 800730a:	2b00      	cmp	r3, #0
 800730c:	d020      	beq.n	8007350 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f003 0304 	and.w	r3, r3, #4
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01b      	beq.n	8007350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f06f 0204 	mvn.w	r2, #4
 8007320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2202      	movs	r2, #2
 8007326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fb1a 	bl	8007970 <HAL_TIM_IC_CaptureCallback>
 800733c:	e005      	b.n	800734a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fb0c 	bl	800795c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 fb1d 	bl	8007984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f003 0308 	and.w	r3, r3, #8
 8007356:	2b00      	cmp	r3, #0
 8007358:	d020      	beq.n	800739c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f003 0308 	and.w	r3, r3, #8
 8007360:	2b00      	cmp	r3, #0
 8007362:	d01b      	beq.n	800739c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f06f 0208 	mvn.w	r2, #8
 800736c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2204      	movs	r2, #4
 8007372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	f003 0303 	and.w	r3, r3, #3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 faf4 	bl	8007970 <HAL_TIM_IC_CaptureCallback>
 8007388:	e005      	b.n	8007396 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fae6 	bl	800795c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 faf7 	bl	8007984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	f003 0310 	and.w	r3, r3, #16
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d020      	beq.n	80073e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f003 0310 	and.w	r3, r3, #16
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d01b      	beq.n	80073e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f06f 0210 	mvn.w	r2, #16
 80073b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2208      	movs	r2, #8
 80073be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d003      	beq.n	80073d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 face 	bl	8007970 <HAL_TIM_IC_CaptureCallback>
 80073d4:	e005      	b.n	80073e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 fac0 	bl	800795c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fad1 	bl	8007984 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00c      	beq.n	800740c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d007      	beq.n	800740c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f06f 0201 	mvn.w	r2, #1
 8007404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7fa fb24 	bl	8001a54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007412:	2b00      	cmp	r3, #0
 8007414:	d104      	bne.n	8007420 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00c      	beq.n	800743a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007426:	2b00      	cmp	r3, #0
 8007428:	d007      	beq.n	800743a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8007432:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f001 f825 	bl	8008484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00c      	beq.n	800745e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800744a:	2b00      	cmp	r3, #0
 800744c:	d007      	beq.n	800745e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f001 f81d 	bl	8008498 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00c      	beq.n	8007482 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746e:	2b00      	cmp	r3, #0
 8007470:	d007      	beq.n	8007482 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800747a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fa8b 	bl	8007998 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	f003 0320 	and.w	r3, r3, #32
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00c      	beq.n	80074a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f003 0320 	and.w	r3, r3, #32
 8007492:	2b00      	cmp	r3, #0
 8007494:	d007      	beq.n	80074a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f06f 0220 	mvn.w	r2, #32
 800749e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 ffe5 	bl	8008470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00c      	beq.n	80074ca <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d007      	beq.n	80074ca <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80074c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 fff1 	bl	80084ac <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00c      	beq.n	80074ee <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d007      	beq.n	80074ee <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80074e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 ffe9 	bl	80084c0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00c      	beq.n	8007512 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d007      	beq.n	8007512 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800750a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 ffe1 	bl	80084d4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00c      	beq.n	8007536 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d007      	beq.n	8007536 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800752e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 ffd9 	bl	80084e8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007536:	bf00      	nop
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
	...

08007540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007556:	2b01      	cmp	r3, #1
 8007558:	d101      	bne.n	800755e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800755a:	2302      	movs	r3, #2
 800755c:	e0ff      	b.n	800775e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b14      	cmp	r3, #20
 800756a:	f200 80f0 	bhi.w	800774e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800756e:	a201      	add	r2, pc, #4	; (adr r2, 8007574 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075c9 	.word	0x080075c9
 8007578:	0800774f 	.word	0x0800774f
 800757c:	0800774f 	.word	0x0800774f
 8007580:	0800774f 	.word	0x0800774f
 8007584:	08007609 	.word	0x08007609
 8007588:	0800774f 	.word	0x0800774f
 800758c:	0800774f 	.word	0x0800774f
 8007590:	0800774f 	.word	0x0800774f
 8007594:	0800764b 	.word	0x0800764b
 8007598:	0800774f 	.word	0x0800774f
 800759c:	0800774f 	.word	0x0800774f
 80075a0:	0800774f 	.word	0x0800774f
 80075a4:	0800768b 	.word	0x0800768b
 80075a8:	0800774f 	.word	0x0800774f
 80075ac:	0800774f 	.word	0x0800774f
 80075b0:	0800774f 	.word	0x0800774f
 80075b4:	080076cd 	.word	0x080076cd
 80075b8:	0800774f 	.word	0x0800774f
 80075bc:	0800774f 	.word	0x0800774f
 80075c0:	0800774f 	.word	0x0800774f
 80075c4:	0800770d 	.word	0x0800770d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68b9      	ldr	r1, [r7, #8]
 80075ce:	4618      	mov	r0, r3
 80075d0:	f000 fa88 	bl	8007ae4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	699a      	ldr	r2, [r3, #24]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f042 0208 	orr.w	r2, r2, #8
 80075e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	699a      	ldr	r2, [r3, #24]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f022 0204 	bic.w	r2, r2, #4
 80075f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6999      	ldr	r1, [r3, #24]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	691a      	ldr	r2, [r3, #16]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	430a      	orrs	r2, r1
 8007604:	619a      	str	r2, [r3, #24]
      break;
 8007606:	e0a5      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68b9      	ldr	r1, [r7, #8]
 800760e:	4618      	mov	r0, r3
 8007610:	f000 faf8 	bl	8007c04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	699a      	ldr	r2, [r3, #24]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	699a      	ldr	r2, [r3, #24]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6999      	ldr	r1, [r3, #24]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	021a      	lsls	r2, r3, #8
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	430a      	orrs	r2, r1
 8007646:	619a      	str	r2, [r3, #24]
      break;
 8007648:	e084      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	68b9      	ldr	r1, [r7, #8]
 8007650:	4618      	mov	r0, r3
 8007652:	f000 fb61 	bl	8007d18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	69da      	ldr	r2, [r3, #28]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f042 0208 	orr.w	r2, r2, #8
 8007664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	69da      	ldr	r2, [r3, #28]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f022 0204 	bic.w	r2, r2, #4
 8007674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	69d9      	ldr	r1, [r3, #28]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	691a      	ldr	r2, [r3, #16]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	430a      	orrs	r2, r1
 8007686:	61da      	str	r2, [r3, #28]
      break;
 8007688:	e064      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68b9      	ldr	r1, [r7, #8]
 8007690:	4618      	mov	r0, r3
 8007692:	f000 fbc9 	bl	8007e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	69da      	ldr	r2, [r3, #28]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	69da      	ldr	r2, [r3, #28]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	69d9      	ldr	r1, [r3, #28]
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	691b      	ldr	r3, [r3, #16]
 80076c0:	021a      	lsls	r2, r3, #8
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	430a      	orrs	r2, r1
 80076c8:	61da      	str	r2, [r3, #28]
      break;
 80076ca:	e043      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	4618      	mov	r0, r3
 80076d4:	f000 fc32 	bl	8007f3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f042 0208 	orr.w	r2, r2, #8
 80076e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 0204 	bic.w	r2, r2, #4
 80076f6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	691a      	ldr	r2, [r3, #16]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800770a:	e023      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68b9      	ldr	r1, [r7, #8]
 8007712:	4618      	mov	r0, r3
 8007714:	f000 fc76 	bl	8008004 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007726:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007736:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	021a      	lsls	r2, r3, #8
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	430a      	orrs	r2, r1
 800774a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800774c:	e002      	b.n	8007754 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	75fb      	strb	r3, [r7, #23]
      break;
 8007752:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800775c:	7dfb      	ldrb	r3, [r7, #23]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3718      	adds	r7, #24
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop

08007768 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007772:	2300      	movs	r3, #0
 8007774:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800777c:	2b01      	cmp	r3, #1
 800777e:	d101      	bne.n	8007784 <HAL_TIM_ConfigClockSource+0x1c>
 8007780:	2302      	movs	r3, #2
 8007782:	e0de      	b.n	8007942 <HAL_TIM_ConfigClockSource+0x1da>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80077a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a63      	ldr	r2, [pc, #396]	; (800794c <HAL_TIM_ConfigClockSource+0x1e4>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	f000 80a9 	beq.w	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 80077c4:	4a61      	ldr	r2, [pc, #388]	; (800794c <HAL_TIM_ConfigClockSource+0x1e4>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	f200 80ae 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 80077cc:	4a60      	ldr	r2, [pc, #384]	; (8007950 <HAL_TIM_ConfigClockSource+0x1e8>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	f000 80a1 	beq.w	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 80077d4:	4a5e      	ldr	r2, [pc, #376]	; (8007950 <HAL_TIM_ConfigClockSource+0x1e8>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	f200 80a6 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 80077dc:	4a5d      	ldr	r2, [pc, #372]	; (8007954 <HAL_TIM_ConfigClockSource+0x1ec>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	f000 8099 	beq.w	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 80077e4:	4a5b      	ldr	r2, [pc, #364]	; (8007954 <HAL_TIM_ConfigClockSource+0x1ec>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	f200 809e 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 80077ec:	4a5a      	ldr	r2, [pc, #360]	; (8007958 <HAL_TIM_ConfigClockSource+0x1f0>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	f000 8091 	beq.w	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 80077f4:	4a58      	ldr	r2, [pc, #352]	; (8007958 <HAL_TIM_ConfigClockSource+0x1f0>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	f200 8096 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 80077fc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007800:	f000 8089 	beq.w	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 8007804:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007808:	f200 808e 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 800780c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007810:	d03e      	beq.n	8007890 <HAL_TIM_ConfigClockSource+0x128>
 8007812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007816:	f200 8087 	bhi.w	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 800781a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800781e:	f000 8086 	beq.w	800792e <HAL_TIM_ConfigClockSource+0x1c6>
 8007822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007826:	d87f      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007828:	2b70      	cmp	r3, #112	; 0x70
 800782a:	d01a      	beq.n	8007862 <HAL_TIM_ConfigClockSource+0xfa>
 800782c:	2b70      	cmp	r3, #112	; 0x70
 800782e:	d87b      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007830:	2b60      	cmp	r3, #96	; 0x60
 8007832:	d050      	beq.n	80078d6 <HAL_TIM_ConfigClockSource+0x16e>
 8007834:	2b60      	cmp	r3, #96	; 0x60
 8007836:	d877      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007838:	2b50      	cmp	r3, #80	; 0x50
 800783a:	d03c      	beq.n	80078b6 <HAL_TIM_ConfigClockSource+0x14e>
 800783c:	2b50      	cmp	r3, #80	; 0x50
 800783e:	d873      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007840:	2b40      	cmp	r3, #64	; 0x40
 8007842:	d058      	beq.n	80078f6 <HAL_TIM_ConfigClockSource+0x18e>
 8007844:	2b40      	cmp	r3, #64	; 0x40
 8007846:	d86f      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007848:	2b30      	cmp	r3, #48	; 0x30
 800784a:	d064      	beq.n	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 800784c:	2b30      	cmp	r3, #48	; 0x30
 800784e:	d86b      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007850:	2b20      	cmp	r3, #32
 8007852:	d060      	beq.n	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 8007854:	2b20      	cmp	r3, #32
 8007856:	d867      	bhi.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
 8007858:	2b00      	cmp	r3, #0
 800785a:	d05c      	beq.n	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 800785c:	2b10      	cmp	r3, #16
 800785e:	d05a      	beq.n	8007916 <HAL_TIM_ConfigClockSource+0x1ae>
 8007860:	e062      	b.n	8007928 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007872:	f000 fca9 	bl	80081c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007884:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68ba      	ldr	r2, [r7, #8]
 800788c:	609a      	str	r2, [r3, #8]
      break;
 800788e:	e04f      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078a0:	f000 fc92 	bl	80081c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078b2:	609a      	str	r2, [r3, #8]
      break;
 80078b4:	e03c      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078c2:	461a      	mov	r2, r3
 80078c4:	f000 fc04 	bl	80080d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2150      	movs	r1, #80	; 0x50
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 fc5d 	bl	800818e <TIM_ITRx_SetConfig>
      break;
 80078d4:	e02c      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078e2:	461a      	mov	r2, r3
 80078e4:	f000 fc23 	bl	800812e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2160      	movs	r1, #96	; 0x60
 80078ee:	4618      	mov	r0, r3
 80078f0:	f000 fc4d 	bl	800818e <TIM_ITRx_SetConfig>
      break;
 80078f4:	e01c      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007902:	461a      	mov	r2, r3
 8007904:	f000 fbe4 	bl	80080d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2140      	movs	r1, #64	; 0x40
 800790e:	4618      	mov	r0, r3
 8007910:	f000 fc3d 	bl	800818e <TIM_ITRx_SetConfig>
      break;
 8007914:	e00c      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4619      	mov	r1, r3
 8007920:	4610      	mov	r0, r2
 8007922:	f000 fc34 	bl	800818e <TIM_ITRx_SetConfig>
      break;
 8007926:	e003      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	73fb      	strb	r3, [r7, #15]
      break;
 800792c:	e000      	b.n	8007930 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800792e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007940:	7bfb      	ldrb	r3, [r7, #15]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	00100070 	.word	0x00100070
 8007950:	00100040 	.word	0x00100040
 8007954:	00100030 	.word	0x00100030
 8007958:	00100020 	.word	0x00100020

0800795c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a42      	ldr	r2, [pc, #264]	; (8007ac8 <TIM_Base_SetConfig+0x11c>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d00f      	beq.n	80079e4 <TIM_Base_SetConfig+0x38>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ca:	d00b      	beq.n	80079e4 <TIM_Base_SetConfig+0x38>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a3f      	ldr	r2, [pc, #252]	; (8007acc <TIM_Base_SetConfig+0x120>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d007      	beq.n	80079e4 <TIM_Base_SetConfig+0x38>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a3e      	ldr	r2, [pc, #248]	; (8007ad0 <TIM_Base_SetConfig+0x124>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d003      	beq.n	80079e4 <TIM_Base_SetConfig+0x38>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a3d      	ldr	r2, [pc, #244]	; (8007ad4 <TIM_Base_SetConfig+0x128>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d108      	bne.n	80079f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a33      	ldr	r2, [pc, #204]	; (8007ac8 <TIM_Base_SetConfig+0x11c>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d01b      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a04:	d017      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a30      	ldr	r2, [pc, #192]	; (8007acc <TIM_Base_SetConfig+0x120>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d013      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a2f      	ldr	r2, [pc, #188]	; (8007ad0 <TIM_Base_SetConfig+0x124>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00f      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a2e      	ldr	r2, [pc, #184]	; (8007ad4 <TIM_Base_SetConfig+0x128>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d00b      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a2d      	ldr	r2, [pc, #180]	; (8007ad8 <TIM_Base_SetConfig+0x12c>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d007      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a2c      	ldr	r2, [pc, #176]	; (8007adc <TIM_Base_SetConfig+0x130>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d003      	beq.n	8007a36 <TIM_Base_SetConfig+0x8a>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a2b      	ldr	r2, [pc, #172]	; (8007ae0 <TIM_Base_SetConfig+0x134>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d108      	bne.n	8007a48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a16      	ldr	r2, [pc, #88]	; (8007ac8 <TIM_Base_SetConfig+0x11c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d00f      	beq.n	8007a94 <TIM_Base_SetConfig+0xe8>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a17      	ldr	r2, [pc, #92]	; (8007ad4 <TIM_Base_SetConfig+0x128>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d00b      	beq.n	8007a94 <TIM_Base_SetConfig+0xe8>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a16      	ldr	r2, [pc, #88]	; (8007ad8 <TIM_Base_SetConfig+0x12c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d007      	beq.n	8007a94 <TIM_Base_SetConfig+0xe8>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a15      	ldr	r2, [pc, #84]	; (8007adc <TIM_Base_SetConfig+0x130>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d003      	beq.n	8007a94 <TIM_Base_SetConfig+0xe8>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a14      	ldr	r2, [pc, #80]	; (8007ae0 <TIM_Base_SetConfig+0x134>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d103      	bne.n	8007a9c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	691a      	ldr	r2, [r3, #16]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d105      	bne.n	8007aba <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	f023 0201 	bic.w	r2, r3, #1
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	611a      	str	r2, [r3, #16]
  }
}
 8007aba:	bf00      	nop
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	40012c00 	.word	0x40012c00
 8007acc:	40000400 	.word	0x40000400
 8007ad0:	40000800 	.word	0x40000800
 8007ad4:	40013400 	.word	0x40013400
 8007ad8:	40014000 	.word	0x40014000
 8007adc:	40014400 	.word	0x40014400
 8007ae0:	40014800 	.word	0x40014800

08007ae4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	f023 0201 	bic.w	r2, r3, #1
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0303 	bic.w	r3, r3, #3
 8007b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 0302 	bic.w	r3, r3, #2
 8007b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a2c      	ldr	r2, [pc, #176]	; (8007bf0 <TIM_OC1_SetConfig+0x10c>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d00f      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a2b      	ldr	r2, [pc, #172]	; (8007bf4 <TIM_OC1_SetConfig+0x110>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d00b      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a2a      	ldr	r2, [pc, #168]	; (8007bf8 <TIM_OC1_SetConfig+0x114>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d007      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a29      	ldr	r2, [pc, #164]	; (8007bfc <TIM_OC1_SetConfig+0x118>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d003      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a28      	ldr	r2, [pc, #160]	; (8007c00 <TIM_OC1_SetConfig+0x11c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d10c      	bne.n	8007b7e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	f023 0308 	bic.w	r3, r3, #8
 8007b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f023 0304 	bic.w	r3, r3, #4
 8007b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a1b      	ldr	r2, [pc, #108]	; (8007bf0 <TIM_OC1_SetConfig+0x10c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d00f      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a1a      	ldr	r2, [pc, #104]	; (8007bf4 <TIM_OC1_SetConfig+0x110>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00b      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a19      	ldr	r2, [pc, #100]	; (8007bf8 <TIM_OC1_SetConfig+0x114>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <TIM_OC1_SetConfig+0x118>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d003      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a17      	ldr	r2, [pc, #92]	; (8007c00 <TIM_OC1_SetConfig+0x11c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d111      	bne.n	8007bca <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	621a      	str	r2, [r3, #32]
}
 8007be4:	bf00      	nop
 8007be6:	371c      	adds	r7, #28
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	40012c00 	.word	0x40012c00
 8007bf4:	40013400 	.word	0x40013400
 8007bf8:	40014000 	.word	0x40014000
 8007bfc:	40014400 	.word	0x40014400
 8007c00:	40014800 	.word	0x40014800

08007c04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6a1b      	ldr	r3, [r3, #32]
 8007c18:	f023 0210 	bic.w	r2, r3, #16
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	021b      	lsls	r3, r3, #8
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	f023 0320 	bic.w	r3, r3, #32
 8007c52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	011b      	lsls	r3, r3, #4
 8007c5a:	697a      	ldr	r2, [r7, #20]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a28      	ldr	r2, [pc, #160]	; (8007d04 <TIM_OC2_SetConfig+0x100>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d003      	beq.n	8007c70 <TIM_OC2_SetConfig+0x6c>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a27      	ldr	r2, [pc, #156]	; (8007d08 <TIM_OC2_SetConfig+0x104>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d10d      	bne.n	8007c8c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	011b      	lsls	r3, r3, #4
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a1d      	ldr	r2, [pc, #116]	; (8007d04 <TIM_OC2_SetConfig+0x100>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d00f      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a1c      	ldr	r2, [pc, #112]	; (8007d08 <TIM_OC2_SetConfig+0x104>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d00b      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	4a1b      	ldr	r2, [pc, #108]	; (8007d0c <TIM_OC2_SetConfig+0x108>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d007      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a1a      	ldr	r2, [pc, #104]	; (8007d10 <TIM_OC2_SetConfig+0x10c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d003      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a19      	ldr	r2, [pc, #100]	; (8007d14 <TIM_OC2_SetConfig+0x110>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d113      	bne.n	8007cdc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007cba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	695b      	ldr	r3, [r3, #20]
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	697a      	ldr	r2, [r7, #20]
 8007cf4:	621a      	str	r2, [r3, #32]
}
 8007cf6:	bf00      	nop
 8007cf8:	371c      	adds	r7, #28
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40012c00 	.word	0x40012c00
 8007d08:	40013400 	.word	0x40013400
 8007d0c:	40014000 	.word	0x40014000
 8007d10:	40014400 	.word	0x40014400
 8007d14:	40014800 	.word	0x40014800

08007d18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b087      	sub	sp, #28
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6a1b      	ldr	r3, [r3, #32]
 8007d2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	69db      	ldr	r3, [r3, #28]
 8007d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0303 	bic.w	r3, r3, #3
 8007d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	021b      	lsls	r3, r3, #8
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a27      	ldr	r2, [pc, #156]	; (8007e14 <TIM_OC3_SetConfig+0xfc>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d003      	beq.n	8007d82 <TIM_OC3_SetConfig+0x6a>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a26      	ldr	r2, [pc, #152]	; (8007e18 <TIM_OC3_SetConfig+0x100>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d10d      	bne.n	8007d9e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	021b      	lsls	r3, r3, #8
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a1c      	ldr	r2, [pc, #112]	; (8007e14 <TIM_OC3_SetConfig+0xfc>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00f      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a1b      	ldr	r2, [pc, #108]	; (8007e18 <TIM_OC3_SetConfig+0x100>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d00b      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a1a      	ldr	r2, [pc, #104]	; (8007e1c <TIM_OC3_SetConfig+0x104>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d007      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a19      	ldr	r2, [pc, #100]	; (8007e20 <TIM_OC3_SetConfig+0x108>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d003      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a18      	ldr	r2, [pc, #96]	; (8007e24 <TIM_OC3_SetConfig+0x10c>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d113      	bne.n	8007dee <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	011b      	lsls	r3, r3, #4
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	621a      	str	r2, [r3, #32]
}
 8007e08:	bf00      	nop
 8007e0a:	371c      	adds	r7, #28
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr
 8007e14:	40012c00 	.word	0x40012c00
 8007e18:	40013400 	.word	0x40013400
 8007e1c:	40014000 	.word	0x40014000
 8007e20:	40014400 	.word	0x40014400
 8007e24:	40014800 	.word	0x40014800

08007e28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b087      	sub	sp, #28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a1b      	ldr	r3, [r3, #32]
 8007e3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	021b      	lsls	r3, r3, #8
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	031b      	lsls	r3, r3, #12
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a28      	ldr	r2, [pc, #160]	; (8007f28 <TIM_OC4_SetConfig+0x100>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d003      	beq.n	8007e94 <TIM_OC4_SetConfig+0x6c>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a27      	ldr	r2, [pc, #156]	; (8007f2c <TIM_OC4_SetConfig+0x104>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d10d      	bne.n	8007eb0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	031b      	lsls	r3, r3, #12
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007eae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	4a1d      	ldr	r2, [pc, #116]	; (8007f28 <TIM_OC4_SetConfig+0x100>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d00f      	beq.n	8007ed8 <TIM_OC4_SetConfig+0xb0>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a1c      	ldr	r2, [pc, #112]	; (8007f2c <TIM_OC4_SetConfig+0x104>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00b      	beq.n	8007ed8 <TIM_OC4_SetConfig+0xb0>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a1b      	ldr	r2, [pc, #108]	; (8007f30 <TIM_OC4_SetConfig+0x108>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d007      	beq.n	8007ed8 <TIM_OC4_SetConfig+0xb0>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a1a      	ldr	r2, [pc, #104]	; (8007f34 <TIM_OC4_SetConfig+0x10c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d003      	beq.n	8007ed8 <TIM_OC4_SetConfig+0xb0>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a19      	ldr	r2, [pc, #100]	; (8007f38 <TIM_OC4_SetConfig+0x110>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d113      	bne.n	8007f00 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ede:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ee6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	019b      	lsls	r3, r3, #6
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	699b      	ldr	r3, [r3, #24]
 8007ef8:	019b      	lsls	r3, r3, #6
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	68fa      	ldr	r2, [r7, #12]
 8007f0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	685a      	ldr	r2, [r3, #4]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	697a      	ldr	r2, [r7, #20]
 8007f18:	621a      	str	r2, [r3, #32]
}
 8007f1a:	bf00      	nop
 8007f1c:	371c      	adds	r7, #28
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	40012c00 	.word	0x40012c00
 8007f2c:	40013400 	.word	0x40013400
 8007f30:	40014000 	.word	0x40014000
 8007f34:	40014400 	.word	0x40014400
 8007f38:	40014800 	.word	0x40014800

08007f3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b087      	sub	sp, #28
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6a1b      	ldr	r3, [r3, #32]
 8007f50:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007f80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	041b      	lsls	r3, r3, #16
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	4a17      	ldr	r2, [pc, #92]	; (8007ff0 <TIM_OC5_SetConfig+0xb4>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d00f      	beq.n	8007fb6 <TIM_OC5_SetConfig+0x7a>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4a16      	ldr	r2, [pc, #88]	; (8007ff4 <TIM_OC5_SetConfig+0xb8>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d00b      	beq.n	8007fb6 <TIM_OC5_SetConfig+0x7a>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4a15      	ldr	r2, [pc, #84]	; (8007ff8 <TIM_OC5_SetConfig+0xbc>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d007      	beq.n	8007fb6 <TIM_OC5_SetConfig+0x7a>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	4a14      	ldr	r2, [pc, #80]	; (8007ffc <TIM_OC5_SetConfig+0xc0>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d003      	beq.n	8007fb6 <TIM_OC5_SetConfig+0x7a>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4a13      	ldr	r2, [pc, #76]	; (8008000 <TIM_OC5_SetConfig+0xc4>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d109      	bne.n	8007fca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	021b      	lsls	r3, r3, #8
 8007fc4:	697a      	ldr	r2, [r7, #20]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	68fa      	ldr	r2, [r7, #12]
 8007fd4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	685a      	ldr	r2, [r3, #4]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	621a      	str	r2, [r3, #32]
}
 8007fe4:	bf00      	nop
 8007fe6:	371c      	adds	r7, #28
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr
 8007ff0:	40012c00 	.word	0x40012c00
 8007ff4:	40013400 	.word	0x40013400
 8007ff8:	40014000 	.word	0x40014000
 8007ffc:	40014400 	.word	0x40014400
 8008000:	40014800 	.word	0x40014800

08008004 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008004:	b480      	push	{r7}
 8008006:	b087      	sub	sp, #28
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6a1b      	ldr	r3, [r3, #32]
 8008012:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a1b      	ldr	r3, [r3, #32]
 8008018:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800802a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	021b      	lsls	r3, r3, #8
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	4313      	orrs	r3, r2
 8008042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800804a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	051b      	lsls	r3, r3, #20
 8008052:	693a      	ldr	r2, [r7, #16]
 8008054:	4313      	orrs	r3, r2
 8008056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a18      	ldr	r2, [pc, #96]	; (80080bc <TIM_OC6_SetConfig+0xb8>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d00f      	beq.n	8008080 <TIM_OC6_SetConfig+0x7c>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a17      	ldr	r2, [pc, #92]	; (80080c0 <TIM_OC6_SetConfig+0xbc>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d00b      	beq.n	8008080 <TIM_OC6_SetConfig+0x7c>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a16      	ldr	r2, [pc, #88]	; (80080c4 <TIM_OC6_SetConfig+0xc0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d007      	beq.n	8008080 <TIM_OC6_SetConfig+0x7c>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	4a15      	ldr	r2, [pc, #84]	; (80080c8 <TIM_OC6_SetConfig+0xc4>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d003      	beq.n	8008080 <TIM_OC6_SetConfig+0x7c>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	4a14      	ldr	r2, [pc, #80]	; (80080cc <TIM_OC6_SetConfig+0xc8>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d109      	bne.n	8008094 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008086:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	695b      	ldr	r3, [r3, #20]
 800808c:	029b      	lsls	r3, r3, #10
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	4313      	orrs	r3, r2
 8008092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	697a      	ldr	r2, [r7, #20]
 8008098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	621a      	str	r2, [r3, #32]
}
 80080ae:	bf00      	nop
 80080b0:	371c      	adds	r7, #28
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	40012c00 	.word	0x40012c00
 80080c0:	40013400 	.word	0x40013400
 80080c4:	40014000 	.word	0x40014000
 80080c8:	40014400 	.word	0x40014400
 80080cc:	40014800 	.word	0x40014800

080080d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6a1b      	ldr	r3, [r3, #32]
 80080e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6a1b      	ldr	r3, [r3, #32]
 80080e6:	f023 0201 	bic.w	r2, r3, #1
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	011b      	lsls	r3, r3, #4
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	4313      	orrs	r3, r2
 8008104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f023 030a 	bic.w	r3, r3, #10
 800810c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	4313      	orrs	r3, r2
 8008114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	697a      	ldr	r2, [r7, #20]
 8008120:	621a      	str	r2, [r3, #32]
}
 8008122:	bf00      	nop
 8008124:	371c      	adds	r7, #28
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800812e:	b480      	push	{r7}
 8008130:	b087      	sub	sp, #28
 8008132:	af00      	add	r7, sp, #0
 8008134:	60f8      	str	r0, [r7, #12]
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6a1b      	ldr	r3, [r3, #32]
 8008144:	f023 0210 	bic.w	r2, r3, #16
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	031b      	lsls	r3, r3, #12
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	4313      	orrs	r3, r2
 8008162:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800816a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	011b      	lsls	r3, r3, #4
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	4313      	orrs	r3, r2
 8008174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	697a      	ldr	r2, [r7, #20]
 8008180:	621a      	str	r2, [r3, #32]
}
 8008182:	bf00      	nop
 8008184:	371c      	adds	r7, #28
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800818e:	b480      	push	{r7}
 8008190:	b085      	sub	sp, #20
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80081a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081aa:	683a      	ldr	r2, [r7, #0]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	f043 0307 	orr.w	r3, r3, #7
 80081b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	609a      	str	r2, [r3, #8]
}
 80081bc:	bf00      	nop
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b087      	sub	sp, #28
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	60f8      	str	r0, [r7, #12]
 80081d0:	60b9      	str	r1, [r7, #8]
 80081d2:	607a      	str	r2, [r7, #4]
 80081d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	021a      	lsls	r2, r3, #8
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	431a      	orrs	r2, r3
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	697a      	ldr	r2, [r7, #20]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	609a      	str	r2, [r3, #8]
}
 80081fc:	bf00      	nop
 80081fe:	371c      	adds	r7, #28
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008208:	b480      	push	{r7}
 800820a:	b087      	sub	sp, #28
 800820c:	af00      	add	r7, sp, #0
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	60b9      	str	r1, [r7, #8]
 8008212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	f003 031f 	and.w	r3, r3, #31
 800821a:	2201      	movs	r2, #1
 800821c:	fa02 f303 	lsl.w	r3, r2, r3
 8008220:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6a1a      	ldr	r2, [r3, #32]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	43db      	mvns	r3, r3
 800822a:	401a      	ands	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a1a      	ldr	r2, [r3, #32]
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	6879      	ldr	r1, [r7, #4]
 800823c:	fa01 f303 	lsl.w	r3, r1, r3
 8008240:	431a      	orrs	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	621a      	str	r2, [r3, #32]
}
 8008246:	bf00      	nop
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
	...

08008254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008264:	2b01      	cmp	r3, #1
 8008266:	d101      	bne.n	800826c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008268:	2302      	movs	r3, #2
 800826a:	e065      	b.n	8008338 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2202      	movs	r2, #2
 8008278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a2c      	ldr	r2, [pc, #176]	; (8008344 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d004      	beq.n	80082a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a2b      	ldr	r2, [pc, #172]	; (8008348 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d108      	bne.n	80082b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80082a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	68fa      	ldr	r2, [r7, #12]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80082b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a1b      	ldr	r2, [pc, #108]	; (8008344 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d018      	beq.n	800830c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082e2:	d013      	beq.n	800830c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a18      	ldr	r2, [pc, #96]	; (800834c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d00e      	beq.n	800830c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a17      	ldr	r2, [pc, #92]	; (8008350 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d009      	beq.n	800830c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a12      	ldr	r2, [pc, #72]	; (8008348 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d004      	beq.n	800830c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a13      	ldr	r2, [pc, #76]	; (8008354 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d10c      	bne.n	8008326 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008312:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	4313      	orrs	r3, r2
 800831c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008336:	2300      	movs	r3, #0
}
 8008338:	4618      	mov	r0, r3
 800833a:	3714      	adds	r7, #20
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	40012c00 	.word	0x40012c00
 8008348:	40013400 	.word	0x40013400
 800834c:	40000400 	.word	0x40000400
 8008350:	40000800 	.word	0x40000800
 8008354:	40014000 	.word	0x40014000

08008358 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008362:	2300      	movs	r3, #0
 8008364:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800836c:	2b01      	cmp	r3, #1
 800836e:	d101      	bne.n	8008374 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008370:	2302      	movs	r3, #2
 8008372:	e073      	b.n	800845c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	4313      	orrs	r3, r2
 8008388:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	4313      	orrs	r3, r2
 8008396:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4313      	orrs	r3, r2
 80083b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	4313      	orrs	r3, r2
 80083c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083da:	4313      	orrs	r3, r2
 80083dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	041b      	lsls	r3, r3, #16
 80083ea:	4313      	orrs	r3, r2
 80083ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a19      	ldr	r2, [pc, #100]	; (8008468 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d004      	beq.n	8008410 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a18      	ldr	r2, [pc, #96]	; (800846c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d11c      	bne.n	800844a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841a:	051b      	lsls	r3, r3, #20
 800841c:	4313      	orrs	r3, r2
 800841e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	6a1b      	ldr	r3, [r3, #32]
 800842a:	4313      	orrs	r3, r2
 800842c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008438:	4313      	orrs	r3, r2
 800843a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008446:	4313      	orrs	r3, r2
 8008448:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr
 8008468:	40012c00 	.word	0x40012c00
 800846c:	40013400 	.word	0x40013400

08008470 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008478:	bf00      	nop
 800847a:	370c      	adds	r7, #12
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <_ZdlPvj>:
 80084fc:	f000 b97a 	b.w	80087f4 <_ZdlPv>

08008500 <_ZNSaIcEC1Ev>:
 8008500:	4770      	bx	lr

08008502 <_ZNSaIcED1Ev>:
 8008502:	4770      	bx	lr

08008504 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 8008504:	b10a      	cbz	r2, 800850a <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 8008506:	f000 bd34 	b.w	8008f72 <memcpy>
 800850a:	4770      	bx	lr

0800850c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800850c:	b508      	push	{r3, lr}
 800850e:	680b      	ldr	r3, [r1, #0]
 8008510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008514:	d302      	bcc.n	800851c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 8008516:	480d      	ldr	r0, [pc, #52]	; (800854c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 8008518:	f000 f985 	bl	8008826 <_ZSt20__throw_length_errorPKc>
 800851c:	4293      	cmp	r3, r2
 800851e:	d90b      	bls.n	8008538 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8008520:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 8008524:	ea4f 0042 	mov.w	r0, r2, lsl #1
 8008528:	d206      	bcs.n	8008538 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800852a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800852e:	bf2a      	itet	cs
 8008530:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 8008534:	6008      	strcc	r0, [r1, #0]
 8008536:	600b      	strcs	r3, [r1, #0]
 8008538:	6808      	ldr	r0, [r1, #0]
 800853a:	3001      	adds	r0, #1
 800853c:	d501      	bpl.n	8008542 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800853e:	f000 f96c 	bl	800881a <_ZSt17__throw_bad_allocv>
 8008542:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008546:	f000 b957 	b.w	80087f8 <_Znwj>
 800854a:	bf00      	nop
 800854c:	08009b0c 	.word	0x08009b0c

08008550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8008550:	f850 3b08 	ldr.w	r3, [r0], #8
 8008554:	4283      	cmp	r3, r0
 8008556:	d002      	beq.n	800855e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8008558:	4618      	mov	r0, r3
 800855a:	f000 b94b 	b.w	80087f4 <_ZdlPv>
 800855e:	4770      	bx	lr

08008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8008560:	2a01      	cmp	r2, #1
 8008562:	b410      	push	{r4}
 8008564:	d104      	bne.n	8008570 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 8008566:	780a      	ldrb	r2, [r1, #0]
 8008568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800856c:	7002      	strb	r2, [r0, #0]
 800856e:	4770      	bx	lr
 8008570:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008574:	f7ff bfc6 	b.w	8008504 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

08008578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 8008578:	b508      	push	{r3, lr}
 800857a:	1a52      	subs	r2, r2, r1
 800857c:	f7ff fff0 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008580:	bd08      	pop	{r3, pc}

08008582 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8008582:	b508      	push	{r3, lr}
 8008584:	1a52      	subs	r2, r2, r1
 8008586:	f7ff ffeb 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800858a:	bd08      	pop	{r3, pc}

0800858c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 800858c:	4288      	cmp	r0, r1
 800858e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008590:	4604      	mov	r4, r0
 8008592:	460e      	mov	r6, r1
 8008594:	d01e      	beq.n	80085d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x48>
 8008596:	4603      	mov	r3, r0
 8008598:	684d      	ldr	r5, [r1, #4]
 800859a:	f853 2b08 	ldr.w	r2, [r3], #8
 800859e:	429a      	cmp	r2, r3
 80085a0:	bf14      	ite	ne
 80085a2:	6882      	ldrne	r2, [r0, #8]
 80085a4:	220f      	moveq	r2, #15
 80085a6:	42aa      	cmp	r2, r5
 80085a8:	d20a      	bcs.n	80085c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x34>
 80085aa:	a901      	add	r1, sp, #4
 80085ac:	9501      	str	r5, [sp, #4]
 80085ae:	f7ff ffad 	bl	800850c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80085b2:	4607      	mov	r7, r0
 80085b4:	4620      	mov	r0, r4
 80085b6:	f7ff ffcb 	bl	8008550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80085ba:	9b01      	ldr	r3, [sp, #4]
 80085bc:	6027      	str	r7, [r4, #0]
 80085be:	60a3      	str	r3, [r4, #8]
 80085c0:	b125      	cbz	r5, 80085cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x40>
 80085c2:	6831      	ldr	r1, [r6, #0]
 80085c4:	6820      	ldr	r0, [r4, #0]
 80085c6:	462a      	mov	r2, r5
 80085c8:	f7ff ffca 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	6065      	str	r5, [r4, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	555a      	strb	r2, [r3, r5]
 80085d4:	b003      	add	sp, #12
 80085d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080085d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 80085d8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80085dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80085de:	461f      	mov	r7, r3
 80085e0:	6843      	ldr	r3, [r0, #4]
 80085e2:	eb01 0802 	add.w	r8, r1, r2
 80085e6:	1ab2      	subs	r2, r6, r2
 80085e8:	441a      	add	r2, r3
 80085ea:	eba3 0908 	sub.w	r9, r3, r8
 80085ee:	4603      	mov	r3, r0
 80085f0:	9201      	str	r2, [sp, #4]
 80085f2:	f853 2b08 	ldr.w	r2, [r3], #8
 80085f6:	429a      	cmp	r2, r3
 80085f8:	bf18      	it	ne
 80085fa:	6882      	ldrne	r2, [r0, #8]
 80085fc:	460d      	mov	r5, r1
 80085fe:	bf08      	it	eq
 8008600:	220f      	moveq	r2, #15
 8008602:	a901      	add	r1, sp, #4
 8008604:	4604      	mov	r4, r0
 8008606:	f7ff ff81 	bl	800850c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800860a:	4682      	mov	sl, r0
 800860c:	b11d      	cbz	r5, 8008616 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800860e:	6821      	ldr	r1, [r4, #0]
 8008610:	462a      	mov	r2, r5
 8008612:	f7ff ffa5 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008616:	b137      	cbz	r7, 8008626 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 8008618:	b12e      	cbz	r6, 8008626 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800861a:	4632      	mov	r2, r6
 800861c:	4639      	mov	r1, r7
 800861e:	eb0a 0005 	add.w	r0, sl, r5
 8008622:	f7ff ff9d 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008626:	f1b9 0f00 	cmp.w	r9, #0
 800862a:	d007      	beq.n	800863c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800862c:	6821      	ldr	r1, [r4, #0]
 800862e:	4435      	add	r5, r6
 8008630:	464a      	mov	r2, r9
 8008632:	4441      	add	r1, r8
 8008634:	eb0a 0005 	add.w	r0, sl, r5
 8008638:	f7ff ff92 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800863c:	4620      	mov	r0, r4
 800863e:	f7ff ff87 	bl	8008550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8008642:	9b01      	ldr	r3, [sp, #4]
 8008644:	f8c4 a000 	str.w	sl, [r4]
 8008648:	60a3      	str	r3, [r4, #8]
 800864a:	b002      	add	sp, #8
 800864c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008650 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 8008650:	f100 0208 	add.w	r2, r0, #8
 8008654:	6002      	str	r2, [r0, #0]
 8008656:	2200      	movs	r2, #0
 8008658:	6042      	str	r2, [r0, #4]
 800865a:	7202      	strb	r2, [r0, #8]
 800865c:	4770      	bx	lr

0800865e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800865e:	b510      	push	{r4, lr}
 8008660:	4604      	mov	r4, r0
 8008662:	f7ff ff75 	bl	8008550 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8008666:	4620      	mov	r0, r4
 8008668:	bd10      	pop	{r4, pc}

0800866a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 800866a:	b510      	push	{r4, lr}
 800866c:	4604      	mov	r4, r0
 800866e:	f7ff ff8d 	bl	800858c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 8008672:	4620      	mov	r0, r4
 8008674:	bd10      	pop	{r4, pc}

08008676 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>:
 8008676:	b570      	push	{r4, r5, r6, lr}
 8008678:	460c      	mov	r4, r1
 800867a:	f851 3b08 	ldr.w	r3, [r1], #8
 800867e:	4299      	cmp	r1, r3
 8008680:	4605      	mov	r5, r0
 8008682:	6800      	ldr	r0, [r0, #0]
 8008684:	d110      	bne.n	80086a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x32>
 8008686:	42a5      	cmp	r5, r4
 8008688:	d008      	beq.n	800869c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 800868a:	6862      	ldr	r2, [r4, #4]
 800868c:	b10a      	cbz	r2, 8008692 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x1c>
 800868e:	f7ff ff67 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8008692:	6863      	ldr	r3, [r4, #4]
 8008694:	682a      	ldr	r2, [r5, #0]
 8008696:	606b      	str	r3, [r5, #4]
 8008698:	2100      	movs	r1, #0
 800869a:	54d1      	strb	r1, [r2, r3]
 800869c:	6822      	ldr	r2, [r4, #0]
 800869e:	2300      	movs	r3, #0
 80086a0:	6063      	str	r3, [r4, #4]
 80086a2:	7013      	strb	r3, [r2, #0]
 80086a4:	4628      	mov	r0, r5
 80086a6:	bd70      	pop	{r4, r5, r6, pc}
 80086a8:	602b      	str	r3, [r5, #0]
 80086aa:	f105 0608 	add.w	r6, r5, #8
 80086ae:	6863      	ldr	r3, [r4, #4]
 80086b0:	606b      	str	r3, [r5, #4]
 80086b2:	42b0      	cmp	r0, r6
 80086b4:	68a3      	ldr	r3, [r4, #8]
 80086b6:	bf18      	it	ne
 80086b8:	68aa      	ldrne	r2, [r5, #8]
 80086ba:	60ab      	str	r3, [r5, #8]
 80086bc:	bf08      	it	eq
 80086be:	2000      	moveq	r0, #0
 80086c0:	b110      	cbz	r0, 80086c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x52>
 80086c2:	6020      	str	r0, [r4, #0]
 80086c4:	60a2      	str	r2, [r4, #8]
 80086c6:	e7e9      	b.n	800869c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>
 80086c8:	6021      	str	r1, [r4, #0]
 80086ca:	e7e7      	b.n	800869c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_+0x26>

080086cc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 80086cc:	6840      	ldr	r0, [r0, #4]
 80086ce:	4770      	bx	lr

080086d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 80086d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086d2:	4604      	mov	r4, r0
 80086d4:	4623      	mov	r3, r4
 80086d6:	6840      	ldr	r0, [r0, #4]
 80086d8:	f853 6b08 	ldr.w	r6, [r3], #8
 80086dc:	429e      	cmp	r6, r3
 80086de:	bf18      	it	ne
 80086e0:	68a3      	ldrne	r3, [r4, #8]
 80086e2:	eb00 0502 	add.w	r5, r0, r2
 80086e6:	bf08      	it	eq
 80086e8:	230f      	moveq	r3, #15
 80086ea:	429d      	cmp	r5, r3
 80086ec:	d80a      	bhi.n	8008704 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 80086ee:	b112      	cbz	r2, 80086f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 80086f0:	4430      	add	r0, r6
 80086f2:	f7ff ff35 	bl	8008560 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	6065      	str	r5, [r4, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	4620      	mov	r0, r4
 80086fe:	555a      	strb	r2, [r3, r5]
 8008700:	b002      	add	sp, #8
 8008702:	bd70      	pop	{r4, r5, r6, pc}
 8008704:	9200      	str	r2, [sp, #0]
 8008706:	460b      	mov	r3, r1
 8008708:	2200      	movs	r2, #0
 800870a:	4601      	mov	r1, r0
 800870c:	4620      	mov	r0, r4
 800870e:	f7ff ff63 	bl	80085d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 8008712:	e7f0      	b.n	80086f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

08008714 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
 8008714:	b508      	push	{r3, lr}
 8008716:	e9d1 1200 	ldrd	r1, r2, [r1]
 800871a:	f7ff ffd9 	bl	80086d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800871e:	bd08      	pop	{r3, pc}

08008720 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLERKS4_>:
 8008720:	b508      	push	{r3, lr}
 8008722:	f7ff fff7 	bl	8008714 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8008726:	bd08      	pop	{r3, pc}

08008728 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 8008728:	6800      	ldr	r0, [r0, #0]
 800872a:	4770      	bx	lr

0800872c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 800872c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800872e:	4604      	mov	r4, r0
 8008730:	4616      	mov	r6, r2
 8008732:	460d      	mov	r5, r1
 8008734:	b919      	cbnz	r1, 800873e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 8008736:	b112      	cbz	r2, 800873e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x12>
 8008738:	480d      	ldr	r0, [pc, #52]	; (8008770 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 800873a:	f000 f871 	bl	8008820 <_ZSt19__throw_logic_errorPKc>
 800873e:	1b73      	subs	r3, r6, r5
 8008740:	2b0f      	cmp	r3, #15
 8008742:	9301      	str	r3, [sp, #4]
 8008744:	d907      	bls.n	8008756 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2a>
 8008746:	2200      	movs	r2, #0
 8008748:	a901      	add	r1, sp, #4
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff fede 	bl	800850c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8008750:	9b01      	ldr	r3, [sp, #4]
 8008752:	6020      	str	r0, [r4, #0]
 8008754:	60a3      	str	r3, [r4, #8]
 8008756:	4632      	mov	r2, r6
 8008758:	4629      	mov	r1, r5
 800875a:	6820      	ldr	r0, [r4, #0]
 800875c:	f7ff ff0c 	bl	8008578 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 8008760:	9b01      	ldr	r3, [sp, #4]
 8008762:	6822      	ldr	r2, [r4, #0]
 8008764:	6063      	str	r3, [r4, #4]
 8008766:	2100      	movs	r1, #0
 8008768:	54d1      	strb	r1, [r2, r3]
 800876a:	b002      	add	sp, #8
 800876c:	bd70      	pop	{r4, r5, r6, pc}
 800876e:	bf00      	nop
 8008770:	08009b24 	.word	0x08009b24

08008774 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8008774:	b538      	push	{r3, r4, r5, lr}
 8008776:	f100 0308 	add.w	r3, r0, #8
 800877a:	6003      	str	r3, [r0, #0]
 800877c:	e9d1 5200 	ldrd	r5, r2, [r1]
 8008780:	4604      	mov	r4, r0
 8008782:	f04f 0300 	mov.w	r3, #0
 8008786:	442a      	add	r2, r5
 8008788:	4629      	mov	r1, r5
 800878a:	f7ff ffcf 	bl	800872c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800878e:	4620      	mov	r0, r4
 8008790:	bd38      	pop	{r3, r4, r5, pc}
	...

08008794 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8008794:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008796:	4604      	mov	r4, r0
 8008798:	4616      	mov	r6, r2
 800879a:	460d      	mov	r5, r1
 800879c:	b919      	cbnz	r1, 80087a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800879e:	b112      	cbz	r2, 80087a6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 80087a0:	480d      	ldr	r0, [pc, #52]	; (80087d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 80087a2:	f000 f83d 	bl	8008820 <_ZSt19__throw_logic_errorPKc>
 80087a6:	1b73      	subs	r3, r6, r5
 80087a8:	2b0f      	cmp	r3, #15
 80087aa:	9301      	str	r3, [sp, #4]
 80087ac:	d907      	bls.n	80087be <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 80087ae:	2200      	movs	r2, #0
 80087b0:	a901      	add	r1, sp, #4
 80087b2:	4620      	mov	r0, r4
 80087b4:	f7ff feaa 	bl	800850c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80087b8:	9b01      	ldr	r3, [sp, #4]
 80087ba:	6020      	str	r0, [r4, #0]
 80087bc:	60a3      	str	r3, [r4, #8]
 80087be:	4632      	mov	r2, r6
 80087c0:	4629      	mov	r1, r5
 80087c2:	6820      	ldr	r0, [r4, #0]
 80087c4:	f7ff fedd 	bl	8008582 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 80087c8:	9b01      	ldr	r3, [sp, #4]
 80087ca:	6822      	ldr	r2, [r4, #0]
 80087cc:	6063      	str	r3, [r4, #4]
 80087ce:	2100      	movs	r1, #0
 80087d0:	54d1      	strb	r1, [r2, r3]
 80087d2:	b002      	add	sp, #8
 80087d4:	bd70      	pop	{r4, r5, r6, pc}
 80087d6:	bf00      	nop
 80087d8:	08009b24 	.word	0x08009b24

080087dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcjRKS3_>:
 80087dc:	b510      	push	{r4, lr}
 80087de:	f100 0308 	add.w	r3, r0, #8
 80087e2:	4604      	mov	r4, r0
 80087e4:	6003      	str	r3, [r0, #0]
 80087e6:	440a      	add	r2, r1
 80087e8:	f04f 0300 	mov.w	r3, #0
 80087ec:	f7ff ffd2 	bl	8008794 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 80087f0:	4620      	mov	r0, r4
 80087f2:	bd10      	pop	{r4, pc}

080087f4 <_ZdlPv>:
 80087f4:	f000 b832 	b.w	800885c <free>

080087f8 <_Znwj>:
 80087f8:	2801      	cmp	r0, #1
 80087fa:	bf38      	it	cc
 80087fc:	2001      	movcc	r0, #1
 80087fe:	b510      	push	{r4, lr}
 8008800:	4604      	mov	r4, r0
 8008802:	4620      	mov	r0, r4
 8008804:	f000 f822 	bl	800884c <malloc>
 8008808:	b100      	cbz	r0, 800880c <_Znwj+0x14>
 800880a:	bd10      	pop	{r4, pc}
 800880c:	f000 f80e 	bl	800882c <_ZSt15get_new_handlerv>
 8008810:	b908      	cbnz	r0, 8008816 <_Znwj+0x1e>
 8008812:	f000 f813 	bl	800883c <abort>
 8008816:	4780      	blx	r0
 8008818:	e7f3      	b.n	8008802 <_Znwj+0xa>

0800881a <_ZSt17__throw_bad_allocv>:
 800881a:	b508      	push	{r3, lr}
 800881c:	f000 f80e 	bl	800883c <abort>

08008820 <_ZSt19__throw_logic_errorPKc>:
 8008820:	b508      	push	{r3, lr}
 8008822:	f000 f80b 	bl	800883c <abort>

08008826 <_ZSt20__throw_length_errorPKc>:
 8008826:	b508      	push	{r3, lr}
 8008828:	f000 f808 	bl	800883c <abort>

0800882c <_ZSt15get_new_handlerv>:
 800882c:	4b02      	ldr	r3, [pc, #8]	; (8008838 <_ZSt15get_new_handlerv+0xc>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	f3bf 8f5b 	dmb	ish
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	20000700 	.word	0x20000700

0800883c <abort>:
 800883c:	b508      	push	{r3, lr}
 800883e:	2006      	movs	r0, #6
 8008840:	f000 faf8 	bl	8008e34 <raise>
 8008844:	2001      	movs	r0, #1
 8008846:	f7fc fa1f 	bl	8004c88 <_exit>
	...

0800884c <malloc>:
 800884c:	4b02      	ldr	r3, [pc, #8]	; (8008858 <malloc+0xc>)
 800884e:	4601      	mov	r1, r0
 8008850:	6818      	ldr	r0, [r3, #0]
 8008852:	f000 b82b 	b.w	80088ac <_malloc_r>
 8008856:	bf00      	nop
 8008858:	20000064 	.word	0x20000064

0800885c <free>:
 800885c:	4b02      	ldr	r3, [pc, #8]	; (8008868 <free+0xc>)
 800885e:	4601      	mov	r1, r0
 8008860:	6818      	ldr	r0, [r3, #0]
 8008862:	f000 bb95 	b.w	8008f90 <_free_r>
 8008866:	bf00      	nop
 8008868:	20000064 	.word	0x20000064

0800886c <sbrk_aligned>:
 800886c:	b570      	push	{r4, r5, r6, lr}
 800886e:	4e0e      	ldr	r6, [pc, #56]	; (80088a8 <sbrk_aligned+0x3c>)
 8008870:	460c      	mov	r4, r1
 8008872:	6831      	ldr	r1, [r6, #0]
 8008874:	4605      	mov	r5, r0
 8008876:	b911      	cbnz	r1, 800887e <sbrk_aligned+0x12>
 8008878:	f000 fb2c 	bl	8008ed4 <_sbrk_r>
 800887c:	6030      	str	r0, [r6, #0]
 800887e:	4621      	mov	r1, r4
 8008880:	4628      	mov	r0, r5
 8008882:	f000 fb27 	bl	8008ed4 <_sbrk_r>
 8008886:	1c43      	adds	r3, r0, #1
 8008888:	d00a      	beq.n	80088a0 <sbrk_aligned+0x34>
 800888a:	1cc4      	adds	r4, r0, #3
 800888c:	f024 0403 	bic.w	r4, r4, #3
 8008890:	42a0      	cmp	r0, r4
 8008892:	d007      	beq.n	80088a4 <sbrk_aligned+0x38>
 8008894:	1a21      	subs	r1, r4, r0
 8008896:	4628      	mov	r0, r5
 8008898:	f000 fb1c 	bl	8008ed4 <_sbrk_r>
 800889c:	3001      	adds	r0, #1
 800889e:	d101      	bne.n	80088a4 <sbrk_aligned+0x38>
 80088a0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80088a4:	4620      	mov	r0, r4
 80088a6:	bd70      	pop	{r4, r5, r6, pc}
 80088a8:	20000708 	.word	0x20000708

080088ac <_malloc_r>:
 80088ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088b0:	1ccd      	adds	r5, r1, #3
 80088b2:	f025 0503 	bic.w	r5, r5, #3
 80088b6:	3508      	adds	r5, #8
 80088b8:	2d0c      	cmp	r5, #12
 80088ba:	bf38      	it	cc
 80088bc:	250c      	movcc	r5, #12
 80088be:	2d00      	cmp	r5, #0
 80088c0:	4607      	mov	r7, r0
 80088c2:	db01      	blt.n	80088c8 <_malloc_r+0x1c>
 80088c4:	42a9      	cmp	r1, r5
 80088c6:	d905      	bls.n	80088d4 <_malloc_r+0x28>
 80088c8:	230c      	movs	r3, #12
 80088ca:	603b      	str	r3, [r7, #0]
 80088cc:	2600      	movs	r6, #0
 80088ce:	4630      	mov	r0, r6
 80088d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80089a8 <_malloc_r+0xfc>
 80088d8:	f000 f868 	bl	80089ac <__malloc_lock>
 80088dc:	f8d8 3000 	ldr.w	r3, [r8]
 80088e0:	461c      	mov	r4, r3
 80088e2:	bb5c      	cbnz	r4, 800893c <_malloc_r+0x90>
 80088e4:	4629      	mov	r1, r5
 80088e6:	4638      	mov	r0, r7
 80088e8:	f7ff ffc0 	bl	800886c <sbrk_aligned>
 80088ec:	1c43      	adds	r3, r0, #1
 80088ee:	4604      	mov	r4, r0
 80088f0:	d155      	bne.n	800899e <_malloc_r+0xf2>
 80088f2:	f8d8 4000 	ldr.w	r4, [r8]
 80088f6:	4626      	mov	r6, r4
 80088f8:	2e00      	cmp	r6, #0
 80088fa:	d145      	bne.n	8008988 <_malloc_r+0xdc>
 80088fc:	2c00      	cmp	r4, #0
 80088fe:	d048      	beq.n	8008992 <_malloc_r+0xe6>
 8008900:	6823      	ldr	r3, [r4, #0]
 8008902:	4631      	mov	r1, r6
 8008904:	4638      	mov	r0, r7
 8008906:	eb04 0903 	add.w	r9, r4, r3
 800890a:	f000 fae3 	bl	8008ed4 <_sbrk_r>
 800890e:	4581      	cmp	r9, r0
 8008910:	d13f      	bne.n	8008992 <_malloc_r+0xe6>
 8008912:	6821      	ldr	r1, [r4, #0]
 8008914:	1a6d      	subs	r5, r5, r1
 8008916:	4629      	mov	r1, r5
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff ffa7 	bl	800886c <sbrk_aligned>
 800891e:	3001      	adds	r0, #1
 8008920:	d037      	beq.n	8008992 <_malloc_r+0xe6>
 8008922:	6823      	ldr	r3, [r4, #0]
 8008924:	442b      	add	r3, r5
 8008926:	6023      	str	r3, [r4, #0]
 8008928:	f8d8 3000 	ldr.w	r3, [r8]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d038      	beq.n	80089a2 <_malloc_r+0xf6>
 8008930:	685a      	ldr	r2, [r3, #4]
 8008932:	42a2      	cmp	r2, r4
 8008934:	d12b      	bne.n	800898e <_malloc_r+0xe2>
 8008936:	2200      	movs	r2, #0
 8008938:	605a      	str	r2, [r3, #4]
 800893a:	e00f      	b.n	800895c <_malloc_r+0xb0>
 800893c:	6822      	ldr	r2, [r4, #0]
 800893e:	1b52      	subs	r2, r2, r5
 8008940:	d41f      	bmi.n	8008982 <_malloc_r+0xd6>
 8008942:	2a0b      	cmp	r2, #11
 8008944:	d917      	bls.n	8008976 <_malloc_r+0xca>
 8008946:	1961      	adds	r1, r4, r5
 8008948:	42a3      	cmp	r3, r4
 800894a:	6025      	str	r5, [r4, #0]
 800894c:	bf18      	it	ne
 800894e:	6059      	strne	r1, [r3, #4]
 8008950:	6863      	ldr	r3, [r4, #4]
 8008952:	bf08      	it	eq
 8008954:	f8c8 1000 	streq.w	r1, [r8]
 8008958:	5162      	str	r2, [r4, r5]
 800895a:	604b      	str	r3, [r1, #4]
 800895c:	4638      	mov	r0, r7
 800895e:	f104 060b 	add.w	r6, r4, #11
 8008962:	f000 f829 	bl	80089b8 <__malloc_unlock>
 8008966:	f026 0607 	bic.w	r6, r6, #7
 800896a:	1d23      	adds	r3, r4, #4
 800896c:	1af2      	subs	r2, r6, r3
 800896e:	d0ae      	beq.n	80088ce <_malloc_r+0x22>
 8008970:	1b9b      	subs	r3, r3, r6
 8008972:	50a3      	str	r3, [r4, r2]
 8008974:	e7ab      	b.n	80088ce <_malloc_r+0x22>
 8008976:	42a3      	cmp	r3, r4
 8008978:	6862      	ldr	r2, [r4, #4]
 800897a:	d1dd      	bne.n	8008938 <_malloc_r+0x8c>
 800897c:	f8c8 2000 	str.w	r2, [r8]
 8008980:	e7ec      	b.n	800895c <_malloc_r+0xb0>
 8008982:	4623      	mov	r3, r4
 8008984:	6864      	ldr	r4, [r4, #4]
 8008986:	e7ac      	b.n	80088e2 <_malloc_r+0x36>
 8008988:	4634      	mov	r4, r6
 800898a:	6876      	ldr	r6, [r6, #4]
 800898c:	e7b4      	b.n	80088f8 <_malloc_r+0x4c>
 800898e:	4613      	mov	r3, r2
 8008990:	e7cc      	b.n	800892c <_malloc_r+0x80>
 8008992:	230c      	movs	r3, #12
 8008994:	603b      	str	r3, [r7, #0]
 8008996:	4638      	mov	r0, r7
 8008998:	f000 f80e 	bl	80089b8 <__malloc_unlock>
 800899c:	e797      	b.n	80088ce <_malloc_r+0x22>
 800899e:	6025      	str	r5, [r4, #0]
 80089a0:	e7dc      	b.n	800895c <_malloc_r+0xb0>
 80089a2:	605b      	str	r3, [r3, #4]
 80089a4:	deff      	udf	#255	; 0xff
 80089a6:	bf00      	nop
 80089a8:	20000704 	.word	0x20000704

080089ac <__malloc_lock>:
 80089ac:	4801      	ldr	r0, [pc, #4]	; (80089b4 <__malloc_lock+0x8>)
 80089ae:	f000 bade 	b.w	8008f6e <__retarget_lock_acquire_recursive>
 80089b2:	bf00      	nop
 80089b4:	2000084c 	.word	0x2000084c

080089b8 <__malloc_unlock>:
 80089b8:	4801      	ldr	r0, [pc, #4]	; (80089c0 <__malloc_unlock+0x8>)
 80089ba:	f000 bad9 	b.w	8008f70 <__retarget_lock_release_recursive>
 80089be:	bf00      	nop
 80089c0:	2000084c 	.word	0x2000084c

080089c4 <std>:
 80089c4:	2300      	movs	r3, #0
 80089c6:	b510      	push	{r4, lr}
 80089c8:	4604      	mov	r4, r0
 80089ca:	e9c0 3300 	strd	r3, r3, [r0]
 80089ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089d2:	6083      	str	r3, [r0, #8]
 80089d4:	8181      	strh	r1, [r0, #12]
 80089d6:	6643      	str	r3, [r0, #100]	; 0x64
 80089d8:	81c2      	strh	r2, [r0, #14]
 80089da:	6183      	str	r3, [r0, #24]
 80089dc:	4619      	mov	r1, r3
 80089de:	2208      	movs	r2, #8
 80089e0:	305c      	adds	r0, #92	; 0x5c
 80089e2:	f000 f9f7 	bl	8008dd4 <memset>
 80089e6:	4b0d      	ldr	r3, [pc, #52]	; (8008a1c <std+0x58>)
 80089e8:	6263      	str	r3, [r4, #36]	; 0x24
 80089ea:	4b0d      	ldr	r3, [pc, #52]	; (8008a20 <std+0x5c>)
 80089ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80089ee:	4b0d      	ldr	r3, [pc, #52]	; (8008a24 <std+0x60>)
 80089f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80089f2:	4b0d      	ldr	r3, [pc, #52]	; (8008a28 <std+0x64>)
 80089f4:	6323      	str	r3, [r4, #48]	; 0x30
 80089f6:	4b0d      	ldr	r3, [pc, #52]	; (8008a2c <std+0x68>)
 80089f8:	6224      	str	r4, [r4, #32]
 80089fa:	429c      	cmp	r4, r3
 80089fc:	d006      	beq.n	8008a0c <std+0x48>
 80089fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008a02:	4294      	cmp	r4, r2
 8008a04:	d002      	beq.n	8008a0c <std+0x48>
 8008a06:	33d0      	adds	r3, #208	; 0xd0
 8008a08:	429c      	cmp	r4, r3
 8008a0a:	d105      	bne.n	8008a18 <std+0x54>
 8008a0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a14:	f000 baaa 	b.w	8008f6c <__retarget_lock_init_recursive>
 8008a18:	bd10      	pop	{r4, pc}
 8008a1a:	bf00      	nop
 8008a1c:	08008c25 	.word	0x08008c25
 8008a20:	08008c47 	.word	0x08008c47
 8008a24:	08008c7f 	.word	0x08008c7f
 8008a28:	08008ca3 	.word	0x08008ca3
 8008a2c:	2000070c 	.word	0x2000070c

08008a30 <stdio_exit_handler>:
 8008a30:	4a02      	ldr	r2, [pc, #8]	; (8008a3c <stdio_exit_handler+0xc>)
 8008a32:	4903      	ldr	r1, [pc, #12]	; (8008a40 <stdio_exit_handler+0x10>)
 8008a34:	4803      	ldr	r0, [pc, #12]	; (8008a44 <stdio_exit_handler+0x14>)
 8008a36:	f000 b869 	b.w	8008b0c <_fwalk_sglue>
 8008a3a:	bf00      	nop
 8008a3c:	2000000c 	.word	0x2000000c
 8008a40:	080096dd 	.word	0x080096dd
 8008a44:	20000018 	.word	0x20000018

08008a48 <cleanup_stdio>:
 8008a48:	6841      	ldr	r1, [r0, #4]
 8008a4a:	4b0c      	ldr	r3, [pc, #48]	; (8008a7c <cleanup_stdio+0x34>)
 8008a4c:	4299      	cmp	r1, r3
 8008a4e:	b510      	push	{r4, lr}
 8008a50:	4604      	mov	r4, r0
 8008a52:	d001      	beq.n	8008a58 <cleanup_stdio+0x10>
 8008a54:	f000 fe42 	bl	80096dc <_fflush_r>
 8008a58:	68a1      	ldr	r1, [r4, #8]
 8008a5a:	4b09      	ldr	r3, [pc, #36]	; (8008a80 <cleanup_stdio+0x38>)
 8008a5c:	4299      	cmp	r1, r3
 8008a5e:	d002      	beq.n	8008a66 <cleanup_stdio+0x1e>
 8008a60:	4620      	mov	r0, r4
 8008a62:	f000 fe3b 	bl	80096dc <_fflush_r>
 8008a66:	68e1      	ldr	r1, [r4, #12]
 8008a68:	4b06      	ldr	r3, [pc, #24]	; (8008a84 <cleanup_stdio+0x3c>)
 8008a6a:	4299      	cmp	r1, r3
 8008a6c:	d004      	beq.n	8008a78 <cleanup_stdio+0x30>
 8008a6e:	4620      	mov	r0, r4
 8008a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a74:	f000 be32 	b.w	80096dc <_fflush_r>
 8008a78:	bd10      	pop	{r4, pc}
 8008a7a:	bf00      	nop
 8008a7c:	2000070c 	.word	0x2000070c
 8008a80:	20000774 	.word	0x20000774
 8008a84:	200007dc 	.word	0x200007dc

08008a88 <global_stdio_init.part.0>:
 8008a88:	b510      	push	{r4, lr}
 8008a8a:	4b0b      	ldr	r3, [pc, #44]	; (8008ab8 <global_stdio_init.part.0+0x30>)
 8008a8c:	4c0b      	ldr	r4, [pc, #44]	; (8008abc <global_stdio_init.part.0+0x34>)
 8008a8e:	4a0c      	ldr	r2, [pc, #48]	; (8008ac0 <global_stdio_init.part.0+0x38>)
 8008a90:	601a      	str	r2, [r3, #0]
 8008a92:	4620      	mov	r0, r4
 8008a94:	2200      	movs	r2, #0
 8008a96:	2104      	movs	r1, #4
 8008a98:	f7ff ff94 	bl	80089c4 <std>
 8008a9c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	2109      	movs	r1, #9
 8008aa4:	f7ff ff8e 	bl	80089c4 <std>
 8008aa8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008aac:	2202      	movs	r2, #2
 8008aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab2:	2112      	movs	r1, #18
 8008ab4:	f7ff bf86 	b.w	80089c4 <std>
 8008ab8:	20000844 	.word	0x20000844
 8008abc:	2000070c 	.word	0x2000070c
 8008ac0:	08008a31 	.word	0x08008a31

08008ac4 <__sfp_lock_acquire>:
 8008ac4:	4801      	ldr	r0, [pc, #4]	; (8008acc <__sfp_lock_acquire+0x8>)
 8008ac6:	f000 ba52 	b.w	8008f6e <__retarget_lock_acquire_recursive>
 8008aca:	bf00      	nop
 8008acc:	2000084d 	.word	0x2000084d

08008ad0 <__sfp_lock_release>:
 8008ad0:	4801      	ldr	r0, [pc, #4]	; (8008ad8 <__sfp_lock_release+0x8>)
 8008ad2:	f000 ba4d 	b.w	8008f70 <__retarget_lock_release_recursive>
 8008ad6:	bf00      	nop
 8008ad8:	2000084d 	.word	0x2000084d

08008adc <__sinit>:
 8008adc:	b510      	push	{r4, lr}
 8008ade:	4604      	mov	r4, r0
 8008ae0:	f7ff fff0 	bl	8008ac4 <__sfp_lock_acquire>
 8008ae4:	6a23      	ldr	r3, [r4, #32]
 8008ae6:	b11b      	cbz	r3, 8008af0 <__sinit+0x14>
 8008ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aec:	f7ff bff0 	b.w	8008ad0 <__sfp_lock_release>
 8008af0:	4b04      	ldr	r3, [pc, #16]	; (8008b04 <__sinit+0x28>)
 8008af2:	6223      	str	r3, [r4, #32]
 8008af4:	4b04      	ldr	r3, [pc, #16]	; (8008b08 <__sinit+0x2c>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1f5      	bne.n	8008ae8 <__sinit+0xc>
 8008afc:	f7ff ffc4 	bl	8008a88 <global_stdio_init.part.0>
 8008b00:	e7f2      	b.n	8008ae8 <__sinit+0xc>
 8008b02:	bf00      	nop
 8008b04:	08008a49 	.word	0x08008a49
 8008b08:	20000844 	.word	0x20000844

08008b0c <_fwalk_sglue>:
 8008b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b10:	4607      	mov	r7, r0
 8008b12:	4688      	mov	r8, r1
 8008b14:	4614      	mov	r4, r2
 8008b16:	2600      	movs	r6, #0
 8008b18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b1c:	f1b9 0901 	subs.w	r9, r9, #1
 8008b20:	d505      	bpl.n	8008b2e <_fwalk_sglue+0x22>
 8008b22:	6824      	ldr	r4, [r4, #0]
 8008b24:	2c00      	cmp	r4, #0
 8008b26:	d1f7      	bne.n	8008b18 <_fwalk_sglue+0xc>
 8008b28:	4630      	mov	r0, r6
 8008b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b2e:	89ab      	ldrh	r3, [r5, #12]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d907      	bls.n	8008b44 <_fwalk_sglue+0x38>
 8008b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	d003      	beq.n	8008b44 <_fwalk_sglue+0x38>
 8008b3c:	4629      	mov	r1, r5
 8008b3e:	4638      	mov	r0, r7
 8008b40:	47c0      	blx	r8
 8008b42:	4306      	orrs	r6, r0
 8008b44:	3568      	adds	r5, #104	; 0x68
 8008b46:	e7e9      	b.n	8008b1c <_fwalk_sglue+0x10>

08008b48 <iprintf>:
 8008b48:	b40f      	push	{r0, r1, r2, r3}
 8008b4a:	b507      	push	{r0, r1, r2, lr}
 8008b4c:	4906      	ldr	r1, [pc, #24]	; (8008b68 <iprintf+0x20>)
 8008b4e:	ab04      	add	r3, sp, #16
 8008b50:	6808      	ldr	r0, [r1, #0]
 8008b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b56:	6881      	ldr	r1, [r0, #8]
 8008b58:	9301      	str	r3, [sp, #4]
 8008b5a:	f000 fa8f 	bl	800907c <_vfiprintf_r>
 8008b5e:	b003      	add	sp, #12
 8008b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b64:	b004      	add	sp, #16
 8008b66:	4770      	bx	lr
 8008b68:	20000064 	.word	0x20000064

08008b6c <_puts_r>:
 8008b6c:	6a03      	ldr	r3, [r0, #32]
 8008b6e:	b570      	push	{r4, r5, r6, lr}
 8008b70:	6884      	ldr	r4, [r0, #8]
 8008b72:	4605      	mov	r5, r0
 8008b74:	460e      	mov	r6, r1
 8008b76:	b90b      	cbnz	r3, 8008b7c <_puts_r+0x10>
 8008b78:	f7ff ffb0 	bl	8008adc <__sinit>
 8008b7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b7e:	07db      	lsls	r3, r3, #31
 8008b80:	d405      	bmi.n	8008b8e <_puts_r+0x22>
 8008b82:	89a3      	ldrh	r3, [r4, #12]
 8008b84:	0598      	lsls	r0, r3, #22
 8008b86:	d402      	bmi.n	8008b8e <_puts_r+0x22>
 8008b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b8a:	f000 f9f0 	bl	8008f6e <__retarget_lock_acquire_recursive>
 8008b8e:	89a3      	ldrh	r3, [r4, #12]
 8008b90:	0719      	lsls	r1, r3, #28
 8008b92:	d513      	bpl.n	8008bbc <_puts_r+0x50>
 8008b94:	6923      	ldr	r3, [r4, #16]
 8008b96:	b18b      	cbz	r3, 8008bbc <_puts_r+0x50>
 8008b98:	3e01      	subs	r6, #1
 8008b9a:	68a3      	ldr	r3, [r4, #8]
 8008b9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	60a3      	str	r3, [r4, #8]
 8008ba4:	b9e9      	cbnz	r1, 8008be2 <_puts_r+0x76>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	da2e      	bge.n	8008c08 <_puts_r+0x9c>
 8008baa:	4622      	mov	r2, r4
 8008bac:	210a      	movs	r1, #10
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f000 f87b 	bl	8008caa <__swbuf_r>
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	d007      	beq.n	8008bc8 <_puts_r+0x5c>
 8008bb8:	250a      	movs	r5, #10
 8008bba:	e007      	b.n	8008bcc <_puts_r+0x60>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	f000 f8b0 	bl	8008d24 <__swsetup_r>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	d0e7      	beq.n	8008b98 <_puts_r+0x2c>
 8008bc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bce:	07da      	lsls	r2, r3, #31
 8008bd0:	d405      	bmi.n	8008bde <_puts_r+0x72>
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	059b      	lsls	r3, r3, #22
 8008bd6:	d402      	bmi.n	8008bde <_puts_r+0x72>
 8008bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bda:	f000 f9c9 	bl	8008f70 <__retarget_lock_release_recursive>
 8008bde:	4628      	mov	r0, r5
 8008be0:	bd70      	pop	{r4, r5, r6, pc}
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	da04      	bge.n	8008bf0 <_puts_r+0x84>
 8008be6:	69a2      	ldr	r2, [r4, #24]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	dc06      	bgt.n	8008bfa <_puts_r+0x8e>
 8008bec:	290a      	cmp	r1, #10
 8008bee:	d004      	beq.n	8008bfa <_puts_r+0x8e>
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	1c5a      	adds	r2, r3, #1
 8008bf4:	6022      	str	r2, [r4, #0]
 8008bf6:	7019      	strb	r1, [r3, #0]
 8008bf8:	e7cf      	b.n	8008b9a <_puts_r+0x2e>
 8008bfa:	4622      	mov	r2, r4
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	f000 f854 	bl	8008caa <__swbuf_r>
 8008c02:	3001      	adds	r0, #1
 8008c04:	d1c9      	bne.n	8008b9a <_puts_r+0x2e>
 8008c06:	e7df      	b.n	8008bc8 <_puts_r+0x5c>
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	250a      	movs	r5, #10
 8008c0c:	1c5a      	adds	r2, r3, #1
 8008c0e:	6022      	str	r2, [r4, #0]
 8008c10:	701d      	strb	r5, [r3, #0]
 8008c12:	e7db      	b.n	8008bcc <_puts_r+0x60>

08008c14 <puts>:
 8008c14:	4b02      	ldr	r3, [pc, #8]	; (8008c20 <puts+0xc>)
 8008c16:	4601      	mov	r1, r0
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	f7ff bfa7 	b.w	8008b6c <_puts_r>
 8008c1e:	bf00      	nop
 8008c20:	20000064 	.word	0x20000064

08008c24 <__sread>:
 8008c24:	b510      	push	{r4, lr}
 8008c26:	460c      	mov	r4, r1
 8008c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c2c:	f000 f92c 	bl	8008e88 <_read_r>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	bfab      	itete	ge
 8008c34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c36:	89a3      	ldrhlt	r3, [r4, #12]
 8008c38:	181b      	addge	r3, r3, r0
 8008c3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c3e:	bfac      	ite	ge
 8008c40:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c42:	81a3      	strhlt	r3, [r4, #12]
 8008c44:	bd10      	pop	{r4, pc}

08008c46 <__swrite>:
 8008c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4a:	461f      	mov	r7, r3
 8008c4c:	898b      	ldrh	r3, [r1, #12]
 8008c4e:	05db      	lsls	r3, r3, #23
 8008c50:	4605      	mov	r5, r0
 8008c52:	460c      	mov	r4, r1
 8008c54:	4616      	mov	r6, r2
 8008c56:	d505      	bpl.n	8008c64 <__swrite+0x1e>
 8008c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f000 f900 	bl	8008e64 <_lseek_r>
 8008c64:	89a3      	ldrh	r3, [r4, #12]
 8008c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c6e:	81a3      	strh	r3, [r4, #12]
 8008c70:	4632      	mov	r2, r6
 8008c72:	463b      	mov	r3, r7
 8008c74:	4628      	mov	r0, r5
 8008c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c7a:	f000 b93b 	b.w	8008ef4 <_write_r>

08008c7e <__sseek>:
 8008c7e:	b510      	push	{r4, lr}
 8008c80:	460c      	mov	r4, r1
 8008c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c86:	f000 f8ed 	bl	8008e64 <_lseek_r>
 8008c8a:	1c43      	adds	r3, r0, #1
 8008c8c:	89a3      	ldrh	r3, [r4, #12]
 8008c8e:	bf15      	itete	ne
 8008c90:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c9a:	81a3      	strheq	r3, [r4, #12]
 8008c9c:	bf18      	it	ne
 8008c9e:	81a3      	strhne	r3, [r4, #12]
 8008ca0:	bd10      	pop	{r4, pc}

08008ca2 <__sclose>:
 8008ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca6:	f000 b8cd 	b.w	8008e44 <_close_r>

08008caa <__swbuf_r>:
 8008caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cac:	460e      	mov	r6, r1
 8008cae:	4614      	mov	r4, r2
 8008cb0:	4605      	mov	r5, r0
 8008cb2:	b118      	cbz	r0, 8008cbc <__swbuf_r+0x12>
 8008cb4:	6a03      	ldr	r3, [r0, #32]
 8008cb6:	b90b      	cbnz	r3, 8008cbc <__swbuf_r+0x12>
 8008cb8:	f7ff ff10 	bl	8008adc <__sinit>
 8008cbc:	69a3      	ldr	r3, [r4, #24]
 8008cbe:	60a3      	str	r3, [r4, #8]
 8008cc0:	89a3      	ldrh	r3, [r4, #12]
 8008cc2:	071a      	lsls	r2, r3, #28
 8008cc4:	d525      	bpl.n	8008d12 <__swbuf_r+0x68>
 8008cc6:	6923      	ldr	r3, [r4, #16]
 8008cc8:	b31b      	cbz	r3, 8008d12 <__swbuf_r+0x68>
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	6922      	ldr	r2, [r4, #16]
 8008cce:	1a98      	subs	r0, r3, r2
 8008cd0:	6963      	ldr	r3, [r4, #20]
 8008cd2:	b2f6      	uxtb	r6, r6
 8008cd4:	4283      	cmp	r3, r0
 8008cd6:	4637      	mov	r7, r6
 8008cd8:	dc04      	bgt.n	8008ce4 <__swbuf_r+0x3a>
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4628      	mov	r0, r5
 8008cde:	f000 fcfd 	bl	80096dc <_fflush_r>
 8008ce2:	b9e0      	cbnz	r0, 8008d1e <__swbuf_r+0x74>
 8008ce4:	68a3      	ldr	r3, [r4, #8]
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	60a3      	str	r3, [r4, #8]
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	1c5a      	adds	r2, r3, #1
 8008cee:	6022      	str	r2, [r4, #0]
 8008cf0:	701e      	strb	r6, [r3, #0]
 8008cf2:	6962      	ldr	r2, [r4, #20]
 8008cf4:	1c43      	adds	r3, r0, #1
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d004      	beq.n	8008d04 <__swbuf_r+0x5a>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	07db      	lsls	r3, r3, #31
 8008cfe:	d506      	bpl.n	8008d0e <__swbuf_r+0x64>
 8008d00:	2e0a      	cmp	r6, #10
 8008d02:	d104      	bne.n	8008d0e <__swbuf_r+0x64>
 8008d04:	4621      	mov	r1, r4
 8008d06:	4628      	mov	r0, r5
 8008d08:	f000 fce8 	bl	80096dc <_fflush_r>
 8008d0c:	b938      	cbnz	r0, 8008d1e <__swbuf_r+0x74>
 8008d0e:	4638      	mov	r0, r7
 8008d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d12:	4621      	mov	r1, r4
 8008d14:	4628      	mov	r0, r5
 8008d16:	f000 f805 	bl	8008d24 <__swsetup_r>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	d0d5      	beq.n	8008cca <__swbuf_r+0x20>
 8008d1e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008d22:	e7f4      	b.n	8008d0e <__swbuf_r+0x64>

08008d24 <__swsetup_r>:
 8008d24:	b538      	push	{r3, r4, r5, lr}
 8008d26:	4b2a      	ldr	r3, [pc, #168]	; (8008dd0 <__swsetup_r+0xac>)
 8008d28:	4605      	mov	r5, r0
 8008d2a:	6818      	ldr	r0, [r3, #0]
 8008d2c:	460c      	mov	r4, r1
 8008d2e:	b118      	cbz	r0, 8008d38 <__swsetup_r+0x14>
 8008d30:	6a03      	ldr	r3, [r0, #32]
 8008d32:	b90b      	cbnz	r3, 8008d38 <__swsetup_r+0x14>
 8008d34:	f7ff fed2 	bl	8008adc <__sinit>
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d3e:	0718      	lsls	r0, r3, #28
 8008d40:	d422      	bmi.n	8008d88 <__swsetup_r+0x64>
 8008d42:	06d9      	lsls	r1, r3, #27
 8008d44:	d407      	bmi.n	8008d56 <__swsetup_r+0x32>
 8008d46:	2309      	movs	r3, #9
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d4e:	81a3      	strh	r3, [r4, #12]
 8008d50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d54:	e034      	b.n	8008dc0 <__swsetup_r+0x9c>
 8008d56:	0758      	lsls	r0, r3, #29
 8008d58:	d512      	bpl.n	8008d80 <__swsetup_r+0x5c>
 8008d5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d5c:	b141      	cbz	r1, 8008d70 <__swsetup_r+0x4c>
 8008d5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d62:	4299      	cmp	r1, r3
 8008d64:	d002      	beq.n	8008d6c <__swsetup_r+0x48>
 8008d66:	4628      	mov	r0, r5
 8008d68:	f000 f912 	bl	8008f90 <_free_r>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	6363      	str	r3, [r4, #52]	; 0x34
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008d76:	81a3      	strh	r3, [r4, #12]
 8008d78:	2300      	movs	r3, #0
 8008d7a:	6063      	str	r3, [r4, #4]
 8008d7c:	6923      	ldr	r3, [r4, #16]
 8008d7e:	6023      	str	r3, [r4, #0]
 8008d80:	89a3      	ldrh	r3, [r4, #12]
 8008d82:	f043 0308 	orr.w	r3, r3, #8
 8008d86:	81a3      	strh	r3, [r4, #12]
 8008d88:	6923      	ldr	r3, [r4, #16]
 8008d8a:	b94b      	cbnz	r3, 8008da0 <__swsetup_r+0x7c>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008d92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d96:	d003      	beq.n	8008da0 <__swsetup_r+0x7c>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f000 fcec 	bl	8009778 <__smakebuf_r>
 8008da0:	89a0      	ldrh	r0, [r4, #12]
 8008da2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008da6:	f010 0301 	ands.w	r3, r0, #1
 8008daa:	d00a      	beq.n	8008dc2 <__swsetup_r+0x9e>
 8008dac:	2300      	movs	r3, #0
 8008dae:	60a3      	str	r3, [r4, #8]
 8008db0:	6963      	ldr	r3, [r4, #20]
 8008db2:	425b      	negs	r3, r3
 8008db4:	61a3      	str	r3, [r4, #24]
 8008db6:	6923      	ldr	r3, [r4, #16]
 8008db8:	b943      	cbnz	r3, 8008dcc <__swsetup_r+0xa8>
 8008dba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008dbe:	d1c4      	bne.n	8008d4a <__swsetup_r+0x26>
 8008dc0:	bd38      	pop	{r3, r4, r5, pc}
 8008dc2:	0781      	lsls	r1, r0, #30
 8008dc4:	bf58      	it	pl
 8008dc6:	6963      	ldrpl	r3, [r4, #20]
 8008dc8:	60a3      	str	r3, [r4, #8]
 8008dca:	e7f4      	b.n	8008db6 <__swsetup_r+0x92>
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e7f7      	b.n	8008dc0 <__swsetup_r+0x9c>
 8008dd0:	20000064 	.word	0x20000064

08008dd4 <memset>:
 8008dd4:	4402      	add	r2, r0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d100      	bne.n	8008dde <memset+0xa>
 8008ddc:	4770      	bx	lr
 8008dde:	f803 1b01 	strb.w	r1, [r3], #1
 8008de2:	e7f9      	b.n	8008dd8 <memset+0x4>

08008de4 <_raise_r>:
 8008de4:	291f      	cmp	r1, #31
 8008de6:	b538      	push	{r3, r4, r5, lr}
 8008de8:	4604      	mov	r4, r0
 8008dea:	460d      	mov	r5, r1
 8008dec:	d904      	bls.n	8008df8 <_raise_r+0x14>
 8008dee:	2316      	movs	r3, #22
 8008df0:	6003      	str	r3, [r0, #0]
 8008df2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008dfa:	b112      	cbz	r2, 8008e02 <_raise_r+0x1e>
 8008dfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e00:	b94b      	cbnz	r3, 8008e16 <_raise_r+0x32>
 8008e02:	4620      	mov	r0, r4
 8008e04:	f000 f864 	bl	8008ed0 <_getpid_r>
 8008e08:	462a      	mov	r2, r5
 8008e0a:	4601      	mov	r1, r0
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e12:	f000 b84b 	b.w	8008eac <_kill_r>
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d00a      	beq.n	8008e30 <_raise_r+0x4c>
 8008e1a:	1c59      	adds	r1, r3, #1
 8008e1c:	d103      	bne.n	8008e26 <_raise_r+0x42>
 8008e1e:	2316      	movs	r3, #22
 8008e20:	6003      	str	r3, [r0, #0]
 8008e22:	2001      	movs	r0, #1
 8008e24:	e7e7      	b.n	8008df6 <_raise_r+0x12>
 8008e26:	2400      	movs	r4, #0
 8008e28:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	4798      	blx	r3
 8008e30:	2000      	movs	r0, #0
 8008e32:	e7e0      	b.n	8008df6 <_raise_r+0x12>

08008e34 <raise>:
 8008e34:	4b02      	ldr	r3, [pc, #8]	; (8008e40 <raise+0xc>)
 8008e36:	4601      	mov	r1, r0
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	f7ff bfd3 	b.w	8008de4 <_raise_r>
 8008e3e:	bf00      	nop
 8008e40:	20000064 	.word	0x20000064

08008e44 <_close_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4d06      	ldr	r5, [pc, #24]	; (8008e60 <_close_r+0x1c>)
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	4608      	mov	r0, r1
 8008e4e:	602b      	str	r3, [r5, #0]
 8008e50:	f7fb ff5d 	bl	8004d0e <_close>
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	d102      	bne.n	8008e5e <_close_r+0x1a>
 8008e58:	682b      	ldr	r3, [r5, #0]
 8008e5a:	b103      	cbz	r3, 8008e5e <_close_r+0x1a>
 8008e5c:	6023      	str	r3, [r4, #0]
 8008e5e:	bd38      	pop	{r3, r4, r5, pc}
 8008e60:	20000848 	.word	0x20000848

08008e64 <_lseek_r>:
 8008e64:	b538      	push	{r3, r4, r5, lr}
 8008e66:	4d07      	ldr	r5, [pc, #28]	; (8008e84 <_lseek_r+0x20>)
 8008e68:	4604      	mov	r4, r0
 8008e6a:	4608      	mov	r0, r1
 8008e6c:	4611      	mov	r1, r2
 8008e6e:	2200      	movs	r2, #0
 8008e70:	602a      	str	r2, [r5, #0]
 8008e72:	461a      	mov	r2, r3
 8008e74:	f7fb ff72 	bl	8004d5c <_lseek>
 8008e78:	1c43      	adds	r3, r0, #1
 8008e7a:	d102      	bne.n	8008e82 <_lseek_r+0x1e>
 8008e7c:	682b      	ldr	r3, [r5, #0]
 8008e7e:	b103      	cbz	r3, 8008e82 <_lseek_r+0x1e>
 8008e80:	6023      	str	r3, [r4, #0]
 8008e82:	bd38      	pop	{r3, r4, r5, pc}
 8008e84:	20000848 	.word	0x20000848

08008e88 <_read_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4d07      	ldr	r5, [pc, #28]	; (8008ea8 <_read_r+0x20>)
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	4608      	mov	r0, r1
 8008e90:	4611      	mov	r1, r2
 8008e92:	2200      	movs	r2, #0
 8008e94:	602a      	str	r2, [r5, #0]
 8008e96:	461a      	mov	r2, r3
 8008e98:	f7fb ff00 	bl	8004c9c <_read>
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	d102      	bne.n	8008ea6 <_read_r+0x1e>
 8008ea0:	682b      	ldr	r3, [r5, #0]
 8008ea2:	b103      	cbz	r3, 8008ea6 <_read_r+0x1e>
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	bd38      	pop	{r3, r4, r5, pc}
 8008ea8:	20000848 	.word	0x20000848

08008eac <_kill_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	4d07      	ldr	r5, [pc, #28]	; (8008ecc <_kill_r+0x20>)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	602b      	str	r3, [r5, #0]
 8008eba:	f7fb fed5 	bl	8004c68 <_kill>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	d102      	bne.n	8008ec8 <_kill_r+0x1c>
 8008ec2:	682b      	ldr	r3, [r5, #0]
 8008ec4:	b103      	cbz	r3, 8008ec8 <_kill_r+0x1c>
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	bd38      	pop	{r3, r4, r5, pc}
 8008eca:	bf00      	nop
 8008ecc:	20000848 	.word	0x20000848

08008ed0 <_getpid_r>:
 8008ed0:	f7fb bec2 	b.w	8004c58 <_getpid>

08008ed4 <_sbrk_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4d06      	ldr	r5, [pc, #24]	; (8008ef0 <_sbrk_r+0x1c>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4604      	mov	r4, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	602b      	str	r3, [r5, #0]
 8008ee0:	f7fb ff4a 	bl	8004d78 <_sbrk>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	d102      	bne.n	8008eee <_sbrk_r+0x1a>
 8008ee8:	682b      	ldr	r3, [r5, #0]
 8008eea:	b103      	cbz	r3, 8008eee <_sbrk_r+0x1a>
 8008eec:	6023      	str	r3, [r4, #0]
 8008eee:	bd38      	pop	{r3, r4, r5, pc}
 8008ef0:	20000848 	.word	0x20000848

08008ef4 <_write_r>:
 8008ef4:	b538      	push	{r3, r4, r5, lr}
 8008ef6:	4d07      	ldr	r5, [pc, #28]	; (8008f14 <_write_r+0x20>)
 8008ef8:	4604      	mov	r4, r0
 8008efa:	4608      	mov	r0, r1
 8008efc:	4611      	mov	r1, r2
 8008efe:	2200      	movs	r2, #0
 8008f00:	602a      	str	r2, [r5, #0]
 8008f02:	461a      	mov	r2, r3
 8008f04:	f7fb fee7 	bl	8004cd6 <_write>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d102      	bne.n	8008f12 <_write_r+0x1e>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b103      	cbz	r3, 8008f12 <_write_r+0x1e>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	20000848 	.word	0x20000848

08008f18 <__errno>:
 8008f18:	4b01      	ldr	r3, [pc, #4]	; (8008f20 <__errno+0x8>)
 8008f1a:	6818      	ldr	r0, [r3, #0]
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	20000064 	.word	0x20000064

08008f24 <__libc_init_array>:
 8008f24:	b570      	push	{r4, r5, r6, lr}
 8008f26:	4d0d      	ldr	r5, [pc, #52]	; (8008f5c <__libc_init_array+0x38>)
 8008f28:	4c0d      	ldr	r4, [pc, #52]	; (8008f60 <__libc_init_array+0x3c>)
 8008f2a:	1b64      	subs	r4, r4, r5
 8008f2c:	10a4      	asrs	r4, r4, #2
 8008f2e:	2600      	movs	r6, #0
 8008f30:	42a6      	cmp	r6, r4
 8008f32:	d109      	bne.n	8008f48 <__libc_init_array+0x24>
 8008f34:	4d0b      	ldr	r5, [pc, #44]	; (8008f64 <__libc_init_array+0x40>)
 8008f36:	4c0c      	ldr	r4, [pc, #48]	; (8008f68 <__libc_init_array+0x44>)
 8008f38:	f000 fc7c 	bl	8009834 <_init>
 8008f3c:	1b64      	subs	r4, r4, r5
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	2600      	movs	r6, #0
 8008f42:	42a6      	cmp	r6, r4
 8008f44:	d105      	bne.n	8008f52 <__libc_init_array+0x2e>
 8008f46:	bd70      	pop	{r4, r5, r6, pc}
 8008f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f4c:	4798      	blx	r3
 8008f4e:	3601      	adds	r6, #1
 8008f50:	e7ee      	b.n	8008f30 <__libc_init_array+0xc>
 8008f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f56:	4798      	blx	r3
 8008f58:	3601      	adds	r6, #1
 8008f5a:	e7f2      	b.n	8008f42 <__libc_init_array+0x1e>
 8008f5c:	08009b84 	.word	0x08009b84
 8008f60:	08009b84 	.word	0x08009b84
 8008f64:	08009b84 	.word	0x08009b84
 8008f68:	08009b8c 	.word	0x08009b8c

08008f6c <__retarget_lock_init_recursive>:
 8008f6c:	4770      	bx	lr

08008f6e <__retarget_lock_acquire_recursive>:
 8008f6e:	4770      	bx	lr

08008f70 <__retarget_lock_release_recursive>:
 8008f70:	4770      	bx	lr

08008f72 <memcpy>:
 8008f72:	440a      	add	r2, r1
 8008f74:	4291      	cmp	r1, r2
 8008f76:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008f7a:	d100      	bne.n	8008f7e <memcpy+0xc>
 8008f7c:	4770      	bx	lr
 8008f7e:	b510      	push	{r4, lr}
 8008f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f88:	4291      	cmp	r1, r2
 8008f8a:	d1f9      	bne.n	8008f80 <memcpy+0xe>
 8008f8c:	bd10      	pop	{r4, pc}
	...

08008f90 <_free_r>:
 8008f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f92:	2900      	cmp	r1, #0
 8008f94:	d044      	beq.n	8009020 <_free_r+0x90>
 8008f96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f9a:	9001      	str	r0, [sp, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	f1a1 0404 	sub.w	r4, r1, #4
 8008fa2:	bfb8      	it	lt
 8008fa4:	18e4      	addlt	r4, r4, r3
 8008fa6:	f7ff fd01 	bl	80089ac <__malloc_lock>
 8008faa:	4a1e      	ldr	r2, [pc, #120]	; (8009024 <_free_r+0x94>)
 8008fac:	9801      	ldr	r0, [sp, #4]
 8008fae:	6813      	ldr	r3, [r2, #0]
 8008fb0:	b933      	cbnz	r3, 8008fc0 <_free_r+0x30>
 8008fb2:	6063      	str	r3, [r4, #4]
 8008fb4:	6014      	str	r4, [r2, #0]
 8008fb6:	b003      	add	sp, #12
 8008fb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fbc:	f7ff bcfc 	b.w	80089b8 <__malloc_unlock>
 8008fc0:	42a3      	cmp	r3, r4
 8008fc2:	d908      	bls.n	8008fd6 <_free_r+0x46>
 8008fc4:	6825      	ldr	r5, [r4, #0]
 8008fc6:	1961      	adds	r1, r4, r5
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	bf01      	itttt	eq
 8008fcc:	6819      	ldreq	r1, [r3, #0]
 8008fce:	685b      	ldreq	r3, [r3, #4]
 8008fd0:	1949      	addeq	r1, r1, r5
 8008fd2:	6021      	streq	r1, [r4, #0]
 8008fd4:	e7ed      	b.n	8008fb2 <_free_r+0x22>
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	b10b      	cbz	r3, 8008fe0 <_free_r+0x50>
 8008fdc:	42a3      	cmp	r3, r4
 8008fde:	d9fa      	bls.n	8008fd6 <_free_r+0x46>
 8008fe0:	6811      	ldr	r1, [r2, #0]
 8008fe2:	1855      	adds	r5, r2, r1
 8008fe4:	42a5      	cmp	r5, r4
 8008fe6:	d10b      	bne.n	8009000 <_free_r+0x70>
 8008fe8:	6824      	ldr	r4, [r4, #0]
 8008fea:	4421      	add	r1, r4
 8008fec:	1854      	adds	r4, r2, r1
 8008fee:	42a3      	cmp	r3, r4
 8008ff0:	6011      	str	r1, [r2, #0]
 8008ff2:	d1e0      	bne.n	8008fb6 <_free_r+0x26>
 8008ff4:	681c      	ldr	r4, [r3, #0]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	6053      	str	r3, [r2, #4]
 8008ffa:	440c      	add	r4, r1
 8008ffc:	6014      	str	r4, [r2, #0]
 8008ffe:	e7da      	b.n	8008fb6 <_free_r+0x26>
 8009000:	d902      	bls.n	8009008 <_free_r+0x78>
 8009002:	230c      	movs	r3, #12
 8009004:	6003      	str	r3, [r0, #0]
 8009006:	e7d6      	b.n	8008fb6 <_free_r+0x26>
 8009008:	6825      	ldr	r5, [r4, #0]
 800900a:	1961      	adds	r1, r4, r5
 800900c:	428b      	cmp	r3, r1
 800900e:	bf04      	itt	eq
 8009010:	6819      	ldreq	r1, [r3, #0]
 8009012:	685b      	ldreq	r3, [r3, #4]
 8009014:	6063      	str	r3, [r4, #4]
 8009016:	bf04      	itt	eq
 8009018:	1949      	addeq	r1, r1, r5
 800901a:	6021      	streq	r1, [r4, #0]
 800901c:	6054      	str	r4, [r2, #4]
 800901e:	e7ca      	b.n	8008fb6 <_free_r+0x26>
 8009020:	b003      	add	sp, #12
 8009022:	bd30      	pop	{r4, r5, pc}
 8009024:	20000704 	.word	0x20000704

08009028 <__sfputc_r>:
 8009028:	6893      	ldr	r3, [r2, #8]
 800902a:	3b01      	subs	r3, #1
 800902c:	2b00      	cmp	r3, #0
 800902e:	b410      	push	{r4}
 8009030:	6093      	str	r3, [r2, #8]
 8009032:	da08      	bge.n	8009046 <__sfputc_r+0x1e>
 8009034:	6994      	ldr	r4, [r2, #24]
 8009036:	42a3      	cmp	r3, r4
 8009038:	db01      	blt.n	800903e <__sfputc_r+0x16>
 800903a:	290a      	cmp	r1, #10
 800903c:	d103      	bne.n	8009046 <__sfputc_r+0x1e>
 800903e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009042:	f7ff be32 	b.w	8008caa <__swbuf_r>
 8009046:	6813      	ldr	r3, [r2, #0]
 8009048:	1c58      	adds	r0, r3, #1
 800904a:	6010      	str	r0, [r2, #0]
 800904c:	7019      	strb	r1, [r3, #0]
 800904e:	4608      	mov	r0, r1
 8009050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009054:	4770      	bx	lr

08009056 <__sfputs_r>:
 8009056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009058:	4606      	mov	r6, r0
 800905a:	460f      	mov	r7, r1
 800905c:	4614      	mov	r4, r2
 800905e:	18d5      	adds	r5, r2, r3
 8009060:	42ac      	cmp	r4, r5
 8009062:	d101      	bne.n	8009068 <__sfputs_r+0x12>
 8009064:	2000      	movs	r0, #0
 8009066:	e007      	b.n	8009078 <__sfputs_r+0x22>
 8009068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800906c:	463a      	mov	r2, r7
 800906e:	4630      	mov	r0, r6
 8009070:	f7ff ffda 	bl	8009028 <__sfputc_r>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d1f3      	bne.n	8009060 <__sfputs_r+0xa>
 8009078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800907c <_vfiprintf_r>:
 800907c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009080:	460d      	mov	r5, r1
 8009082:	b09d      	sub	sp, #116	; 0x74
 8009084:	4614      	mov	r4, r2
 8009086:	4698      	mov	r8, r3
 8009088:	4606      	mov	r6, r0
 800908a:	b118      	cbz	r0, 8009094 <_vfiprintf_r+0x18>
 800908c:	6a03      	ldr	r3, [r0, #32]
 800908e:	b90b      	cbnz	r3, 8009094 <_vfiprintf_r+0x18>
 8009090:	f7ff fd24 	bl	8008adc <__sinit>
 8009094:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009096:	07d9      	lsls	r1, r3, #31
 8009098:	d405      	bmi.n	80090a6 <_vfiprintf_r+0x2a>
 800909a:	89ab      	ldrh	r3, [r5, #12]
 800909c:	059a      	lsls	r2, r3, #22
 800909e:	d402      	bmi.n	80090a6 <_vfiprintf_r+0x2a>
 80090a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090a2:	f7ff ff64 	bl	8008f6e <__retarget_lock_acquire_recursive>
 80090a6:	89ab      	ldrh	r3, [r5, #12]
 80090a8:	071b      	lsls	r3, r3, #28
 80090aa:	d501      	bpl.n	80090b0 <_vfiprintf_r+0x34>
 80090ac:	692b      	ldr	r3, [r5, #16]
 80090ae:	b99b      	cbnz	r3, 80090d8 <_vfiprintf_r+0x5c>
 80090b0:	4629      	mov	r1, r5
 80090b2:	4630      	mov	r0, r6
 80090b4:	f7ff fe36 	bl	8008d24 <__swsetup_r>
 80090b8:	b170      	cbz	r0, 80090d8 <_vfiprintf_r+0x5c>
 80090ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090bc:	07dc      	lsls	r4, r3, #31
 80090be:	d504      	bpl.n	80090ca <_vfiprintf_r+0x4e>
 80090c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090c4:	b01d      	add	sp, #116	; 0x74
 80090c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ca:	89ab      	ldrh	r3, [r5, #12]
 80090cc:	0598      	lsls	r0, r3, #22
 80090ce:	d4f7      	bmi.n	80090c0 <_vfiprintf_r+0x44>
 80090d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090d2:	f7ff ff4d 	bl	8008f70 <__retarget_lock_release_recursive>
 80090d6:	e7f3      	b.n	80090c0 <_vfiprintf_r+0x44>
 80090d8:	2300      	movs	r3, #0
 80090da:	9309      	str	r3, [sp, #36]	; 0x24
 80090dc:	2320      	movs	r3, #32
 80090de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80090e6:	2330      	movs	r3, #48	; 0x30
 80090e8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800929c <_vfiprintf_r+0x220>
 80090ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090f0:	f04f 0901 	mov.w	r9, #1
 80090f4:	4623      	mov	r3, r4
 80090f6:	469a      	mov	sl, r3
 80090f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090fc:	b10a      	cbz	r2, 8009102 <_vfiprintf_r+0x86>
 80090fe:	2a25      	cmp	r2, #37	; 0x25
 8009100:	d1f9      	bne.n	80090f6 <_vfiprintf_r+0x7a>
 8009102:	ebba 0b04 	subs.w	fp, sl, r4
 8009106:	d00b      	beq.n	8009120 <_vfiprintf_r+0xa4>
 8009108:	465b      	mov	r3, fp
 800910a:	4622      	mov	r2, r4
 800910c:	4629      	mov	r1, r5
 800910e:	4630      	mov	r0, r6
 8009110:	f7ff ffa1 	bl	8009056 <__sfputs_r>
 8009114:	3001      	adds	r0, #1
 8009116:	f000 80a9 	beq.w	800926c <_vfiprintf_r+0x1f0>
 800911a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800911c:	445a      	add	r2, fp
 800911e:	9209      	str	r2, [sp, #36]	; 0x24
 8009120:	f89a 3000 	ldrb.w	r3, [sl]
 8009124:	2b00      	cmp	r3, #0
 8009126:	f000 80a1 	beq.w	800926c <_vfiprintf_r+0x1f0>
 800912a:	2300      	movs	r3, #0
 800912c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009134:	f10a 0a01 	add.w	sl, sl, #1
 8009138:	9304      	str	r3, [sp, #16]
 800913a:	9307      	str	r3, [sp, #28]
 800913c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009140:	931a      	str	r3, [sp, #104]	; 0x68
 8009142:	4654      	mov	r4, sl
 8009144:	2205      	movs	r2, #5
 8009146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800914a:	4854      	ldr	r0, [pc, #336]	; (800929c <_vfiprintf_r+0x220>)
 800914c:	f7f7 f868 	bl	8000220 <memchr>
 8009150:	9a04      	ldr	r2, [sp, #16]
 8009152:	b9d8      	cbnz	r0, 800918c <_vfiprintf_r+0x110>
 8009154:	06d1      	lsls	r1, r2, #27
 8009156:	bf44      	itt	mi
 8009158:	2320      	movmi	r3, #32
 800915a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800915e:	0713      	lsls	r3, r2, #28
 8009160:	bf44      	itt	mi
 8009162:	232b      	movmi	r3, #43	; 0x2b
 8009164:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009168:	f89a 3000 	ldrb.w	r3, [sl]
 800916c:	2b2a      	cmp	r3, #42	; 0x2a
 800916e:	d015      	beq.n	800919c <_vfiprintf_r+0x120>
 8009170:	9a07      	ldr	r2, [sp, #28]
 8009172:	4654      	mov	r4, sl
 8009174:	2000      	movs	r0, #0
 8009176:	f04f 0c0a 	mov.w	ip, #10
 800917a:	4621      	mov	r1, r4
 800917c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009180:	3b30      	subs	r3, #48	; 0x30
 8009182:	2b09      	cmp	r3, #9
 8009184:	d94d      	bls.n	8009222 <_vfiprintf_r+0x1a6>
 8009186:	b1b0      	cbz	r0, 80091b6 <_vfiprintf_r+0x13a>
 8009188:	9207      	str	r2, [sp, #28]
 800918a:	e014      	b.n	80091b6 <_vfiprintf_r+0x13a>
 800918c:	eba0 0308 	sub.w	r3, r0, r8
 8009190:	fa09 f303 	lsl.w	r3, r9, r3
 8009194:	4313      	orrs	r3, r2
 8009196:	9304      	str	r3, [sp, #16]
 8009198:	46a2      	mov	sl, r4
 800919a:	e7d2      	b.n	8009142 <_vfiprintf_r+0xc6>
 800919c:	9b03      	ldr	r3, [sp, #12]
 800919e:	1d19      	adds	r1, r3, #4
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	9103      	str	r1, [sp, #12]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	bfbb      	ittet	lt
 80091a8:	425b      	neglt	r3, r3
 80091aa:	f042 0202 	orrlt.w	r2, r2, #2
 80091ae:	9307      	strge	r3, [sp, #28]
 80091b0:	9307      	strlt	r3, [sp, #28]
 80091b2:	bfb8      	it	lt
 80091b4:	9204      	strlt	r2, [sp, #16]
 80091b6:	7823      	ldrb	r3, [r4, #0]
 80091b8:	2b2e      	cmp	r3, #46	; 0x2e
 80091ba:	d10c      	bne.n	80091d6 <_vfiprintf_r+0x15a>
 80091bc:	7863      	ldrb	r3, [r4, #1]
 80091be:	2b2a      	cmp	r3, #42	; 0x2a
 80091c0:	d134      	bne.n	800922c <_vfiprintf_r+0x1b0>
 80091c2:	9b03      	ldr	r3, [sp, #12]
 80091c4:	1d1a      	adds	r2, r3, #4
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	9203      	str	r2, [sp, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	bfb8      	it	lt
 80091ce:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80091d2:	3402      	adds	r4, #2
 80091d4:	9305      	str	r3, [sp, #20]
 80091d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80092ac <_vfiprintf_r+0x230>
 80091da:	7821      	ldrb	r1, [r4, #0]
 80091dc:	2203      	movs	r2, #3
 80091de:	4650      	mov	r0, sl
 80091e0:	f7f7 f81e 	bl	8000220 <memchr>
 80091e4:	b138      	cbz	r0, 80091f6 <_vfiprintf_r+0x17a>
 80091e6:	9b04      	ldr	r3, [sp, #16]
 80091e8:	eba0 000a 	sub.w	r0, r0, sl
 80091ec:	2240      	movs	r2, #64	; 0x40
 80091ee:	4082      	lsls	r2, r0
 80091f0:	4313      	orrs	r3, r2
 80091f2:	3401      	adds	r4, #1
 80091f4:	9304      	str	r3, [sp, #16]
 80091f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fa:	4829      	ldr	r0, [pc, #164]	; (80092a0 <_vfiprintf_r+0x224>)
 80091fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009200:	2206      	movs	r2, #6
 8009202:	f7f7 f80d 	bl	8000220 <memchr>
 8009206:	2800      	cmp	r0, #0
 8009208:	d03f      	beq.n	800928a <_vfiprintf_r+0x20e>
 800920a:	4b26      	ldr	r3, [pc, #152]	; (80092a4 <_vfiprintf_r+0x228>)
 800920c:	bb1b      	cbnz	r3, 8009256 <_vfiprintf_r+0x1da>
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	3307      	adds	r3, #7
 8009212:	f023 0307 	bic.w	r3, r3, #7
 8009216:	3308      	adds	r3, #8
 8009218:	9303      	str	r3, [sp, #12]
 800921a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800921c:	443b      	add	r3, r7
 800921e:	9309      	str	r3, [sp, #36]	; 0x24
 8009220:	e768      	b.n	80090f4 <_vfiprintf_r+0x78>
 8009222:	fb0c 3202 	mla	r2, ip, r2, r3
 8009226:	460c      	mov	r4, r1
 8009228:	2001      	movs	r0, #1
 800922a:	e7a6      	b.n	800917a <_vfiprintf_r+0xfe>
 800922c:	2300      	movs	r3, #0
 800922e:	3401      	adds	r4, #1
 8009230:	9305      	str	r3, [sp, #20]
 8009232:	4619      	mov	r1, r3
 8009234:	f04f 0c0a 	mov.w	ip, #10
 8009238:	4620      	mov	r0, r4
 800923a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800923e:	3a30      	subs	r2, #48	; 0x30
 8009240:	2a09      	cmp	r2, #9
 8009242:	d903      	bls.n	800924c <_vfiprintf_r+0x1d0>
 8009244:	2b00      	cmp	r3, #0
 8009246:	d0c6      	beq.n	80091d6 <_vfiprintf_r+0x15a>
 8009248:	9105      	str	r1, [sp, #20]
 800924a:	e7c4      	b.n	80091d6 <_vfiprintf_r+0x15a>
 800924c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009250:	4604      	mov	r4, r0
 8009252:	2301      	movs	r3, #1
 8009254:	e7f0      	b.n	8009238 <_vfiprintf_r+0x1bc>
 8009256:	ab03      	add	r3, sp, #12
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	462a      	mov	r2, r5
 800925c:	4b12      	ldr	r3, [pc, #72]	; (80092a8 <_vfiprintf_r+0x22c>)
 800925e:	a904      	add	r1, sp, #16
 8009260:	4630      	mov	r0, r6
 8009262:	f3af 8000 	nop.w
 8009266:	4607      	mov	r7, r0
 8009268:	1c78      	adds	r0, r7, #1
 800926a:	d1d6      	bne.n	800921a <_vfiprintf_r+0x19e>
 800926c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800926e:	07d9      	lsls	r1, r3, #31
 8009270:	d405      	bmi.n	800927e <_vfiprintf_r+0x202>
 8009272:	89ab      	ldrh	r3, [r5, #12]
 8009274:	059a      	lsls	r2, r3, #22
 8009276:	d402      	bmi.n	800927e <_vfiprintf_r+0x202>
 8009278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800927a:	f7ff fe79 	bl	8008f70 <__retarget_lock_release_recursive>
 800927e:	89ab      	ldrh	r3, [r5, #12]
 8009280:	065b      	lsls	r3, r3, #25
 8009282:	f53f af1d 	bmi.w	80090c0 <_vfiprintf_r+0x44>
 8009286:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009288:	e71c      	b.n	80090c4 <_vfiprintf_r+0x48>
 800928a:	ab03      	add	r3, sp, #12
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	462a      	mov	r2, r5
 8009290:	4b05      	ldr	r3, [pc, #20]	; (80092a8 <_vfiprintf_r+0x22c>)
 8009292:	a904      	add	r1, sp, #16
 8009294:	4630      	mov	r0, r6
 8009296:	f000 f879 	bl	800938c <_printf_i>
 800929a:	e7e4      	b.n	8009266 <_vfiprintf_r+0x1ea>
 800929c:	08009b4e 	.word	0x08009b4e
 80092a0:	08009b58 	.word	0x08009b58
 80092a4:	00000000 	.word	0x00000000
 80092a8:	08009057 	.word	0x08009057
 80092ac:	08009b54 	.word	0x08009b54

080092b0 <_printf_common>:
 80092b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092b4:	4616      	mov	r6, r2
 80092b6:	4699      	mov	r9, r3
 80092b8:	688a      	ldr	r2, [r1, #8]
 80092ba:	690b      	ldr	r3, [r1, #16]
 80092bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092c0:	4293      	cmp	r3, r2
 80092c2:	bfb8      	it	lt
 80092c4:	4613      	movlt	r3, r2
 80092c6:	6033      	str	r3, [r6, #0]
 80092c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092cc:	4607      	mov	r7, r0
 80092ce:	460c      	mov	r4, r1
 80092d0:	b10a      	cbz	r2, 80092d6 <_printf_common+0x26>
 80092d2:	3301      	adds	r3, #1
 80092d4:	6033      	str	r3, [r6, #0]
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	0699      	lsls	r1, r3, #26
 80092da:	bf42      	ittt	mi
 80092dc:	6833      	ldrmi	r3, [r6, #0]
 80092de:	3302      	addmi	r3, #2
 80092e0:	6033      	strmi	r3, [r6, #0]
 80092e2:	6825      	ldr	r5, [r4, #0]
 80092e4:	f015 0506 	ands.w	r5, r5, #6
 80092e8:	d106      	bne.n	80092f8 <_printf_common+0x48>
 80092ea:	f104 0a19 	add.w	sl, r4, #25
 80092ee:	68e3      	ldr	r3, [r4, #12]
 80092f0:	6832      	ldr	r2, [r6, #0]
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	42ab      	cmp	r3, r5
 80092f6:	dc26      	bgt.n	8009346 <_printf_common+0x96>
 80092f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092fc:	1e13      	subs	r3, r2, #0
 80092fe:	6822      	ldr	r2, [r4, #0]
 8009300:	bf18      	it	ne
 8009302:	2301      	movne	r3, #1
 8009304:	0692      	lsls	r2, r2, #26
 8009306:	d42b      	bmi.n	8009360 <_printf_common+0xb0>
 8009308:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800930c:	4649      	mov	r1, r9
 800930e:	4638      	mov	r0, r7
 8009310:	47c0      	blx	r8
 8009312:	3001      	adds	r0, #1
 8009314:	d01e      	beq.n	8009354 <_printf_common+0xa4>
 8009316:	6823      	ldr	r3, [r4, #0]
 8009318:	6922      	ldr	r2, [r4, #16]
 800931a:	f003 0306 	and.w	r3, r3, #6
 800931e:	2b04      	cmp	r3, #4
 8009320:	bf02      	ittt	eq
 8009322:	68e5      	ldreq	r5, [r4, #12]
 8009324:	6833      	ldreq	r3, [r6, #0]
 8009326:	1aed      	subeq	r5, r5, r3
 8009328:	68a3      	ldr	r3, [r4, #8]
 800932a:	bf0c      	ite	eq
 800932c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009330:	2500      	movne	r5, #0
 8009332:	4293      	cmp	r3, r2
 8009334:	bfc4      	itt	gt
 8009336:	1a9b      	subgt	r3, r3, r2
 8009338:	18ed      	addgt	r5, r5, r3
 800933a:	2600      	movs	r6, #0
 800933c:	341a      	adds	r4, #26
 800933e:	42b5      	cmp	r5, r6
 8009340:	d11a      	bne.n	8009378 <_printf_common+0xc8>
 8009342:	2000      	movs	r0, #0
 8009344:	e008      	b.n	8009358 <_printf_common+0xa8>
 8009346:	2301      	movs	r3, #1
 8009348:	4652      	mov	r2, sl
 800934a:	4649      	mov	r1, r9
 800934c:	4638      	mov	r0, r7
 800934e:	47c0      	blx	r8
 8009350:	3001      	adds	r0, #1
 8009352:	d103      	bne.n	800935c <_printf_common+0xac>
 8009354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935c:	3501      	adds	r5, #1
 800935e:	e7c6      	b.n	80092ee <_printf_common+0x3e>
 8009360:	18e1      	adds	r1, r4, r3
 8009362:	1c5a      	adds	r2, r3, #1
 8009364:	2030      	movs	r0, #48	; 0x30
 8009366:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800936a:	4422      	add	r2, r4
 800936c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009370:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009374:	3302      	adds	r3, #2
 8009376:	e7c7      	b.n	8009308 <_printf_common+0x58>
 8009378:	2301      	movs	r3, #1
 800937a:	4622      	mov	r2, r4
 800937c:	4649      	mov	r1, r9
 800937e:	4638      	mov	r0, r7
 8009380:	47c0      	blx	r8
 8009382:	3001      	adds	r0, #1
 8009384:	d0e6      	beq.n	8009354 <_printf_common+0xa4>
 8009386:	3601      	adds	r6, #1
 8009388:	e7d9      	b.n	800933e <_printf_common+0x8e>
	...

0800938c <_printf_i>:
 800938c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009390:	7e0f      	ldrb	r7, [r1, #24]
 8009392:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009394:	2f78      	cmp	r7, #120	; 0x78
 8009396:	4691      	mov	r9, r2
 8009398:	4680      	mov	r8, r0
 800939a:	460c      	mov	r4, r1
 800939c:	469a      	mov	sl, r3
 800939e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80093a2:	d807      	bhi.n	80093b4 <_printf_i+0x28>
 80093a4:	2f62      	cmp	r7, #98	; 0x62
 80093a6:	d80a      	bhi.n	80093be <_printf_i+0x32>
 80093a8:	2f00      	cmp	r7, #0
 80093aa:	f000 80d4 	beq.w	8009556 <_printf_i+0x1ca>
 80093ae:	2f58      	cmp	r7, #88	; 0x58
 80093b0:	f000 80c0 	beq.w	8009534 <_printf_i+0x1a8>
 80093b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80093bc:	e03a      	b.n	8009434 <_printf_i+0xa8>
 80093be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80093c2:	2b15      	cmp	r3, #21
 80093c4:	d8f6      	bhi.n	80093b4 <_printf_i+0x28>
 80093c6:	a101      	add	r1, pc, #4	; (adr r1, 80093cc <_printf_i+0x40>)
 80093c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093cc:	08009425 	.word	0x08009425
 80093d0:	08009439 	.word	0x08009439
 80093d4:	080093b5 	.word	0x080093b5
 80093d8:	080093b5 	.word	0x080093b5
 80093dc:	080093b5 	.word	0x080093b5
 80093e0:	080093b5 	.word	0x080093b5
 80093e4:	08009439 	.word	0x08009439
 80093e8:	080093b5 	.word	0x080093b5
 80093ec:	080093b5 	.word	0x080093b5
 80093f0:	080093b5 	.word	0x080093b5
 80093f4:	080093b5 	.word	0x080093b5
 80093f8:	0800953d 	.word	0x0800953d
 80093fc:	08009465 	.word	0x08009465
 8009400:	080094f7 	.word	0x080094f7
 8009404:	080093b5 	.word	0x080093b5
 8009408:	080093b5 	.word	0x080093b5
 800940c:	0800955f 	.word	0x0800955f
 8009410:	080093b5 	.word	0x080093b5
 8009414:	08009465 	.word	0x08009465
 8009418:	080093b5 	.word	0x080093b5
 800941c:	080093b5 	.word	0x080093b5
 8009420:	080094ff 	.word	0x080094ff
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	1d1a      	adds	r2, r3, #4
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	602a      	str	r2, [r5, #0]
 800942c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009430:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009434:	2301      	movs	r3, #1
 8009436:	e09f      	b.n	8009578 <_printf_i+0x1ec>
 8009438:	6820      	ldr	r0, [r4, #0]
 800943a:	682b      	ldr	r3, [r5, #0]
 800943c:	0607      	lsls	r7, r0, #24
 800943e:	f103 0104 	add.w	r1, r3, #4
 8009442:	6029      	str	r1, [r5, #0]
 8009444:	d501      	bpl.n	800944a <_printf_i+0xbe>
 8009446:	681e      	ldr	r6, [r3, #0]
 8009448:	e003      	b.n	8009452 <_printf_i+0xc6>
 800944a:	0646      	lsls	r6, r0, #25
 800944c:	d5fb      	bpl.n	8009446 <_printf_i+0xba>
 800944e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009452:	2e00      	cmp	r6, #0
 8009454:	da03      	bge.n	800945e <_printf_i+0xd2>
 8009456:	232d      	movs	r3, #45	; 0x2d
 8009458:	4276      	negs	r6, r6
 800945a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800945e:	485a      	ldr	r0, [pc, #360]	; (80095c8 <_printf_i+0x23c>)
 8009460:	230a      	movs	r3, #10
 8009462:	e012      	b.n	800948a <_printf_i+0xfe>
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	6820      	ldr	r0, [r4, #0]
 8009468:	1d19      	adds	r1, r3, #4
 800946a:	6029      	str	r1, [r5, #0]
 800946c:	0605      	lsls	r5, r0, #24
 800946e:	d501      	bpl.n	8009474 <_printf_i+0xe8>
 8009470:	681e      	ldr	r6, [r3, #0]
 8009472:	e002      	b.n	800947a <_printf_i+0xee>
 8009474:	0641      	lsls	r1, r0, #25
 8009476:	d5fb      	bpl.n	8009470 <_printf_i+0xe4>
 8009478:	881e      	ldrh	r6, [r3, #0]
 800947a:	4853      	ldr	r0, [pc, #332]	; (80095c8 <_printf_i+0x23c>)
 800947c:	2f6f      	cmp	r7, #111	; 0x6f
 800947e:	bf0c      	ite	eq
 8009480:	2308      	moveq	r3, #8
 8009482:	230a      	movne	r3, #10
 8009484:	2100      	movs	r1, #0
 8009486:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800948a:	6865      	ldr	r5, [r4, #4]
 800948c:	60a5      	str	r5, [r4, #8]
 800948e:	2d00      	cmp	r5, #0
 8009490:	bfa2      	ittt	ge
 8009492:	6821      	ldrge	r1, [r4, #0]
 8009494:	f021 0104 	bicge.w	r1, r1, #4
 8009498:	6021      	strge	r1, [r4, #0]
 800949a:	b90e      	cbnz	r6, 80094a0 <_printf_i+0x114>
 800949c:	2d00      	cmp	r5, #0
 800949e:	d04b      	beq.n	8009538 <_printf_i+0x1ac>
 80094a0:	4615      	mov	r5, r2
 80094a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80094a6:	fb03 6711 	mls	r7, r3, r1, r6
 80094aa:	5dc7      	ldrb	r7, [r0, r7]
 80094ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80094b0:	4637      	mov	r7, r6
 80094b2:	42bb      	cmp	r3, r7
 80094b4:	460e      	mov	r6, r1
 80094b6:	d9f4      	bls.n	80094a2 <_printf_i+0x116>
 80094b8:	2b08      	cmp	r3, #8
 80094ba:	d10b      	bne.n	80094d4 <_printf_i+0x148>
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	07de      	lsls	r6, r3, #31
 80094c0:	d508      	bpl.n	80094d4 <_printf_i+0x148>
 80094c2:	6923      	ldr	r3, [r4, #16]
 80094c4:	6861      	ldr	r1, [r4, #4]
 80094c6:	4299      	cmp	r1, r3
 80094c8:	bfde      	ittt	le
 80094ca:	2330      	movle	r3, #48	; 0x30
 80094cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80094d0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80094d4:	1b52      	subs	r2, r2, r5
 80094d6:	6122      	str	r2, [r4, #16]
 80094d8:	f8cd a000 	str.w	sl, [sp]
 80094dc:	464b      	mov	r3, r9
 80094de:	aa03      	add	r2, sp, #12
 80094e0:	4621      	mov	r1, r4
 80094e2:	4640      	mov	r0, r8
 80094e4:	f7ff fee4 	bl	80092b0 <_printf_common>
 80094e8:	3001      	adds	r0, #1
 80094ea:	d14a      	bne.n	8009582 <_printf_i+0x1f6>
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094f0:	b004      	add	sp, #16
 80094f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	f043 0320 	orr.w	r3, r3, #32
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	4833      	ldr	r0, [pc, #204]	; (80095cc <_printf_i+0x240>)
 8009500:	2778      	movs	r7, #120	; 0x78
 8009502:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	6829      	ldr	r1, [r5, #0]
 800950a:	061f      	lsls	r7, r3, #24
 800950c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009510:	d402      	bmi.n	8009518 <_printf_i+0x18c>
 8009512:	065f      	lsls	r7, r3, #25
 8009514:	bf48      	it	mi
 8009516:	b2b6      	uxthmi	r6, r6
 8009518:	07df      	lsls	r7, r3, #31
 800951a:	bf48      	it	mi
 800951c:	f043 0320 	orrmi.w	r3, r3, #32
 8009520:	6029      	str	r1, [r5, #0]
 8009522:	bf48      	it	mi
 8009524:	6023      	strmi	r3, [r4, #0]
 8009526:	b91e      	cbnz	r6, 8009530 <_printf_i+0x1a4>
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	f023 0320 	bic.w	r3, r3, #32
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	2310      	movs	r3, #16
 8009532:	e7a7      	b.n	8009484 <_printf_i+0xf8>
 8009534:	4824      	ldr	r0, [pc, #144]	; (80095c8 <_printf_i+0x23c>)
 8009536:	e7e4      	b.n	8009502 <_printf_i+0x176>
 8009538:	4615      	mov	r5, r2
 800953a:	e7bd      	b.n	80094b8 <_printf_i+0x12c>
 800953c:	682b      	ldr	r3, [r5, #0]
 800953e:	6826      	ldr	r6, [r4, #0]
 8009540:	6961      	ldr	r1, [r4, #20]
 8009542:	1d18      	adds	r0, r3, #4
 8009544:	6028      	str	r0, [r5, #0]
 8009546:	0635      	lsls	r5, r6, #24
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	d501      	bpl.n	8009550 <_printf_i+0x1c4>
 800954c:	6019      	str	r1, [r3, #0]
 800954e:	e002      	b.n	8009556 <_printf_i+0x1ca>
 8009550:	0670      	lsls	r0, r6, #25
 8009552:	d5fb      	bpl.n	800954c <_printf_i+0x1c0>
 8009554:	8019      	strh	r1, [r3, #0]
 8009556:	2300      	movs	r3, #0
 8009558:	6123      	str	r3, [r4, #16]
 800955a:	4615      	mov	r5, r2
 800955c:	e7bc      	b.n	80094d8 <_printf_i+0x14c>
 800955e:	682b      	ldr	r3, [r5, #0]
 8009560:	1d1a      	adds	r2, r3, #4
 8009562:	602a      	str	r2, [r5, #0]
 8009564:	681d      	ldr	r5, [r3, #0]
 8009566:	6862      	ldr	r2, [r4, #4]
 8009568:	2100      	movs	r1, #0
 800956a:	4628      	mov	r0, r5
 800956c:	f7f6 fe58 	bl	8000220 <memchr>
 8009570:	b108      	cbz	r0, 8009576 <_printf_i+0x1ea>
 8009572:	1b40      	subs	r0, r0, r5
 8009574:	6060      	str	r0, [r4, #4]
 8009576:	6863      	ldr	r3, [r4, #4]
 8009578:	6123      	str	r3, [r4, #16]
 800957a:	2300      	movs	r3, #0
 800957c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009580:	e7aa      	b.n	80094d8 <_printf_i+0x14c>
 8009582:	6923      	ldr	r3, [r4, #16]
 8009584:	462a      	mov	r2, r5
 8009586:	4649      	mov	r1, r9
 8009588:	4640      	mov	r0, r8
 800958a:	47d0      	blx	sl
 800958c:	3001      	adds	r0, #1
 800958e:	d0ad      	beq.n	80094ec <_printf_i+0x160>
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	079b      	lsls	r3, r3, #30
 8009594:	d413      	bmi.n	80095be <_printf_i+0x232>
 8009596:	68e0      	ldr	r0, [r4, #12]
 8009598:	9b03      	ldr	r3, [sp, #12]
 800959a:	4298      	cmp	r0, r3
 800959c:	bfb8      	it	lt
 800959e:	4618      	movlt	r0, r3
 80095a0:	e7a6      	b.n	80094f0 <_printf_i+0x164>
 80095a2:	2301      	movs	r3, #1
 80095a4:	4632      	mov	r2, r6
 80095a6:	4649      	mov	r1, r9
 80095a8:	4640      	mov	r0, r8
 80095aa:	47d0      	blx	sl
 80095ac:	3001      	adds	r0, #1
 80095ae:	d09d      	beq.n	80094ec <_printf_i+0x160>
 80095b0:	3501      	adds	r5, #1
 80095b2:	68e3      	ldr	r3, [r4, #12]
 80095b4:	9903      	ldr	r1, [sp, #12]
 80095b6:	1a5b      	subs	r3, r3, r1
 80095b8:	42ab      	cmp	r3, r5
 80095ba:	dcf2      	bgt.n	80095a2 <_printf_i+0x216>
 80095bc:	e7eb      	b.n	8009596 <_printf_i+0x20a>
 80095be:	2500      	movs	r5, #0
 80095c0:	f104 0619 	add.w	r6, r4, #25
 80095c4:	e7f5      	b.n	80095b2 <_printf_i+0x226>
 80095c6:	bf00      	nop
 80095c8:	08009b5f 	.word	0x08009b5f
 80095cc:	08009b70 	.word	0x08009b70

080095d0 <__sflush_r>:
 80095d0:	898a      	ldrh	r2, [r1, #12]
 80095d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d6:	4605      	mov	r5, r0
 80095d8:	0710      	lsls	r0, r2, #28
 80095da:	460c      	mov	r4, r1
 80095dc:	d458      	bmi.n	8009690 <__sflush_r+0xc0>
 80095de:	684b      	ldr	r3, [r1, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	dc05      	bgt.n	80095f0 <__sflush_r+0x20>
 80095e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	dc02      	bgt.n	80095f0 <__sflush_r+0x20>
 80095ea:	2000      	movs	r0, #0
 80095ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095f2:	2e00      	cmp	r6, #0
 80095f4:	d0f9      	beq.n	80095ea <__sflush_r+0x1a>
 80095f6:	2300      	movs	r3, #0
 80095f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095fc:	682f      	ldr	r7, [r5, #0]
 80095fe:	6a21      	ldr	r1, [r4, #32]
 8009600:	602b      	str	r3, [r5, #0]
 8009602:	d032      	beq.n	800966a <__sflush_r+0x9a>
 8009604:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009606:	89a3      	ldrh	r3, [r4, #12]
 8009608:	075a      	lsls	r2, r3, #29
 800960a:	d505      	bpl.n	8009618 <__sflush_r+0x48>
 800960c:	6863      	ldr	r3, [r4, #4]
 800960e:	1ac0      	subs	r0, r0, r3
 8009610:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009612:	b10b      	cbz	r3, 8009618 <__sflush_r+0x48>
 8009614:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009616:	1ac0      	subs	r0, r0, r3
 8009618:	2300      	movs	r3, #0
 800961a:	4602      	mov	r2, r0
 800961c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800961e:	6a21      	ldr	r1, [r4, #32]
 8009620:	4628      	mov	r0, r5
 8009622:	47b0      	blx	r6
 8009624:	1c43      	adds	r3, r0, #1
 8009626:	89a3      	ldrh	r3, [r4, #12]
 8009628:	d106      	bne.n	8009638 <__sflush_r+0x68>
 800962a:	6829      	ldr	r1, [r5, #0]
 800962c:	291d      	cmp	r1, #29
 800962e:	d82b      	bhi.n	8009688 <__sflush_r+0xb8>
 8009630:	4a29      	ldr	r2, [pc, #164]	; (80096d8 <__sflush_r+0x108>)
 8009632:	410a      	asrs	r2, r1
 8009634:	07d6      	lsls	r6, r2, #31
 8009636:	d427      	bmi.n	8009688 <__sflush_r+0xb8>
 8009638:	2200      	movs	r2, #0
 800963a:	6062      	str	r2, [r4, #4]
 800963c:	04d9      	lsls	r1, r3, #19
 800963e:	6922      	ldr	r2, [r4, #16]
 8009640:	6022      	str	r2, [r4, #0]
 8009642:	d504      	bpl.n	800964e <__sflush_r+0x7e>
 8009644:	1c42      	adds	r2, r0, #1
 8009646:	d101      	bne.n	800964c <__sflush_r+0x7c>
 8009648:	682b      	ldr	r3, [r5, #0]
 800964a:	b903      	cbnz	r3, 800964e <__sflush_r+0x7e>
 800964c:	6560      	str	r0, [r4, #84]	; 0x54
 800964e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009650:	602f      	str	r7, [r5, #0]
 8009652:	2900      	cmp	r1, #0
 8009654:	d0c9      	beq.n	80095ea <__sflush_r+0x1a>
 8009656:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800965a:	4299      	cmp	r1, r3
 800965c:	d002      	beq.n	8009664 <__sflush_r+0x94>
 800965e:	4628      	mov	r0, r5
 8009660:	f7ff fc96 	bl	8008f90 <_free_r>
 8009664:	2000      	movs	r0, #0
 8009666:	6360      	str	r0, [r4, #52]	; 0x34
 8009668:	e7c0      	b.n	80095ec <__sflush_r+0x1c>
 800966a:	2301      	movs	r3, #1
 800966c:	4628      	mov	r0, r5
 800966e:	47b0      	blx	r6
 8009670:	1c41      	adds	r1, r0, #1
 8009672:	d1c8      	bne.n	8009606 <__sflush_r+0x36>
 8009674:	682b      	ldr	r3, [r5, #0]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d0c5      	beq.n	8009606 <__sflush_r+0x36>
 800967a:	2b1d      	cmp	r3, #29
 800967c:	d001      	beq.n	8009682 <__sflush_r+0xb2>
 800967e:	2b16      	cmp	r3, #22
 8009680:	d101      	bne.n	8009686 <__sflush_r+0xb6>
 8009682:	602f      	str	r7, [r5, #0]
 8009684:	e7b1      	b.n	80095ea <__sflush_r+0x1a>
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800968c:	81a3      	strh	r3, [r4, #12]
 800968e:	e7ad      	b.n	80095ec <__sflush_r+0x1c>
 8009690:	690f      	ldr	r7, [r1, #16]
 8009692:	2f00      	cmp	r7, #0
 8009694:	d0a9      	beq.n	80095ea <__sflush_r+0x1a>
 8009696:	0793      	lsls	r3, r2, #30
 8009698:	680e      	ldr	r6, [r1, #0]
 800969a:	bf08      	it	eq
 800969c:	694b      	ldreq	r3, [r1, #20]
 800969e:	600f      	str	r7, [r1, #0]
 80096a0:	bf18      	it	ne
 80096a2:	2300      	movne	r3, #0
 80096a4:	eba6 0807 	sub.w	r8, r6, r7
 80096a8:	608b      	str	r3, [r1, #8]
 80096aa:	f1b8 0f00 	cmp.w	r8, #0
 80096ae:	dd9c      	ble.n	80095ea <__sflush_r+0x1a>
 80096b0:	6a21      	ldr	r1, [r4, #32]
 80096b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096b4:	4643      	mov	r3, r8
 80096b6:	463a      	mov	r2, r7
 80096b8:	4628      	mov	r0, r5
 80096ba:	47b0      	blx	r6
 80096bc:	2800      	cmp	r0, #0
 80096be:	dc06      	bgt.n	80096ce <__sflush_r+0xfe>
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096c6:	81a3      	strh	r3, [r4, #12]
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096cc:	e78e      	b.n	80095ec <__sflush_r+0x1c>
 80096ce:	4407      	add	r7, r0
 80096d0:	eba8 0800 	sub.w	r8, r8, r0
 80096d4:	e7e9      	b.n	80096aa <__sflush_r+0xda>
 80096d6:	bf00      	nop
 80096d8:	dfbffffe 	.word	0xdfbffffe

080096dc <_fflush_r>:
 80096dc:	b538      	push	{r3, r4, r5, lr}
 80096de:	690b      	ldr	r3, [r1, #16]
 80096e0:	4605      	mov	r5, r0
 80096e2:	460c      	mov	r4, r1
 80096e4:	b913      	cbnz	r3, 80096ec <_fflush_r+0x10>
 80096e6:	2500      	movs	r5, #0
 80096e8:	4628      	mov	r0, r5
 80096ea:	bd38      	pop	{r3, r4, r5, pc}
 80096ec:	b118      	cbz	r0, 80096f6 <_fflush_r+0x1a>
 80096ee:	6a03      	ldr	r3, [r0, #32]
 80096f0:	b90b      	cbnz	r3, 80096f6 <_fflush_r+0x1a>
 80096f2:	f7ff f9f3 	bl	8008adc <__sinit>
 80096f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d0f3      	beq.n	80096e6 <_fflush_r+0xa>
 80096fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009700:	07d0      	lsls	r0, r2, #31
 8009702:	d404      	bmi.n	800970e <_fflush_r+0x32>
 8009704:	0599      	lsls	r1, r3, #22
 8009706:	d402      	bmi.n	800970e <_fflush_r+0x32>
 8009708:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800970a:	f7ff fc30 	bl	8008f6e <__retarget_lock_acquire_recursive>
 800970e:	4628      	mov	r0, r5
 8009710:	4621      	mov	r1, r4
 8009712:	f7ff ff5d 	bl	80095d0 <__sflush_r>
 8009716:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009718:	07da      	lsls	r2, r3, #31
 800971a:	4605      	mov	r5, r0
 800971c:	d4e4      	bmi.n	80096e8 <_fflush_r+0xc>
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	059b      	lsls	r3, r3, #22
 8009722:	d4e1      	bmi.n	80096e8 <_fflush_r+0xc>
 8009724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009726:	f7ff fc23 	bl	8008f70 <__retarget_lock_release_recursive>
 800972a:	e7dd      	b.n	80096e8 <_fflush_r+0xc>

0800972c <__swhatbuf_r>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	460c      	mov	r4, r1
 8009730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009734:	2900      	cmp	r1, #0
 8009736:	b096      	sub	sp, #88	; 0x58
 8009738:	4615      	mov	r5, r2
 800973a:	461e      	mov	r6, r3
 800973c:	da0d      	bge.n	800975a <__swhatbuf_r+0x2e>
 800973e:	89a3      	ldrh	r3, [r4, #12]
 8009740:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009744:	f04f 0100 	mov.w	r1, #0
 8009748:	bf0c      	ite	eq
 800974a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800974e:	2340      	movne	r3, #64	; 0x40
 8009750:	2000      	movs	r0, #0
 8009752:	6031      	str	r1, [r6, #0]
 8009754:	602b      	str	r3, [r5, #0]
 8009756:	b016      	add	sp, #88	; 0x58
 8009758:	bd70      	pop	{r4, r5, r6, pc}
 800975a:	466a      	mov	r2, sp
 800975c:	f000 f848 	bl	80097f0 <_fstat_r>
 8009760:	2800      	cmp	r0, #0
 8009762:	dbec      	blt.n	800973e <__swhatbuf_r+0x12>
 8009764:	9901      	ldr	r1, [sp, #4]
 8009766:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800976a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800976e:	4259      	negs	r1, r3
 8009770:	4159      	adcs	r1, r3
 8009772:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009776:	e7eb      	b.n	8009750 <__swhatbuf_r+0x24>

08009778 <__smakebuf_r>:
 8009778:	898b      	ldrh	r3, [r1, #12]
 800977a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800977c:	079d      	lsls	r5, r3, #30
 800977e:	4606      	mov	r6, r0
 8009780:	460c      	mov	r4, r1
 8009782:	d507      	bpl.n	8009794 <__smakebuf_r+0x1c>
 8009784:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	6123      	str	r3, [r4, #16]
 800978c:	2301      	movs	r3, #1
 800978e:	6163      	str	r3, [r4, #20]
 8009790:	b002      	add	sp, #8
 8009792:	bd70      	pop	{r4, r5, r6, pc}
 8009794:	ab01      	add	r3, sp, #4
 8009796:	466a      	mov	r2, sp
 8009798:	f7ff ffc8 	bl	800972c <__swhatbuf_r>
 800979c:	9900      	ldr	r1, [sp, #0]
 800979e:	4605      	mov	r5, r0
 80097a0:	4630      	mov	r0, r6
 80097a2:	f7ff f883 	bl	80088ac <_malloc_r>
 80097a6:	b948      	cbnz	r0, 80097bc <__smakebuf_r+0x44>
 80097a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d4ef      	bmi.n	8009790 <__smakebuf_r+0x18>
 80097b0:	f023 0303 	bic.w	r3, r3, #3
 80097b4:	f043 0302 	orr.w	r3, r3, #2
 80097b8:	81a3      	strh	r3, [r4, #12]
 80097ba:	e7e3      	b.n	8009784 <__smakebuf_r+0xc>
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	6020      	str	r0, [r4, #0]
 80097c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c4:	81a3      	strh	r3, [r4, #12]
 80097c6:	9b00      	ldr	r3, [sp, #0]
 80097c8:	6163      	str	r3, [r4, #20]
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	6120      	str	r0, [r4, #16]
 80097ce:	b15b      	cbz	r3, 80097e8 <__smakebuf_r+0x70>
 80097d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097d4:	4630      	mov	r0, r6
 80097d6:	f000 f81d 	bl	8009814 <_isatty_r>
 80097da:	b128      	cbz	r0, 80097e8 <__smakebuf_r+0x70>
 80097dc:	89a3      	ldrh	r3, [r4, #12]
 80097de:	f023 0303 	bic.w	r3, r3, #3
 80097e2:	f043 0301 	orr.w	r3, r3, #1
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	431d      	orrs	r5, r3
 80097ec:	81a5      	strh	r5, [r4, #12]
 80097ee:	e7cf      	b.n	8009790 <__smakebuf_r+0x18>

080097f0 <_fstat_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	4d07      	ldr	r5, [pc, #28]	; (8009810 <_fstat_r+0x20>)
 80097f4:	2300      	movs	r3, #0
 80097f6:	4604      	mov	r4, r0
 80097f8:	4608      	mov	r0, r1
 80097fa:	4611      	mov	r1, r2
 80097fc:	602b      	str	r3, [r5, #0]
 80097fe:	f7fb fa92 	bl	8004d26 <_fstat>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	d102      	bne.n	800980c <_fstat_r+0x1c>
 8009806:	682b      	ldr	r3, [r5, #0]
 8009808:	b103      	cbz	r3, 800980c <_fstat_r+0x1c>
 800980a:	6023      	str	r3, [r4, #0]
 800980c:	bd38      	pop	{r3, r4, r5, pc}
 800980e:	bf00      	nop
 8009810:	20000848 	.word	0x20000848

08009814 <_isatty_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4d06      	ldr	r5, [pc, #24]	; (8009830 <_isatty_r+0x1c>)
 8009818:	2300      	movs	r3, #0
 800981a:	4604      	mov	r4, r0
 800981c:	4608      	mov	r0, r1
 800981e:	602b      	str	r3, [r5, #0]
 8009820:	f7fb fa91 	bl	8004d46 <_isatty>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_isatty_r+0x1a>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	b103      	cbz	r3, 800982e <_isatty_r+0x1a>
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	20000848 	.word	0x20000848

08009834 <_init>:
 8009834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009836:	bf00      	nop
 8009838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983a:	bc08      	pop	{r3}
 800983c:	469e      	mov	lr, r3
 800983e:	4770      	bx	lr

08009840 <_fini>:
 8009840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009842:	bf00      	nop
 8009844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009846:	bc08      	pop	{r3}
 8009848:	469e      	mov	lr, r3
 800984a:	4770      	bx	lr
