Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun 16 16:21:43 2017
| Host         : RyanPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Piano_Final_timing_summary_routed.rpt -rpx Piano_Final_timing_summary_routed.rpx
| Design       : Piano_Final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: OCT/CK/temp_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.994        0.000                      0                 2145        0.178        0.000                      0                 2145        4.500        0.000                       0                   885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.994        0.000                      0                 2145        0.178        0.000                      0                 2145        4.500        0.000                       0                   885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 notes_counter_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.180ns (20.489%)  route 4.579ns (79.511%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.620     5.141    clk_100MHz_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  notes_counter_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  notes_counter_reg[6][28]/Q
                         net (fo=4, routed)           0.688     6.285    notes_counter_reg[6][28]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.148     6.433 f  octave_counter[6][0]_i_15/O
                         net (fo=1, routed)           1.087     7.520    octave_counter[6][0]_i_15_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.328     7.848 f  octave_counter[6][0]_i_4/O
                         net (fo=2, routed)           0.981     8.828    octave_counter[6][0]_i_4_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  octave_counter[6][0]_i_1/O
                         net (fo=34, routed)          1.422    10.374    octave_counter[6][0]_i_1_n_0
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124    10.498 r  temp[6]_i_1/O
                         net (fo=1, routed)           0.402    10.900    p_25_out[6]
    SLICE_X0Y6           FDRE                                         r  temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.519    14.860    clk_100MHz_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  temp_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_CE)      -0.205    14.894    temp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.757ns (32.098%)  route 3.717ns (67.902%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.223    10.627    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    octave_counter_reg[9][28]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.757ns (32.098%)  route 3.717ns (67.902%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.223    10.627    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    octave_counter_reg[9][29]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.757ns (32.098%)  route 3.717ns (67.902%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.223    10.627    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    octave_counter_reg[9][30]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.757ns (32.098%)  route 3.717ns (67.902%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.223    10.627    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.517    14.858    clk_100MHz_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  octave_counter_reg[9][31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X58Y41         FDRE (Setup_fdre_C_R)       -0.429    14.668    octave_counter_reg[9][31]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.757ns (32.135%)  route 3.711ns (67.865%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.217    10.621    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    octave_counter_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.757ns (32.135%)  route 3.711ns (67.865%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.217    10.621    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    octave_counter_reg[9][1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.757ns (32.135%)  route 3.711ns (67.865%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.217    10.621    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    octave_counter_reg[9][2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.757ns (32.135%)  route 3.711ns (67.865%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.217    10.621    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  octave_counter_reg[9][3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    octave_counter_reg[9][3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 octave_counter_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            octave_counter_reg[9][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.757ns (32.079%)  route 3.720ns (67.921%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.632     5.153    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  octave_counter_reg[9][8]/Q
                         net (fo=2, routed)           1.043     6.652    OCT/JK2/octave_counter_reg[9][8]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.776 r  OCT/JK2/output_clks[9]_i_22/O
                         net (fo=1, routed)           0.000     6.776    OCT/JK2/output_clks[9]_i_22_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.174 r  OCT/JK2/output_clks_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.174    OCT/JK2/output_clks_reg[9]_i_16_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  OCT/JK2/output_clks_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.288    OCT/JK2/output_clks_reg[9]_i_12_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.516 r  OCT/JK2/output_clks_reg[9]_i_9/CO[2]
                         net (fo=1, routed)           1.077     8.593    octave_counter[9]0
    SLICE_X53Y38         LUT6 (Prop_lut6_I3_O)        0.313     8.906 f  output_clks[9]_i_4/O
                         net (fo=3, routed)           0.374     9.280    output_clks[9]_i_4_n_0
    SLICE_X52Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.404 r  octave_counter[9][0]_i_1/O
                         net (fo=32, routed)          1.227    10.630    octave_counter[9][0]_i_1_n_0
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         1.513    14.854    clk_100MHz_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  octave_counter_reg[9][10]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y36         FDRE (Setup_fdre_C_R)       -0.429    14.689    octave_counter_reg[9][10]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 output_clks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.594     1.477    clk_100MHz_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  output_clks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_clks_reg[0]/Q
                         net (fo=2, routed)           0.123     1.741    output_clks_reg_n_0_[0]
    SLICE_X1Y41          FDRE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.865     1.992    clk_100MHz_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  temp_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.070     1.563    temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 output_clks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.594     1.477    clk_100MHz_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  output_clks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_clks_reg[5]/Q
                         net (fo=2, routed)           0.133     1.751    p_5_in
    SLICE_X0Y8           FDRE                                         r  temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.865     1.992    clk_100MHz_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  temp_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.070     1.560    temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 output_clks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.585     1.468    clk_100MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  output_clks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  output_clks_reg[2]/Q
                         net (fo=2, routed)           0.133     1.742    p_2_in
    SLICE_X4Y19          FDRE                                         r  temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.854     1.981    clk_100MHz_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  temp_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     1.551    temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 output_clks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.595     1.478    clk_100MHz_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  output_clks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  output_clks_reg[6]/Q
                         net (fo=2, routed)           0.134     1.753    p_6_in
    SLICE_X0Y6           FDRE                                         r  temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.866     1.993    clk_100MHz_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  temp_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.070     1.561    temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 output_clks_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.594     1.477    clk_100MHz_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  output_clks_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_clks_reg[7]/Q
                         net (fo=2, routed)           0.137     1.755    p_7_in
    SLICE_X0Y7           FDRE                                         r  temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.865     1.992    clk_100MHz_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  temp_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.070     1.563    temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 output_clks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.588     1.471    clk_100MHz_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  output_clks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  output_clks_reg[1]/Q
                         net (fo=2, routed)           0.128     1.740    p_1_in
    SLICE_X2Y31          FDRE                                         r  temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.857     1.984    clk_100MHz_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  temp_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.059     1.543    temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 output_clks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.163%)  route 0.118ns (41.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.587     1.470    clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  output_clks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  output_clks_reg[3]/Q
                         net (fo=2, routed)           0.118     1.752    p_3_in
    SLICE_X0Y19          FDRE                                         r  temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.856     1.983    clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  temp_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.070     1.554    temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 output_clks_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.592     1.475    clk_100MHz_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  output_clks_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  output_clks_reg[10]/Q
                         net (fo=2, routed)           0.127     1.766    p_10_in
    SLICE_X65Y37         FDRE                                         r  temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.862     1.989    clk_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  temp_reg[10]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.070     1.558    temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 output_clks_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.594     1.477    clk_100MHz_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  output_clks_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  output_clks_reg[12]/Q
                         net (fo=2, routed)           0.123     1.764    output_clks_reg_n_0_[12]
    SLICE_X60Y44         FDRE                                         r  temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.864     1.991    clk_100MHz_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  temp_reg[12]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.059     1.552    temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 output_clks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.563     1.446    clk_100MHz_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  output_clks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  output_clks_reg[4]/Q
                         net (fo=2, routed)           0.123     1.733    p_4_in
    SLICE_X14Y13         FDRE                                         r  temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=884, routed)         0.831     1.958    clk_100MHz_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  temp_reg[4]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.059     1.519    temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     OCT/CK/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    OCT/CK/temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    OCT/CK/temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    OCT/CK/temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    OCT/CK/temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    OCT/CK/temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    OCT/CK/temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    OCT/CK/temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y35   notes_counter_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   notes_counter_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y35   notes_counter_reg[9][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   octave_counter_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   octave_counter_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    octave_counter_reg[7][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   octave_counter_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   octave_counter_reg[4][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   octave_counter_reg[4][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   octave_counter_reg[4][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   octave_counter_reg[4][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   notes_counter_reg[10][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   notes_counter_reg[12][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    notes_counter_reg[1][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    notes_counter_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    notes_counter_reg[1][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    notes_counter_reg[3][21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    notes_counter_reg[3][22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    notes_counter_reg[3][23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    notes_counter_reg[3][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    notes_counter_reg[3][25]/C



