{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605550949869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605550949869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 15:22:29 2020 " "Processing started: Mon Nov 16 15:22:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605550949869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605550949869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decodificador_fd -c decodificador_fd " "Command: quartus_map --read_settings_files=on --write_settings_files=off decodificador_fd -c decodificador_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605550949869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605550950922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodificador_fd.v(3) " "Verilog HDL Declaration information at decodificador_fd.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodificador_fd.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/decodificador_fd.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605550951395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodificador_fd.v(3) " "Verilog HDL Declaration information at decodificador_fd.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodificador_fd.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/decodificador_fd.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605550951395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodificador_fd.v(3) " "Verilog HDL Declaration information at decodificador_fd.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodificador_fd.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/decodificador_fd.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605550951395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodificador_fd.v(3) " "Verilog HDL Declaration information at decodificador_fd.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodificador_fd.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/decodificador_fd.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605550951395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_fd " "Found entity 1: decodificador_fd" {  } { { "decodificador_fd.v" "" { Text "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/decodificador_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605550951395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605550951395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodificador_fd " "Elaborating entity \"decodificador_fd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605550951445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/output_files/decodificador_fd.map.smsg " "Generated suppressed messages file C:/Users/ryane/OneDrive/Documentos/atividades/atividade04ryan_eduardo_display/quartus/fluxo_dados/output_files/decodificador_fd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1605550954548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605550955673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605550955673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605550957374 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605550957374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605550957374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605550957374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605550957507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 15:22:37 2020 " "Processing ended: Mon Nov 16 15:22:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605550957507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605550957507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605550957507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605550957507 ""}
