{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664307689935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664307689945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 16:41:29 2022 " "Processing started: Tue Sep 27 16:41:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664307689945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664307689945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoComGenerateCondicional -c CircuitoComGenerateCondicional " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoComGenerateCondicional -c CircuitoComGenerateCondicional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664307689945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664307690979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664307690979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocomgeneratecondicional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitocomgeneratecondicional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoComGenerateCondicional-logic " "Found design unit 1: CircuitoComGenerateCondicional-logic" {  } { { "CircuitoComGenerateCondicional.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/CircuitoComGenerateCondicional/CircuitoComGenerateCondicional.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664307708095 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoComGenerateCondicional " "Found entity 1: CircuitoComGenerateCondicional" {  } { { "CircuitoComGenerateCondicional.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/CircuitoComGenerateCondicional/CircuitoComGenerateCondicional.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664307708095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664307708095 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "entrada CircuitoComGenerateCondicional.vhd(14) " "VHDL error at CircuitoComGenerateCondicional.vhd(14): can't write to interface object \"entrada\" of mode IN" {  } { { "CircuitoComGenerateCondicional.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/CircuitoComGenerateCondicional/CircuitoComGenerateCondicional.vhd" 14 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1664307708099 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" CircuitoComGenerateCondicional.vhd(14) " "VHDL error at CircuitoComGenerateCondicional.vhd(14): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "CircuitoComGenerateCondicional.vhd" "" { Text "C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/CircuitoComGenerateCondicional/CircuitoComGenerateCondicional.vhd" 14 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1664307708099 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664307708242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 16:41:48 2022 " "Processing ended: Tue Sep 27 16:41:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664307708242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664307708242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664307708242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664307708242 ""}
