Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Mar 22 15:23:15 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           17 |
| No           | No                    | Yes                    |              43 |           18 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |              59 |           22 |
| Yes          | No                    | Yes                    |              27 |            9 |
| Yes          | Yes                   | No                     |             333 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                               Enable Signal                              |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/os_count0                                     | btn_IBUF[0]                                                |                2 |              4 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/rx_count0                                     | btn_IBUF[0]                                                |                1 |              4 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/tx_count[3]_i_1_n_0                           | btn_IBUF[0]                                                |                1 |              4 |
|  clk_IBUF_BUFG                                     | Inst_top_level/Inst_i2c_master/btn[0]                                    |                                                            |                2 |              5 |
|  clk_IBUF_BUFG                                     | Inst_Uart/rx_new                                                         | Inst_Uart/SR[0]                                            |                2 |              6 |
|  clk_IBUF_BUFG                                     | Inst_top_level/Inst_i2c_master/addr_rw0                                  |                                                            |                2 |              6 |
|  clk_IBUF_BUFG                                     | Inst_top_level/byteSel[5]_i_1_n_0                                        | btn_IBUF[0]                                                |                2 |              6 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ascii_code[6]_i_1_n_0                                      |                                                            |                1 |              7 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/E[0]                                        |                                                            |                5 |              7 |
|  clk_IBUF_BUFG                                     | Inst_top_level/Inst_i2c_master/busy1                                     | btn_IBUF[0]                                                |                2 |              7 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2][0]                                              | btn_IBUF[0]                                                |                5 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_0[0]                                            | btn_IBUF[0]                                                |                5 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3]_4[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[4]_1[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_3[0]                                            | btn_IBUF[0]                                                |                4 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3]_3[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3]_1[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/user_rx_new_reg_1[0]                                           | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_1[0]                                            | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5]_4[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[4][0]                                              | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5][0]                                              | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3]_0[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5]_3[0]                                            | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[4]_0[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3][0]                                              | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5]_0[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[4]_2[0]                                            | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_5[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5]_2[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_4[0]                                            | btn_IBUF[0]                                                |                4 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[5]_1[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/user_rx_new_reg_0[0]                                           | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[3]_2[0]                                            | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_6[0]                                            | btn_IBUF[0]                                                |                4 |              8 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/ps2_code_new0                               |                                                            |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[1]_0[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/E[0]                                                           | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[0][0]                                              | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[0]_0[0]                                            | btn_IBUF[0]                                                |                2 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/rx_data0                                      | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/rx_buffer0                                    |                                                            |                4 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[2]_2[0]                                            | btn_IBUF[0]                                                |                1 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[0]_1[0]                                            | btn_IBUF[0]                                                |                5 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/bytesel_reg[1][0]                                              | btn_IBUF[0]                                                |                3 |              8 |
|  clk_IBUF_BUFG                                     | Inst_Uart/Inst_uart_master/tx_buffer[9]_i_1_n_0                          |                                                            |                2 |              9 |
|  clk_IBUF_BUFG                                     | Inst_top_level/lcd_delay_cnst_0                                          |                                                            |                4 |              9 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/sel                        | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/counter_set  |                3 |             10 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out[9]_i_2__0_n_0 | Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_set |                2 |             10 |
| ~Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                          |                                                            |                2 |             11 |
|  clk_IBUF_BUFG                                     | Inst_keyboard/ps2_keyboard_0/count_idle[0]_i_2_n_0                       | Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/clear        |                4 |             13 |
|  clk_IBUF_BUFG                                     |                                                                          |                                                            |               15 |             27 |
|  clk_IBUF_BUFG                                     | Inst_top_level/lcd_delay[31]_i_1_n_0                                     | btn_IBUF[0]                                                |                5 |             32 |
|  clk_IBUF_BUFG                                     |                                                                          | btn_IBUF[0]                                                |               23 |             53 |
+----------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


