ptrsStringsRAND8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000053                       # Number of seconds simulated
sim_ticks                                    53446000                       # Number of ticks simulated
final_tick                                   53446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 585091                       # Simulator instruction rate (inst/s)
host_op_rate                                   584155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3555954757                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484348                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        8767                       # Number of instructions simulated
sim_ops                                          8767                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     53446000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               11025                       # Number of hits
system.cache.misses                               673                       # Number of misses
system.cache.missLatency::samples                 673                       # Ticks for misses to the cache
system.cache.missLatency::mean           62032.689450                       # Ticks for misses to the cache
system.cache.missLatency::gmean          56903.786089                       # Ticks for misses to the cache
system.cache.missLatency::stdev          31178.663359                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  63      9.36%      9.36% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             443     65.82%     75.19% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             133     19.76%     94.95% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             10      1.49%     96.43% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            19      2.82%     99.26% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             0      0.00%     99.26% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.26% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.26% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.15%     99.41% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.45%     99.85% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.15%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   673                       # Ticks for misses to the cache
system.cache.hitRatio                        0.942469                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         1891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        77952                       # Cumulative packet size per connected master and slave (bytes)
