Simulator report for cpuVERILOG
Tue Jun 25 10:50:00 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 288 nodes    ;
; Simulation Coverage         ;      85.07 % ;
; Total Number of Transitions ; 8362         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ula.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      85.07 % ;
; Total nodes checked                                 ; 288          ;
; Total output ports checked                          ; 288          ;
; Total output ports with complete 1/0-value coverage ; 245          ;
; Total output ports with no 1/0-value coverage       ; 43           ;
; Total output ports with no 1-value coverage         ; 43           ;
; Total output ports with no 0-value coverage         ; 43           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ula|outp~1                                                     ; |ula|outp~1                                                     ; out0             ;
; |ula|outp~2                                                     ; |ula|outp~2                                                     ; out0             ;
; |ula|outp~3                                                     ; |ula|outp~3                                                     ; out0             ;
; |ula|outp~4                                                     ; |ula|outp~4                                                     ; out0             ;
; |ula|outp~5                                                     ; |ula|outp~5                                                     ; out0             ;
; |ula|outp~6                                                     ; |ula|outp~6                                                     ; out0             ;
; |ula|outp~7                                                     ; |ula|outp~7                                                     ; out0             ;
; |ula|outp~8                                                     ; |ula|outp~8                                                     ; out0             ;
; |ula|stat$latch                                                 ; |ula|stat$latch                                                 ; out              ;
; |ula|outp[0]$latch                                              ; |ula|outp[0]$latch                                              ; out              ;
; |ula|outp[1]$latch                                              ; |ula|outp[1]$latch                                              ; out              ;
; |ula|outp[2]$latch                                              ; |ula|outp[2]$latch                                              ; out              ;
; |ula|outp[3]$latch                                              ; |ula|outp[3]$latch                                              ; out              ;
; |ula|a[0]                                                       ; |ula|a[0]                                                       ; out              ;
; |ula|a[1]                                                       ; |ula|a[1]                                                       ; out              ;
; |ula|a[2]                                                       ; |ula|a[2]                                                       ; out              ;
; |ula|a[3]                                                       ; |ula|a[3]                                                       ; out              ;
; |ula|b[0]                                                       ; |ula|b[0]                                                       ; out              ;
; |ula|b[1]                                                       ; |ula|b[1]                                                       ; out              ;
; |ula|b[2]                                                       ; |ula|b[2]                                                       ; out              ;
; |ula|b[3]                                                       ; |ula|b[3]                                                       ; out              ;
; |ula|tula[0]                                                    ; |ula|tula[0]                                                    ; out              ;
; |ula|tula[1]                                                    ; |ula|tula[1]                                                    ; out              ;
; |ula|tula[2]                                                    ; |ula|tula[2]                                                    ; out              ;
; |ula|outp[0]                                                    ; |ula|outp[0]                                                    ; pin_out          ;
; |ula|outp[1]                                                    ; |ula|outp[1]                                                    ; pin_out          ;
; |ula|outp[2]                                                    ; |ula|outp[2]                                                    ; pin_out          ;
; |ula|outp[3]                                                    ; |ula|outp[3]                                                    ; pin_out          ;
; |ula|stat                                                       ; |ula|stat                                                       ; pin_out          ;
; |ula|LessThan0~0                                                ; |ula|LessThan0~0                                                ; out0             ;
; |ula|LessThan0~1                                                ; |ula|LessThan0~1                                                ; out0             ;
; |ula|LessThan0~2                                                ; |ula|LessThan0~2                                                ; out0             ;
; |ula|LessThan0~3                                                ; |ula|LessThan0~3                                                ; out0             ;
; |ula|LessThan0~4                                                ; |ula|LessThan0~4                                                ; out0             ;
; |ula|LessThan0~5                                                ; |ula|LessThan0~5                                                ; out0             ;
; |ula|LessThan0~6                                                ; |ula|LessThan0~6                                                ; out0             ;
; |ula|LessThan0~7                                                ; |ula|LessThan0~7                                                ; out0             ;
; |ula|LessThan0~8                                                ; |ula|LessThan0~8                                                ; out0             ;
; |ula|LessThan0~9                                                ; |ula|LessThan0~9                                                ; out0             ;
; |ula|LessThan0~10                                               ; |ula|LessThan0~10                                               ; out0             ;
; |ula|LessThan0~11                                               ; |ula|LessThan0~11                                               ; out0             ;
; |ula|LessThan0~12                                               ; |ula|LessThan0~12                                               ; out0             ;
; |ula|LessThan1~0                                                ; |ula|LessThan1~0                                                ; out0             ;
; |ula|LessThan1~1                                                ; |ula|LessThan1~1                                                ; out0             ;
; |ula|LessThan1~2                                                ; |ula|LessThan1~2                                                ; out0             ;
; |ula|LessThan1~3                                                ; |ula|LessThan1~3                                                ; out0             ;
; |ula|LessThan1~4                                                ; |ula|LessThan1~4                                                ; out0             ;
; |ula|LessThan1~5                                                ; |ula|LessThan1~5                                                ; out0             ;
; |ula|LessThan1~6                                                ; |ula|LessThan1~6                                                ; out0             ;
; |ula|LessThan1~7                                                ; |ula|LessThan1~7                                                ; out0             ;
; |ula|LessThan1~8                                                ; |ula|LessThan1~8                                                ; out0             ;
; |ula|LessThan1~9                                                ; |ula|LessThan1~9                                                ; out0             ;
; |ula|LessThan1~10                                               ; |ula|LessThan1~10                                               ; out0             ;
; |ula|LessThan1~11                                               ; |ula|LessThan1~11                                               ; out0             ;
; |ula|LessThan1~12                                               ; |ula|LessThan1~12                                               ; out0             ;
; |ula|Add0~0                                                     ; |ula|Add0~0                                                     ; out0             ;
; |ula|Add0~1                                                     ; |ula|Add0~1                                                     ; out0             ;
; |ula|Add0~2                                                     ; |ula|Add0~2                                                     ; out0             ;
; |ula|Add0~3                                                     ; |ula|Add0~3                                                     ; out0             ;
; |ula|Add0~4                                                     ; |ula|Add0~4                                                     ; out0             ;
; |ula|Add0~5                                                     ; |ula|Add0~5                                                     ; out0             ;
; |ula|Add0~6                                                     ; |ula|Add0~6                                                     ; out0             ;
; |ula|Add0~7                                                     ; |ula|Add0~7                                                     ; out0             ;
; |ula|Add0~8                                                     ; |ula|Add0~8                                                     ; out0             ;
; |ula|Add0~9                                                     ; |ula|Add0~9                                                     ; out0             ;
; |ula|Add0~10                                                    ; |ula|Add0~10                                                    ; out0             ;
; |ula|Add0~11                                                    ; |ula|Add0~11                                                    ; out0             ;
; |ula|Add0~12                                                    ; |ula|Add0~12                                                    ; out0             ;
; |ula|Add1~0                                                     ; |ula|Add1~0                                                     ; out0             ;
; |ula|Add1~1                                                     ; |ula|Add1~1                                                     ; out0             ;
; |ula|Add1~2                                                     ; |ula|Add1~2                                                     ; out0             ;
; |ula|Add1~3                                                     ; |ula|Add1~3                                                     ; out0             ;
; |ula|Add1~4                                                     ; |ula|Add1~4                                                     ; out0             ;
; |ula|Add1~5                                                     ; |ula|Add1~5                                                     ; out0             ;
; |ula|Add1~6                                                     ; |ula|Add1~6                                                     ; out0             ;
; |ula|Add1~7                                                     ; |ula|Add1~7                                                     ; out0             ;
; |ula|Add1~8                                                     ; |ula|Add1~8                                                     ; out0             ;
; |ula|Add1~9                                                     ; |ula|Add1~9                                                     ; out0             ;
; |ula|Add1~10                                                    ; |ula|Add1~10                                                    ; out0             ;
; |ula|Add1~11                                                    ; |ula|Add1~11                                                    ; out0             ;
; |ula|Add1~12                                                    ; |ula|Add1~12                                                    ; out0             ;
; |ula|Add1~13                                                    ; |ula|Add1~13                                                    ; out0             ;
; |ula|Add2~0                                                     ; |ula|Add2~0                                                     ; out0             ;
; |ula|Add2~1                                                     ; |ula|Add2~1                                                     ; out0             ;
; |ula|Add2~2                                                     ; |ula|Add2~2                                                     ; out0             ;
; |ula|Add2~3                                                     ; |ula|Add2~3                                                     ; out0             ;
; |ula|Add2~4                                                     ; |ula|Add2~4                                                     ; out0             ;
; |ula|Equal0~0                                                   ; |ula|Equal0~0                                                   ; out0             ;
; |ula|Equal0~1                                                   ; |ula|Equal0~1                                                   ; out0             ;
; |ula|Equal0~2                                                   ; |ula|Equal0~2                                                   ; out0             ;
; |ula|Equal0~3                                                   ; |ula|Equal0~3                                                   ; out0             ;
; |ula|Equal0~4                                                   ; |ula|Equal0~4                                                   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ula|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jun 25 10:50:00 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cpuVERILOG -c cpuVERILOG
Info: Using vector source file "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/ula.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of ula.vwf called cpuVERILOG.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      85.07 %
Info: Number of transitions in simulation is 8362
Info: Vector file ula.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Tue Jun 25 10:50:01 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


