Verilator Tree Dump (format 0x3900) from <e810> to <e815>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2d30 <e249> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561ab8a0 <e476> {c1ai}
    1:2:2: SCOPE 0x5555561ab7a0 <e528> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a2d30]
    1:2:2:1: VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561aba40 <e481> {c3al} @dt=0x5555561a0270@(G/w1)  TOP->en -> VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561abb20 <e484> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->out_q -> VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b5590 <e646> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->__Vdly__out_q -> VAR 0x5555561b5410 <e643> {c4ba} @dt=0x555556197b50@(G/w1)  __Vdly__out_q BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555561b7f10 <e751> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561a4b80 <e548> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x5555561a4ea0 <e551> {c1ai} traceInitSub0 => CFUNC 0x5555561a4d10 <e550> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561a4d10 <e550> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561a51f0 <e555> {c2al} @dt=0x5555561a0270@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561a50d0 <e553> {c2al} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a5540 <e562> {c3al} @dt=0x5555561a0270@(G/w1)  en
    1:2:2:2:3:1: VARREF 0x5555561a5420 <e559> {c3al} @dt=0x5555561a0270@(G/w1)  en [RV] <- VARSCOPE 0x5555561aba40 <e481> {c3al} @dt=0x5555561a0270@(G/w1)  TOP->en -> VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a5890 <e569> {c4ba} @dt=0x555556197b50@(G/w1)  out_q
    1:2:2:2:3:1: VARREF 0x5555561a5770 <e566> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [RV] <- VARSCOPE 0x5555561abb20 <e484> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->out_q -> VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a5c70 <e576> {c2al} @dt=0x5555561a0270@(G/w1)  SubCounter1bit clk
    1:2:2:2:3:1: VARREF 0x5555561b5ba0 <e594> {c2al} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a6020 <e583> {c3al} @dt=0x5555561a0270@(G/w1)  SubCounter1bit en
    1:2:2:2:3:1: VARREF 0x5555561b5cc0 <e599> {c3al} @dt=0x5555561a0270@(G/w1)  en [RV] <- VARSCOPE 0x5555561aba40 <e481> {c3al} @dt=0x5555561a0270@(G/w1)  TOP->en -> VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a63a0 <e590> {c4ba} @dt=0x555556197b50@(G/w1)  SubCounter1bit out_q
    1:2:2:2:3:1: VARREF 0x5555561b5de0 <e604> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [RV] <- VARSCOPE 0x5555561abb20 <e484> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->out_q -> VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561b9f50 <e697> {c6af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNDLY 0x5555561acdb0 <e707> {c7ax} @dt=0x555556197b50@(G/w1)
    1:2:2:2:3:1: AND 0x5555561ace70 <e383> {c7bg} @dt=0x5555561a0270@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561acf30 <e379> {c7an} @dt=0x5555561a0270@(G/w1)  en [RV] <- VARSCOPE 0x5555561aba40 <e481> {c3al} @dt=0x5555561a0270@(G/w1)  TOP->en -> VAR 0x5555561a3390 <e258> {c3al} @dt=0x5555561a0270@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: SUB 0x5555561ad050 <e380> {c7bg} @dt=0x555556197b50@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561ad110 <e419> {c7ba} @dt=0x555556197b50@(G/w1)  out_q [RV] <- VARSCOPE 0x5555561abb20 <e484> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->out_q -> VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2:2: CONST 0x5555561ad230 <e340> {c7bg} @dt=0x5555561a0270@(G/w1)  1'h1
    1:2:2:2:3:2: VARREF 0x5555561bba80 <e808> {c7ar} @dt=0x555556197b50@(G/w1)  out_q [LV] => VARSCOPE 0x5555561abb20 <e484> {c4ba} @dt=0x555556197b50@(G/w1)  TOP->out_q -> VAR 0x5555561a3730 <e264> {c4ba} @dt=0x555556197b50@(G/w1)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561b8710 <e719> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561bafb0 <e779> {c6am}
    1:2:2:2:3:1: AND 0x5555561baef0 <e780> {c6ao} @dt=0x5555561a0270@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561babf0 <e776> {c6ao} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561bae30 <e777> {c6ao} @dt=0x5555561a0270@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561bad10 <e774> {c6ao} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561b7f10 <e751> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561ba0e0 <e741> {c6af} _sequent__TOP__1 => CFUNC 0x5555561b9f50 <e697> {c6af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561bab30 <e767> {c2al} @dt=0x5555561a0270@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561baa10 <e765> {c2al} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561ba8f0 <e766> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b7f10 <e751> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b88a0 <e721> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561ba830 <e759> {c2al} @dt=0x5555561a0270@(G/w1)
    1:2:2:2:3:1: VARREF 0x5555561b85c0 <e757> {c2al} @dt=0x5555561a0270@(G/w1)  clk [RV] <- VARSCOPE 0x5555561ab960 <e478> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->clk -> VAR 0x5555561a2ff0 <e253> {c2al} @dt=0x5555561a0270@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561ba710 <e758> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b7f10 <e751> {c2al} @dt=0x5555561a0270@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b8a30 <e723> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561b8bc0 <e725> {c1ai}  _final [SLOW]
    1:2: VAR 0x5555561b5410 <e643> {c4ba} @dt=0x555556197b50@(G/w1)  __Vdly__out_q BLOCKTEMP
    1:2: VAR 0x5555561a8d00 <e748> {c2al} @dt=0x5555561a0270@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a0270 <e143> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556197b50 <e171> {c4am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x5555561a0270 <e143> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556197b50 <e171> {c4am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e529> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
