Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 15:16:28 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/filter2D_hls_timing_routed.rpt
| Design       : filter2D_hls
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 3992        0.097        0.000                      0                 3992        2.020        0.000                       0                  1853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.125        0.000                      0                   70        0.228        0.000                      0                   70        5.500        0.000                       0                    44  
ap_clk              0.056        0.000                      0                 3690        0.097        0.000                      0                 3690        2.020        0.000                       0                  1809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.171        0.000                      0                    5        0.300        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.875        0.000                      0                  235        0.280        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.642ns (17.902%)  route 2.944ns (82.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDSE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=6, routed)           0.676     2.167    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.291 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=33, routed)          2.268     4.559    filter2D_hls_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X37Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X37Y27         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X37Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  8.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.155     0.706    filter2D_hls_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.751 r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.751    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.091     0.523    filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X44Y38  filter2D_hls_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 3.271ns (60.466%)  route 2.139ns (39.534%))
  Logic Levels:           12  (CARRY4=9 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     0.973    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/ap_clk
    SLICE_X38Y30         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.419     1.910    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/buff2_reg__0[1]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.034 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73/O
                         net (fo=1, routed)           0.000     2.034    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.612 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_40/O[2]
                         net (fo=2, routed)           0.362     2.974    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_neg_i_fu_114_p2[2]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.301     3.275 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_66/O
                         net (fo=1, routed)           0.483     3.758    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/p_0_in[0]
    SLICE_X35Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.338 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.338    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_39_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.452    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_38_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.566    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_37_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.680    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_36_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.794    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_35_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.908    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.022    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_33_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.179 f  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32/CO[1]
                         net (fo=1, routed)           0.310     5.489    Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_32_n_2
    SLICE_X34Y39         LUT2 (Prop_lut2_I1_O)        0.329     5.818 r  Block_Mat_exit38794_U0/filter2D_hls_mul_bkb_U1/filter2D_hls_mul_bkb_MulnS_0_U/b_inferred_i_1/O
                         net (fo=6, routed)           0.565     6.383    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/if_din[30]
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0/CLK
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     6.439    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg__0
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff1_reg_n_0_[8]
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.078     0.510    Block_Mat_exit38794_U0/filter2D_hls_mul_cud_U2/filter2D_hls_mul_cud_MulnS_1_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y12  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y23  Filter2D_U0/A[0]__1_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.535%)  route 1.932ns (68.465%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.973     6.973    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y35         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.957     8.448    filter2D_hls_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.572 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.810     9.382    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.506 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.165     9.671    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.795 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.795    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    12.966    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  3.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.020%)  route 0.291ns (60.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X41Y36         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_ap_start_reg/Q
                         net (fo=19, routed)          0.291     0.842    filter2D_hls_CONTROL_BUS_s_axi_U/Filter2D_U0_ap_start
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.887    filter2D_hls_CONTROL_BUS_s_axi_U/rdata[0]
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y33         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.355%)  route 3.132ns (81.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X44Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.828     2.257    filter2D_hls_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X44Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.381 f  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3/O
                         net (fo=1, routed)           0.614     2.995    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1/O
                         net (fo=32, routed)          1.690     4.809    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V[31]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.924     6.924    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X33Y29         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_hls_CONTROL_BUS_s_axi_U/int_r3_V_reg[12]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.712%)  route 0.248ns (54.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_hls_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y38         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  filter2D_hls_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.248     0.822    filter2D_hls_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.867 r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_i_1/O
                         net (fo=1, routed)           0.000     0.867    filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_get
    SLICE_X42Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1808, unset)         0.432     0.432    filter2D_hls_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X42Y37         FDRE                                         r  filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120     0.587    filter2D_hls_CONTROL_BUS_s_axi_U/ap_done_ext_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.280    





