INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/And_gate.vhd" into library my_library
INFO: [VRFC 10-307] analyzing entity And_gate
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Or_gate.vhd" into library my_library
INFO: [VRFC 10-307] analyzing entity Or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/my_package.vhd" into library my_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Design_TB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_1/Example_Project_1.srcs/sources_1/new/Top_Design_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Design_TB
