// Seed: 3718672338
module module_0;
  assign module_1.id_1 = 0;
  reg id_2;
  always id_2 <= 1'h0 == 1;
  wire id_3;
  wand id_4;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  static id_8(
      .id_0({1, id_4}), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  logic [7:0] id_4;
  logic [7:0] id_5;
  tri1 id_6 = 'b0;
  id_7(
      .id_0(id_0), .id_1(1 != 1), .id_2(id_4), .id_3(id_5)
  );
  supply1 id_8 = (1);
  module_0 modCall_1 ();
  integer id_9 (
      .id_0(id_3),
      .id_1(id_4),
      .id_2(id_0),
      .id_3(~(1)),
      .id_4((id_3))
  );
  uwire id_10 = 1;
endmodule
