// Seed: 1396771833
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input supply0 id_2
    , id_14,
    output tri0 id_3,
    output tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12
);
  wire id_15;
  module_2 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7, id_8;
endmodule
