{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "14", "@timestamp": "2021-11-14T08:59:03.000003-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2015", "@month": "09"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics, Telecommunications and Informatics, IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Multi-core DSP-based vector set bits counters/comparators", "abstracts": "\u00a9 2014, Springer Science+Business Media New York.The paper shows that fast counting non-zero components (Hamming weights) and comparing the results (Hamming distances) in large sets of data items is important for numerous practical applications and this problem has been broadly investigated by software and hardware designers. It is frequently referenced as population or vector set bits count (or simply popcount). This paper is dedicated to multi-core FPGA-based accelerators that compute Hamming weights/distances and compare the results with fixed thresholds and variable bounds. It is shown that widely available in contemporary FPGAs digital signal processing slices may be used efficiently and they provide the fastest and the less resource consuming solutions. A thorough analysis and comparison with the best known alternatives both in hardware and in software is presented and supported by numerous experiments in the recent Nexys-4, ZedBoard and ZyBo prototyping systems. Complete hardware description language (VHDL) specifications for core components are given ready to be synthesized, implemented, tested and evaluated. Experiments with the proposed designs clearly demonstrate significant speed-up comparing to known hardware/software alternatives.", "correspondence": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics, Telecommunications and Informatics, IEETA, University of Aveiro"}}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Digital signal processing slice", "@xml:lang": "eng"}, {"$": "Field-programmable gate array", "@xml:lang": "eng"}, {"$": "Hamming weight comparator", "@xml:lang": "eng"}, {"$": "Hamming weight/population/vector set bits counter", "@xml:lang": "eng"}, {"$": "Hardware accelerator", "@xml:lang": "eng"}, {"$": "On-chip architecture", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "J. Signal Process Syst.", "website": {"ce:e-address": {"$": "http://www.springerlink.com/content/1939-8018", "@type": "email"}}, "@country": "usa", "translated-sourcetitle": {"$": "Journal of Signal Processing Systems", "@xml:lang": "eng"}, "issn": [{"$": "19398115", "@type": "electronic"}, {"$": "19398018", "@type": "print"}], "volisspag": {"voliss": {"@volume": "80", "@issue": "3"}, "pagerange": {"@first": "309", "@last": "322"}}, "@type": "j", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Springer New York LLC", "ce:e-address": {"$": "journals@springer-sbm.com", "@type": "email"}}, "sourcetitle": "Journal of Signal Processing Systems", "@srcid": "11400153333", "publicationdate": {"month": "09", "year": "2015", "date-text": {"@xfab-added": "true", "$": "1 September 2015"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "716.1", "classification-description": "Information and Communication Theory"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "2614"}, {"$": "1711"}, {"$": "1710"}, {"$": "2611"}, {"$": "1708"}]}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "01", "@year": "2014", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "53216994", "@idtype": "PUI"}, {"$": "625132645", "@idtype": "CAR-ID"}, {"$": "20143600014226", "@idtype": "CPX"}, {"$": "84928376304", "@idtype": "SCP"}, {"$": "84928376304", "@idtype": "SGR"}], "ce:doi": "10.1007/s11265-014-0915-y"}}, "tail": {"bibliography": {"@refcount": "38", "reference": [{"ref-fulltext": "Knuth, D.E. (2011). The Art of Computer Programming, vol. 3: Sorting and Searching. Addison-Wesley.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "Sorting and Searching, Addison-Wesley:", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, vol. 3"}}, {"ref-fulltext": "Parhami, B. (2009). Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(2), 167\u2013171.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems II: Express Briefs"}}, {"ref-fulltext": "Chen, K. (1989). Bit-serial realizations of a class of nonlinear filters based on positive boolean functions. IEEE Transactions on Circuits and Systems, 36(6), 785\u2013794.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Bit-serial realizations of a class of nonlinear filters based on positive boolean functions"}, "refd-itemidlist": {"itemid": {"$": "84939764389", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "6"}, "pagerange": {"@first": "785", "@last": "794"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen K."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems"}}, {"ref-fulltext": "Wendt, P. D., Coyle, E. J., & Gallagher, N. C. (1986). Stack filters. IEEE Transactions on Acoustics, Speech, and Signal Processing, 34(4), 898\u2013908.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Stack filters"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "IEEE Transactions on Acoustics, Speech, and Signal Processing"}}, {"ref-fulltext": "Storace, M., & Poggi, T. (2011). Digital architectures realizing piecewise-linear multivariate functions: two FPGA implementations. Int. Journal of Circuit Theory and Applications, 39(1), 1\u201315.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewise-linear multivariate functions: two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "Int. Journal of Circuit Theory and Applications"}}, {"ref-fulltext": "Asada, K., Kumatsu, S., & Ikeda, M. (1999). Associative memory with minimum Hamming distance detector and its application to bus data encoding. In Proc. IEEE Asia-Pacific Application-Specific Integrated Circuits Conf. Korea, 16\u201318.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum Hamming distance detector and its application to bus data encoding. In Proc"}, "refd-itemidlist": {"itemid": {"$": "34249044219", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumatsu", "ce:indexed-name": "Kumatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "IEEE Asia-Pacific Application-Specific Integrated Circuits Conf. Korea"}}, {"ref-fulltext": "Barral, C., Coron, J. S., & Naccache, D. (2004). Externalized fingerprint matching. In Proc. Int. Conf. on Biometric Authentication. Hong Kong, 309\u2013315.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching. In Proc"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "309", "@last": "315"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Int. Conf. on Biometric Authentication. Hong Kong"}}, {"ref-fulltext": "Zakrevskij, A., Pottosin, Y., & Cheremisiniva, L. (2008). Combinatorial Algorithms of Discrete Mathematics. TUT Press.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "84928376564", "@idtype": "SGR"}}, "ref-text": "Cheremisiniva, L: Combinatorial Algorithms of Discrete Mathematics. TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}]}}}, {"ref-fulltext": "Skliarova, I., & Ferrari, A. B. (2004). A Software/reconfigurable hardware SAT solver. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(4), 408\u2013419.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "Pedroni, V. (2004). Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations. In Proc. IEEE International Symp. on Circuits and Systems, vol. 2. Canada, 585\u2013588.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations. In Proc"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "IEEE International Symp. on Circuits and Systems, vol. 2. Canada"}}, {"ref-fulltext": "Hakmem (1972). Artificial Intelligence Memo, 239. Massachusetts Institute of Technology.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1972"}, "ref-title": {"ref-titletext": "Artificial Intelligence Memo, 239"}, "refd-itemidlist": {"itemid": {"$": "84928376170", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Hakmem", "ce:indexed-name": "Hakmem"}}, "ref-sourcetitle": "Massachusetts Institute of Technology"}}, {"ref-fulltext": "Zhang, X., Qin, J., Wang, W., Sun, Y., & Lu, J. (2013). Hmsearch: an efficient hamming distance query processing algorithm (In Proc. 25th Int). USA: Conf. on Scientific and Statistical Database Management. Maryland.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84928376457", "@idtype": "SGR"}}, "ref-text": "In Proc. 25th Int, Conf. on Scientific and Statistical Database Management. Maryland, USA:", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang X."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Qin", "ce:indexed-name": "Qin J."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang W."}, {"@seq": "4", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun Y."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lu", "ce:indexed-name": "Lu J."}]}, "ref-sourcetitle": "Hmsearch: an efficient hamming distance query processing algorithm"}}, {"ref-fulltext": "El-Qawasmeh, E. (2003). Beating the popcount. Int. Journal of Information Technology, 9(1), 1\u201318.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Beating the popcount"}, "refd-itemidlist": {"itemid": {"$": "84928377419", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "El-Qawasmeh", "ce:indexed-name": "El-Qawasmeh E."}]}, "ref-sourcetitle": "Int. Journal of Information Technology"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2013). Digital hamming weight and distance analyzers for binary vectors and matrices. Int. Journal of Innovative Computing, Information and Control, 9(12), 4825\u20134849.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices. Int"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2013). Design and implementation of counting networks. Computing. doi:10.1007/s00607-013-0360-y.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "Intel Corp. (2007). Intel\u00ae SSE4 Programming Reference. http://home.ustc.edu.cn/~shengjie/REFERENCE/sse4_instruction_set.pdf. Accessed 8 May 2014.", "@id": "16", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://home.ustc.edu.cn/~shengjie/REFERENCE/sse4_instruction_set.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928377408", "@idtype": "SGR"}}, "ref-text": "Intel Corp. (2007). Intel\u00ae SSE4 Programming Reference. Accessed 8 May 2014"}}, {"ref-fulltext": "ARM Ltd. (2013). NEON\u2122 Version: 1.0 Programmer\u2019s Guide. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html. Accessed 8 May 2014.", "@id": "17", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928377307", "@idtype": "SGR"}}, "ref-text": "ARM Ltd. (2013). NEON\u2122 Version: 1.0 Programmer\u2019s Guide. Accessed 8 May 2014"}}, {"ref-fulltext": "Dalke Scientific Software, LLC (2011). Faster population counts, http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html. Accessed 8 May 2014.", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376501", "@idtype": "SGR"}}, "ref-text": "Dalke Scientific Software, LLC (2011). Faster population counts,. Accessed 8 May 2014"}}, {"ref-fulltext": "Manku, G.S., Jain, A., & Sarma, A.D. (2007). Detecting near-duplicates for web crawling. In Proc. 16th Int. World Wide Web Conf. Banff, Canada, 141\u2013150.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Detecting near-duplicates for web crawling. In Proc. 16th"}, "refd-itemidlist": {"itemid": {"$": "35348911985", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "141", "@last": "150"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.S.", "@_fa": "true", "ce:surname": "Manku", "ce:indexed-name": "Manku G.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Jain", "ce:indexed-name": "Jain A."}, {"@seq": "3", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Sarma", "ce:indexed-name": "Sarma A.D."}]}, "ref-sourcetitle": "Int. World Wide Web Conf. Banff, Canada"}}, {"ref-fulltext": "Nasr, R., Vernica, R., Li, C., & Baldi, P. (2012). Speeding up chemical searches using the inverted index: the convergence of chemoinformatics and text search methods. Journal of Chemical Information and Modeling, 52(4), 891\u2013900.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Speeding up chemical searches using the inverted index: the convergence of chemoinformatics and text search methods"}, "refd-itemidlist": {"itemid": {"$": "84862022229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52", "@issue": "4"}, "pagerange": {"@first": "891", "@last": "900"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Nasr", "ce:indexed-name": "Nasr R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Vernica", "ce:indexed-name": "Vernica R."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li C."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Baldi", "ce:indexed-name": "Baldi P."}]}, "ref-sourcetitle": "Journal of Chemical Information and Modeling"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2013). Fast regular circuits for network-based parallel data processing. Advances in Electrical and Computer Engineering, 13(4), 47\u201350.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Mihhailov, D., & Sudnitson, A. (2011). Implementation in FPGA of Address-based Data Sorting. In Proc. 21st Int. Conf. on Field-Programmable Logic and Applications. Crete, Greece, 405\u2013410.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting. In Proc. 21st"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int. Conf. on Field-Programmable Logic and Applications. Crete, Greece"}}, {"ref-fulltext": "Xilinx Inc. (2013). 7 Series DSP48E1 Slice User Guide. http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf. Accessed 8 May 2014.", "@id": "23", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376306", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc. (2013). 7 Series DSP48E1 Slice User Guide. Accessed 8 May 2014"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2013). Parallel Processing in FPGA-based Digital Circuits and Systems. TUT Press.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84928377089", "@idtype": "SGR"}}, "ref-text": "Skliarova, I: Parallel Processing in FPGA-based Digital Circuits and Systems. TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}}}, {"ref-fulltext": "Piestrak, S. J. (2007). Efficient hamming weight comparators of binary vectors. Electronic Letters, 43(11), 611\u2013612.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "Pedroni, V. A. (2003). Compact fixed-threshold and two-vector hamming comparators. Electronic Letters, 39(24), 1705\u20131706.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "Mueller, R., Teubner, J., & Alonso, G. (2012). Sorting networks on FPGAs. The Int. Journal on Very Large Data Bases, 21(1), 1\u201323.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The Int. Journal on Very Large Data Bases"}}, {"ref-fulltext": "Milenkovic, O., & Kashyap, N. (2005). On the design of codes for DNA computing (pp. 100\u2013119). Norway: In Proc. Int. Conf. on Coding and Cryptography. Bergen.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "84928376224", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "100", "@last": "119"}}, "ref-text": "In Proc. Int. Conf. on Coding and Cryptography. Bergen, Norway:", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Milenkovic", "ce:indexed-name": "Milenkovic O."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Kashyap", "ce:indexed-name": "Kashyap N."}]}, "ref-sourcetitle": "On the design of codes for DNA computing"}}, {"ref-fulltext": "Digilent Inc. (2013). Nexys4\u2122 FPGA board reference manual. http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf. Accessed 8 May 2014.", "@id": "29", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Data/Products/NEXYS4/Nexys4_RM_VB1_Final_3.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376602", "@idtype": "SGR"}}, "ref-text": "Digilent Inc. (2013). Nexys4\u2122 FPGA board reference manual. Accessed 8 May 2014"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Barkalov, A., & Titarenko, L. (2014). Synthesis and Optimization of FPGA-based Systems, Springer.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84928376067", "@idtype": "SGR"}}, "ref-text": "Synthesis and Optimization of FPGA-based Systems: Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}]}, "ref-sourcetitle": "& Titarenko, L"}}, {"ref-fulltext": "Avnet Inc. (2014). ZedBoard (Zynq\u2122 Evaluation and Development) Hardware User\u2019s Guide. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf. Accessed 8 May 2014.", "@id": "31", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928375885", "@idtype": "SGR"}}, "ref-text": "Avnet Inc. (2014). ZedBoard (Zynq\u2122 Evaluation and Development) Hardware User\u2019s Guide. Accessed 8 May 2014"}}, {"ref-fulltext": "Digilent, Inc. (2014). ZyBo Reference Manual. http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf. Accessed 8 May 2014.", "@id": "32", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376760", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc. (2014). ZyBo Reference Manual. Accessed 8 May 2014"}}, {"ref-fulltext": "Digilent, Inc. (2011). PmodKYPD\u2122 Reference Manual. http://digilentinc.com/Products/Detail.cfm?NavPath = 2,401,940&Prod = PMODKYPD. Accessed 8 May 2014.", "@id": "33", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Products/Detail.cfm?NavPath = 2,401,940&Prod = PMODKYPD", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376728", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc. (2011). PmodKYPD\u2122 Reference Manual. Accessed 8 May 2014"}}, {"ref-fulltext": "Sadri, M., Weis, C., When, N., & Benini, L. (2013). Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ. In Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm.", "@id": "34", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Sadri, M., Weis, C., When, N., & Benini, L. (2013). Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ. In Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm"}}, {"ref-fulltext": "Skliarova, I., & Sklyarov, V. (2006). Design methods for FPGA-based implementation of combinatorial search algorithms (pp. 359\u2013368). Indonesia: In. Proc. Int. Workshop on SoC and MCSoC Design. Yogyakarta.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "refd-itemidlist": {"itemid": {"$": "84928377065", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-text": "In. Proc. Int. Workshop on SoC and MCSoC Design. Yogyakarta, Indonesia:", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Design methods for FPGA-based implementation of combinatorial search algorithms"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., & Cardoso, C. (2014). Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84928376808", "@idtype": "SGR"}}, "ref-text": "Cardoso, C: Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}}}, {"ref-fulltext": "Anderson, S. E. (2007). Counting bits set, in parallel. http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel. Accessed 8 May 2014.", "@id": "37", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://graphics.stanford.edu/~seander/bithacks.html#CountBitsSetParallel", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376513", "@idtype": "SGR"}}, "ref-text": "Anderson, S. E. (2007). Counting bits set, in parallel. Accessed 8 May 2014"}}, {"ref-fulltext": "Xilinx, Inc. (2014). Zynq-7000 All Programmable SoC Technical Reference Manual. http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 8 May 2014.", "@id": "38", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84928376333", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc. (2014). Zynq-7000 All Programmable SoC Technical Reference Manual. Accessed 8 May 2014"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84928376304", "dc:description": "\u00a9 2014, Springer Science+Business Media New York.The paper shows that fast counting non-zero components (Hamming weights) and comparing the results (Hamming distances) in large sets of data items is important for numerous practical applications and this problem has been broadly investigated by software and hardware designers. It is frequently referenced as population or vector set bits count (or simply popcount). This paper is dedicated to multi-core FPGA-based accelerators that compute Hamming weights/distances and compare the results with fixed thresholds and variable bounds. It is shown that widely available in contemporary FPGAs digital signal processing slices may be used efficiently and they provide the fastest and the less resource consuming solutions. A thorough analysis and comparison with the best known alternatives both in hardware and in software is presented and supported by numerous experiments in the recent Nexys-4, ZedBoard and ZyBo prototyping systems. Complete hardware description language (VHDL) specifications for core components are given ready to be synthesized, implemented, tested and evaluated. Experiments with the proposed designs clearly demonstrate significant speed-up comparing to known hardware/software alternatives.", "prism:coverDate": "2015-09-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84928376304", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84928376304"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84928376304&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84928376304&origin=inward"}], "source-id": "11400153333", "citedby-count": "6", "prism:volume": "80", "subtype": "ar", "dc:title": "Multi-core DSP-based vector set bits counters/comparators", "openaccess": "0", "prism:issn": "19398115 19398018", "prism:issueIdentifier": "3", "subtypeDescription": "Article", "prism:publicationName": "Journal of Signal Processing Systems", "prism:pageRange": "309-322", "prism:endingPage": "322", "openaccessFlag": "false", "prism:doi": "10.1007/s11265-014-0915-y", "prism:startingPage": "309", "dc:identifier": "SCOPUS_ID:84928376304", "dc:publisher": "Springer New York LLCjournals@springer-sbm.com"}, "idxterms": {"mainterm": [{"$": "Core components", "@weight": "b", "@candidate": "n"}, {"$": "Fixed threshold", "@weight": "b", "@candidate": "n"}, {"$": "Hamming weights", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Hardware/software", "@weight": "b", "@candidate": "n"}, {"$": "On chips", "@weight": "b", "@candidate": "n"}, {"$": "Prototyping systems", "@weight": "b", "@candidate": "n"}, {"$": "Software and hardwares", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Digital signal processing slice"}, {"@_fa": "true", "$": "Field-programmable gate array"}, {"@_fa": "true", "$": "Hamming weight comparator"}, {"@_fa": "true", "$": "Hamming weight/population/vector set bits counter"}, {"@_fa": "true", "$": "Hardware accelerator"}, {"@_fa": "true", "$": "On-chip architecture"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Signal Processing", "@code": "1711", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Modeling and Simulation", "@code": "2611", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}