Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 1.38 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.38 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: ex6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ex6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ex6"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ex6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : ex6.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ex6.v" in library work
Module <ex6> compiled
No errors in compilation
Analysis of file <"ex6.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ex6> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ex6>.
Module <ex6> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ex6>.
    Related source file is "ex6.v".
    Found 11-bit register for signal <data>.
    Found 4-bit comparator greatequal for signal <$cmp_ge0000> created at line 44.
    Found 4-bit up counter for signal <i>.
    Found 2-bit register for signal <stored_ps2_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ex6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 12
 1-bit register                                        : 11
 2-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment D:\Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ex6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ex6, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ex6.ngr
Top Level Output File Name         : ex6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 22
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 13
#      LUT4_D                      : 1
#      LUT4_L                      : 4
# FlipFlops/Latches                : 17
#      FD                          : 2
#      FDE                         : 11
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      17  out of   4656     0%  
 Number of Slice Flip Flops:            17  out of   9312     0%  
 Number of 4 input LUTs:                22  out of   9312     0%  
 Number of IOs:                         15
 Number of bonded IOBs:                 15  out of    232     6%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.759ns (Maximum Frequency: 210.106MHz)
   Minimum input arrival time before clock: 5.434ns
   Maximum output required time after clock: 4.364ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.759ns (frequency: 210.106MHz)
  Total number of paths / destination ports: 105 / 24
-------------------------------------------------------------------------
Delay:               4.759ns (Levels of Logic = 2)
  Source:            stored_ps2_clk_1 (FF)
  Destination:       data_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stored_ps2_clk_1 to data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.514   0.922  stored_ps2_clk_1 (stored_ps2_clk_1)
     LUT4_D:I1->O          7   0.612   0.936  _not001141 (N21)
     LUT4:I2->O            1   0.612   0.681  _not001511 (_not0015)
     FDE:CE                    0.483          data_4
    ----------------------------------------
    Total                      4.759ns (2.221ns logic, 2.539ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 31 / 27
-------------------------------------------------------------------------
Offset:              5.434ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       data_4 (FF)
  Destination Clock: clk rising

  Data Path: rst to data_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   1.005  rst_IBUF (rst_IBUF)
     LUT4_D:I0->O          7   0.612   0.936  _not001141 (N21)
     LUT4:I2->O            1   0.612   0.681  _not001511 (_not0015)
     FDE:CE                    0.483          data_4
    ----------------------------------------
    Total                      5.434ns (2.813ns logic, 2.621ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.364ns (Levels of Logic = 1)
  Source:            data_10 (FF)
  Destination:       data<10> (PAD)
  Source Clock:      clk rising

  Data Path: data_10 to data<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.681  data_10 (data_10)
     OBUF:I->O                 3.169          data_10_OBUF (data<10>)
    ----------------------------------------
    Total                      4.364ns (3.683ns logic, 0.681ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
CPU : 17.72 / 19.22 s | Elapsed : 18.00 / 19.00 s
 
--> 

Total memory usage is 124800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

