Analysis & Synthesis report for Gato
Sun Sep 29 20:36:46 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Main|MEF:mef_inst|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: vgaController:vgaCont
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "matrixControl:u_matrixControl"
 20. Port Connectivity Checks: "videoGen:vgagen"
 21. Port Connectivity Checks: "MEF:mef_inst"
 22. Port Connectivity Checks: "TopCounter:counter_inst"
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep 29 20:36:46 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Gato                                        ;
; Top-level Entity Name           ; Main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1271                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,320                                       ;
; Total DSP Blocks                ; 37                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Main               ; Gato               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; TopCounter.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv                                                      ;             ;
; HexTo7Segment.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv                                                   ;             ;
; DisplayController.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv                                               ;             ;
; Counter.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv                                                         ;             ;
; BinaryToBCD.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv                                                     ;             ;
; Debounce.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv                                                        ;             ;
; vgaController.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv                                                   ;             ;
; pll.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv                                                             ;             ;
; videoGen.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv                                                        ;             ;
; MEF.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv                                                             ;             ;
; Pantalla_Inicial.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv                                                ;             ;
; matrixRegister.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv                                                  ;             ;
; matrixControl.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv                                                   ;             ;
; Pantalla_Jugadores.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv                                              ;             ;
; Main.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv                                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                              ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                            ;             ;
; db/altsyncram_sb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/altsyncram_sb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                            ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                 ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_89i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                             ; altera_sld  ;
; db/ip/sld3fab8073/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1050      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1535      ;
;     -- 7 input functions                    ; 8         ;
;     -- 6 input functions                    ; 253       ;
;     -- 5 input functions                    ; 225       ;
;     -- 4 input functions                    ; 208       ;
;     -- <=3 input functions                  ; 841       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1271      ;
;                                             ;           ;
; I/O pins                                    ; 68        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 8320      ;
;                                             ;           ;
; Total DSP Blocks                            ; 37        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 792       ;
; Total fan-out                               ; 11401     ;
; Average fan-out                             ; 3.73      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Main                                                                                                                                   ; 1535 (21)           ; 1271 (0)                  ; 8320              ; 37         ; 68   ; 0            ; |Main                                                                                                                                                                                                                                                                                                                                            ; Main                              ; work         ;
;    |Debounce:debounce_inst1|                                                                                                            ; 29 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst1                                                                                                                                                                                                                                                                                                                    ; Debounce                          ; work         ;
;       |clock_enable:u1|                                                                                                                 ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst1|clock_enable:u1                                                                                                                                                                                                                                                                                                    ; clock_enable                      ; work         ;
;       |my_dff_en:d0|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst1|my_dff_en:d0                                                                                                                                                                                                                                                                                                       ; my_dff_en                         ; work         ;
;       |my_dff_en:d1|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst1|my_dff_en:d1                                                                                                                                                                                                                                                                                                       ; my_dff_en                         ; work         ;
;       |my_dff_en:d2|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst1|my_dff_en:d2                                                                                                                                                                                                                                                                                                       ; my_dff_en                         ; work         ;
;    |Debounce:debounce_inst|                                                                                                             ; 9 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst                                                                                                                                                                                                                                                                                                                     ; Debounce                          ; work         ;
;       |clock_enable:u1|                                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst|clock_enable:u1                                                                                                                                                                                                                                                                                                     ; clock_enable                      ; work         ;
;       |my_dff_en:d0|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst|my_dff_en:d0                                                                                                                                                                                                                                                                                                        ; my_dff_en                         ; work         ;
;       |my_dff_en:d1|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst|my_dff_en:d1                                                                                                                                                                                                                                                                                                        ; my_dff_en                         ; work         ;
;       |my_dff_en:d2|                                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Debounce:debounce_inst|my_dff_en:d2                                                                                                                                                                                                                                                                                                        ; my_dff_en                         ; work         ;
;    |DisplayController:display_inst|                                                                                                     ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|DisplayController:display_inst                                                                                                                                                                                                                                                                                                             ; DisplayController                 ; work         ;
;       |BinaryToBCD:bcd_conv|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|DisplayController:display_inst|BinaryToBCD:bcd_conv                                                                                                                                                                                                                                                                                        ; BinaryToBCD                       ; work         ;
;       |HexTo7Segment:display2|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|DisplayController:display_inst|HexTo7Segment:display2                                                                                                                                                                                                                                                                                      ; HexTo7Segment                     ; work         ;
;    |MEF:mef_inst|                                                                                                                       ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|MEF:mef_inst                                                                                                                                                                                                                                                                                                                               ; MEF                               ; work         ;
;    |Pantalla_Inicial:pantallaInicial|                                                                                                   ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Pantalla_Inicial:pantallaInicial                                                                                                                                                                                                                                                                                                           ; Pantalla_Inicial                  ; work         ;
;    |Pantalla_Jugadores:pantalla_jugadores_inst|                                                                                         ; 126 (126)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Pantalla_Jugadores:pantalla_jugadores_inst                                                                                                                                                                                                                                                                                                 ; Pantalla_Jugadores                ; work         ;
;    |TopCounter:counter_inst|                                                                                                            ; 42 (9)              ; 33 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|TopCounter:counter_inst                                                                                                                                                                                                                                                                                                                    ; TopCounter                        ; work         ;
;       |Counter:counter_chain[0].u|                                                                                                      ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|TopCounter:counter_inst|Counter:counter_chain[0].u                                                                                                                                                                                                                                                                                         ; Counter                           ; work         ;
;    |matrixControl:u_matrixControl|                                                                                                      ; 98 (98)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|matrixControl:u_matrixControl                                                                                                                                                                                                                                                                                                              ; matrixControl                     ; work         ;
;    |matrixRegister:u_matrixRegister|                                                                                                    ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|matrixRegister:u_matrixRegister                                                                                                                                                                                                                                                                                                            ; matrixRegister                    ; work         ;
;    |pll:vgapll|                                                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|pll:vgapll                                                                                                                                                                                                                                                                                                                                 ; pll                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 288 (2)             ; 1054 (130)                ; 8320              ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 286 (0)             ; 924 (0)                   ; 8320              ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 286 (67)            ; 924 (334)                 ; 8320              ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8320              ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_sb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8320              ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sb84:auto_generated                                                                                                                                                 ; altsyncram_sb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 80 (1)              ; 341 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 65 (0)              ; 325 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 195 (195)                 ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 65 (0)              ; 130 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (14)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 38 (11)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                             ; cntr_89i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vgaController:vgaCont|                                                                                                              ; 29 (29)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|vgaController:vgaCont                                                                                                                                                                                                                                                                                                                      ; vgaController                     ; work         ;
;    |videoGen:vgagen|                                                                                                                    ; 742 (742)           ; 0 (0)                     ; 0                 ; 37         ; 0    ; 0            ; |Main|videoGen:vgagen                                                                                                                                                                                                                                                                                                                            ; videoGen                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 65           ; 128          ; 65           ; 8320 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 19          ;
; Sum of two 18x18                ; 18          ;
; Total number of DSP blocks      ; 37          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 55          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|MEF:mef_inst|current_state                                                                                   ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; current_state.S7 ; current_state.S6 ; current_state.S5 ; current_state.S2 ; current_state.S1 ; current_state.S0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; current_state.S0 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; current_state.S1 ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; current_state.S2 ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; current_state.S5 ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; current_state.S6 ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S7 ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal                                                        ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+
; MEF:mef_inst|estado[3]                                         ; Stuck at GND due to stuck port data_in                                    ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|t0         ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|t0          ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|t0         ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[25] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[25]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[25] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[23] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[23]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[23] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[22] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[22]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[22] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[21] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[21]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[21] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[20] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[20]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[20] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[19] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[19]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[19] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[17] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[17]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[17] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[15] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[15]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[15] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[14] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[14]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[14] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[13] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[13]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[13] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[12] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[12]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[12] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[6]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[6]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[6]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[5]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[5]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[5]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[4]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[4]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[4]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[3]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[3]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[3]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[2]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[2]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[2]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[1]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[1]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[1]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[0]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[0]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[0]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[26] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[26]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[26] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[24] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[24]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[24] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[18] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[18]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[18] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[16] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[16]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[16] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[11] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[11]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[11] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[10] ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[10]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[10] ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[9]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[9]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[9]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[8]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[8]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[8]  ;
; TopCounter:counter_inst|Counter:counter_chain[10].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[11].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[12].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[13].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[14].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[15].u|cycles[7]  ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[1].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[2].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[3].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[4].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[5].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[6].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[7].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[8].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; TopCounter:counter_inst|Counter:counter_chain[9].u|cycles[7]   ; Merged with TopCounter:counter_inst|Counter:counter_chain[0].u|cycles[7]  ;
; Debounce:debounce_inst|clock_enable:u1|counter[16]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[16]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[15]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[15]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[14]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[14]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[13]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[13]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[11]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[11]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[6]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[6]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[2]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[2]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[1]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[1]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[0]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[0]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[26]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[26]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[25]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[25]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[24]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[24]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[23]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[23]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[22]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[22]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[21]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[21]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[20]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[20]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[19]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[19]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[18]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[18]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[17]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[17]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[12]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[12]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[10]             ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[10]           ;
; Debounce:debounce_inst|clock_enable:u1|counter[9]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[9]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[8]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[8]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[7]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[7]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[5]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[5]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[4]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[4]            ;
; Debounce:debounce_inst|clock_enable:u1|counter[3]              ; Merged with Debounce:debounce_inst1|clock_enable:u1|counter[3]            ;
; MEF:mef_inst|current_state~4                                   ; Lost fanout                                                               ;
; MEF:mef_inst|current_state~5                                   ; Lost fanout                                                               ;
; MEF:mef_inst|current_state~6                                   ; Lost fanout                                                               ;
; MEF:mef_inst|current_state~7                                   ; Lost fanout                                                               ;
; Total Number of Removed Registers = 452                        ;                                                                           ;
+----------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1271  ;
; Number of registers using Synchronous Clear  ; 174   ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 457   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 507   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; matrixControl:u_matrixControl|index1[3]                                                                                                                                                                                                                                                                                         ; 14      ;
; matrixControl:u_matrixControl|index2[3]                                                                                                                                                                                                                                                                                         ; 11      ;
; TopCounter:counter_inst|reset_all                                                                                                                                                                                                                                                                                               ; 28      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|matrixControl:u_matrixControl|random_index[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|TopCounter:counter_inst|counter15[3]          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Main|matrixControl:u_matrixControl|temp_matrix[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 65                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 65                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 216                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrixControl:u_matrixControl"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Id   ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "Id[1..1]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGen:vgagen"                                                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Id    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Id[1..1]" will be connected to GND.   ;
; clk   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rst_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEF:mef_inst"                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; next_state ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "next_state[3..1]" have no fanouts                ;
; J2         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopCounter:counter_inst"                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; next_state ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "next_state[3..1]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 65                  ; 65               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 127                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 27                          ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 30                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 37                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 1160                        ;
;     arith             ; 461                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 292                         ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 566                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 170                         ;
;         5 data inputs ; 112                         ;
;         6 data inputs ; 170                         ;
;     shared            ; 126                         ;
;         3 data inputs ; 126                         ;
; arriav_mac            ; 37                          ;
; boundary_port         ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 7.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                             ;
+--------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                   ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                      ; Details                                                                                  ;
+--------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------+
; A                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; A                                                      ; N/A                                                                                      ;
; A                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; A                                                      ; N/A                                                                                      ;
; A~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; A                                                      ; N/A                                                                                      ;
; A~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; A                                                      ; N/A                                                                                      ;
; B                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; B                                                      ; N/A                                                                                      ;
; B                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; B                                                      ; N/A                                                                                      ;
; B~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; B                                                      ; N/A                                                                                      ;
; B~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; B                                                      ; N/A                                                                                      ;
; I                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; I                                                      ; N/A                                                                                      ;
; I                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; I                                                      ; N/A                                                                                      ;
; I~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; I                                                      ; N/A                                                                                      ;
; I~input                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; I                                                      ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S0                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S0                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S0                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S0                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S1                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S1                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S1                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S1                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S2                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S2                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S2                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S2                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S5                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S5                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S5                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S5                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S6                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S6                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S6                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S6                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S7                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S7                          ; N/A                                                                                      ;
; MEF:mef_inst|current_state.S7                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|current_state.S7                          ; N/A                                                                                      ;
; MEF:mef_inst|estado[0]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[0]                                 ; N/A                                                                                      ;
; MEF:mef_inst|estado[0]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[0]                                 ; N/A                                                                                      ;
; MEF:mef_inst|estado[1]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[1]                                 ; N/A                                                                                      ;
; MEF:mef_inst|estado[1]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[1]                                 ; N/A                                                                                      ;
; MEF:mef_inst|estado[2]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[2]                                 ; N/A                                                                                      ;
; MEF:mef_inst|estado[2]                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; MEF:mef_inst|estado[2]                                 ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                    ; N/A                                                                                      ;
; clk                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                    ; N/A                                                                                      ;
; matrixControl:u_matrixControl|index~0                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|index~0                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|index~1                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|index~1                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|index~2                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|index~2                  ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                    ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; matrixControl:u_matrixControl|load                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|load                     ; N/A                                                                                      ;
; matrixControl:u_matrixControl|load                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|load                     ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~1         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~1         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~1         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~2         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~2         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~2         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~3         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~3         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~3         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[0]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[0]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~5         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~5         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~5         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~6         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~6         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~6         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~7         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~7         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~7         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[1]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[1]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~10        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~10        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~10        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~10        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~11        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~11        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~11        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~11        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~9         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~9         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~9         ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~9         ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[2]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[2]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~13        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~13        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~13        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~13        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~14        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~14        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~14        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~14        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~15        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~15        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~15        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~15        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[3]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[3]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~17        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~17        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~17        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~17        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~18        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~18        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~18        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~18        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~19        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~19        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~19        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~19        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[4]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[4]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~21        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~21        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~21        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~21        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~22        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~22        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~22        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~22        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~23        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~23        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~23        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~23        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[5]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[5]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~25        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~25        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~25        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~25        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~26        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~26        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~26        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~26        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~27        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~27        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~27        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~27        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[6]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[6]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~29        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~29        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~29        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~29        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~30        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~30        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~30        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~30        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~31        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~31        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~31        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~31        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[7]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[7]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~33        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~33        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~33        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~33        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~34        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~34        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~34        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~34        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~35        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~35        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~35        ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~35        ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~_emulated ; N/A                                                                                      ;
; matrixControl:u_matrixControl|temp_matrix[8]~_emulated ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixControl:u_matrixControl|temp_matrix[8]~_emulated ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[0]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[0]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[0]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[0]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[1]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[1]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[1]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[1]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[2]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[2]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[2]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[2]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[3]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[3]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[3]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[3]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[4]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[4]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[4]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[4]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[5]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[5]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[5]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[5]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[6]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[6]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[6]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[6]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[7]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[7]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[7]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[7]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[8]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[8]              ; N/A                                                                                      ;
; matrixRegister:u_matrixRegister|matrix[8]              ; post-fitting ; connected ; Top                            ; post-synthesis    ; matrixRegister:u_matrixRegister|matrix[8]              ; N/A                                                                                      ;
; rst                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; rst                                                    ; N/A                                                                                      ;
; rst                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; rst                                                    ; N/A                                                                                      ;
+--------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Sep 29 20:36:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file topcounter.sv
    Info (12023): Found entity 1: TopCounter File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexto7segment.sv
    Info (12023): Found entity 1: HexTo7Segment File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/HexTo7Segment.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.sv
    Info (12023): Found entity 1: DisplayController File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: Counter File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binarytobcd.sv
    Info (12023): Found entity 1: BinaryToBCD File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file debounce.sv
    Info (12023): Found entity 1: Debounce File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 1
    Info (12023): Found entity 2: clock_enable File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 22
    Info (12023): Found entity 3: my_dff_en File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spimaster.sv
    Info (12023): Found entity 1: spiMaster File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mef.sv
    Info (12023): Found entity 1: MEF File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pantalla_inicial.sv
    Info (12023): Found entity 1: Pantalla_Inicial File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixregister.sv
    Info (12023): Found entity 1: matrixRegister File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixcontrol.sv
    Info (12023): Found entity 1: matrixControl File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mef_testbench.sv
    Info (12023): Found entity 1: MEF_testbench File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF_testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pantalla_jugadores.sv
    Info (12023): Found entity 1: Pantalla_Jugadores File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: Main File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Main.sv(25): created implicit net for "next_state" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Main.sv(34): created implicit net for "Wdebounced" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 34
Warning (10236): Verilog HDL Implicit Net warning at Main.sv(39): created implicit net for "Zdebounced" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at Main.sv(91): created implicit net for "Id" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 91
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "TopCounter" for hierarchy "TopCounter:counter_inst" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 29
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(38): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 38
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(48): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 48
Warning (10230): Verilog HDL assignment warning at TopCounter.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 53
Info (12128): Elaborating entity "Counter" for hierarchy "TopCounter:counter_inst|Counter:counter_chain[0].u" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/TopCounter.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Counter.sv Line: 18
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:debounce_inst" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 35
Info (12128): Elaborating entity "clock_enable" for hierarchy "Debounce:debounce_inst|clock_enable:u1" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 9
Warning (10230): Verilog HDL assignment warning at Debounce.sv(33): truncated value with size 32 to match size of target (27) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 33
Info (12128): Elaborating entity "my_dff_en" for hierarchy "Debounce:debounce_inst|my_dff_en:d0" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv Line: 12
Info (12128): Elaborating entity "MEF" for hierarchy "MEF:mef_inst" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 54
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 57
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 68
Info (12128): Elaborating entity "Pantalla_Inicial" for hierarchy "Pantalla_Inicial:pantallaInicial" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 77
Info (12128): Elaborating entity "DisplayController" for hierarchy "DisplayController:display_inst" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 84
Info (12128): Elaborating entity "BinaryToBCD" for hierarchy "DisplayController:display_inst|BinaryToBCD:bcd_conv" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 14
Warning (10230): Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/BinaryToBCD.sv Line: 14
Info (12128): Elaborating entity "HexTo7Segment" for hierarchy "DisplayController:display_inst|HexTo7Segment:display1" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/DisplayController.sv Line: 20
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:vgagen" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(20): object "drawX" assigned a value but never read File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv Line: 20
Info (12128): Elaborating entity "matrixControl" for hierarchy "matrixControl:u_matrixControl" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 111
Warning (10230): Verilog HDL assignment warning at matrixControl.sv(43): truncated value with size 32 to match size of target (4) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 43
Info (12128): Elaborating entity "matrixRegister" for hierarchy "matrixRegister:u_matrixRegister" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 120
Info (12128): Elaborating entity "Pantalla_Jugadores" for hierarchy "Pantalla_Jugadores:pantalla_jugadores_inst" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 127
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(29): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 29
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(31): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 31
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(32): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Pantalla_Jugadores.sv(33): truncated value with size 32 to match size of target (11) File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Jugadores.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sb84.tdf
    Info (12023): Found entity 1: altsyncram_sb84 File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/altsyncram_sb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_89i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.29.20:36:38 Progress: Loading sld3fab8073/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/db/ip/sld3fab8073/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[0]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[0]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[0]~1" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[1]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[1]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[1]~5" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[2]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[2]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[2]~9" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[3]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[3]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[3]~13" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[4]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[4]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[4]~17" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[5]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[5]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[5]~21" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[6]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[6]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[6]~25" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[7]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[7]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[7]~29" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
    Warning (13310): Register "matrixControl:u_matrixControl|temp_matrix[8]" is converted into an equivalent circuit using register "matrixControl:u_matrixControl|temp_matrix[8]~_emulated" and latch "matrixControl:u_matrixControl|temp_matrix[8]~33" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "estado[3]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 3
    Warning (13410): Pin "g[0]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[1]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[2]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[6]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "g[7]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 5
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 11
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 11
    Warning (13410): Pin "seg2[6]" is stuck at VCC File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 157 of its 163 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "J2" File: C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Main.sv Line: 2
Info (21057): Implemented 2672 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 2497 logic cells
    Info (21064): Implemented 65 RAM segments
    Info (21062): Implemented 37 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Sun Sep 29 20:36:46 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabri/OneDrive/Desktop/LAB DE TALLER/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/output_files/Gato.map.smsg.


