// Seed: 241207456
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1 == 1), .id_1(1), .id_2(id_3 == 1), .id_3(id_5)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_4)
    if (id_1) begin : LABEL_0
      if (1 || 1)
        if (1 ** 1'b0) assign id_6 = 1;
        else id_6 <= id_8;
    end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_5
  );
  assign id_5 = 1;
endmodule
