Rohan Jain

ECE 382N19 - Microarchitecture (graduate) with Dr. Yale Patt

Spring 2024

The University of Texas at Austin

Developed with help from [Espresso tool](https://ptolemy.berkeley.edu/projects/embedded/pubs/downloads/espresso/index.htm) developed by UC Berkeley. 
Generated Verilog modules use gates from UT Austin ECE Microarchitecture lib.

## comb-logic-gen
Generate a Verilog module from a truth table using modules from lib. 
The inputted truth table will have the following format and should be named 


## fsm-logic-gen
Generate a Moore FSM Verilog module based on inputted truth table.

