// Seed: 3434834136
module module_0 (
    input  supply1 id_0,
    input  supply1 id_1,
    output uwire   id_2,
    output supply1 id_3
);
endmodule
module module_1 #(
    parameter id_5 = 32'd46
) (
    input wor id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input uwire _id_5,
    input tri1 id_6,
    output tri0 id_7,
    output supply1 id_8
    , id_12,
    output supply0 id_9,
    output wire id_10
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9
  );
  logic [-1 : id_5] id_13;
  generate
    if (1) begin : LABEL_0
      assign id_13 = id_13[id_5];
    end else wire id_14;
    ;
  endgenerate
endmodule
