{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 16:35:01 2010 " "Info: Processing started: Wed Jul 21 16:35:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_multi -c Rabbit_2_FPGA_2_DDS_multi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[39\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[39\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[71\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[71\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[70\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[70\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[38\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[38\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[37\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[37\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[69\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[69\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[36\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[36\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[68\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[68\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[67\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[67\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[35\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[35\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[34\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[34\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[66\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[66\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[33\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[33\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[65\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[65\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[32\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[32\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[64\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[64\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[31\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[31\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[63\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[63\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[62\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[62\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[30\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[30\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[29\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[29\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[61\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[61\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[60\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[60\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[28\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[28\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[59\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[59\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[27\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[27\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[26\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[26\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[58\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[58\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[25\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[25\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[57\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[57\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[56\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[56\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[24\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[24\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[23\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[23\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[55\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[55\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[54\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[54\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[22\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[22\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[53\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[53\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[21\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[21\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[52\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[52\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[20\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[20\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[19\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[19\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[51\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[51\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[50\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[50\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[18\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[18\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[17\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[17\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[49\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[49\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[16\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[16\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[48\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[48\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[15\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[15\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[47\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[47\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[46\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[46\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[14\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[14\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[13\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[13\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[45\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[45\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[12\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[12\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[44\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[44\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[43\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[43\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[11\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[11\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[42\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[42\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[10\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[10\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[9\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[9\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[41\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[41\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[40\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[40\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[8\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[8\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[111\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[111\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[103\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[103\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[106\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[106\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[171\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[171\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[7\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[7\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[6\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[6\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[119\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[119\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[127\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[127\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[123\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[123\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[94\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[94\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[78\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[78\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[126\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[126\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[122\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[122\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[90\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[90\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[104\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[104\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[93\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[93\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[117\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[117\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[173\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[173\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[169\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[169\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[175\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[175\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[166\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[166\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[158\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[158\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[142\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[142\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[181\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[181\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[183\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[183\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[179\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[179\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[178\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[178\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[3\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[3\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[79\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[79\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[91\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[91\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[95\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[95\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[115\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[115\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[99\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[99\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[107\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[107\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[110\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[110\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[74\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[74\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[114\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[114\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[98\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[98\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[86\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[86\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[118\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[118\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[124\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[124\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[116\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[116\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[84\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[84\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[72\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[72\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[76\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[76\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[108\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[108\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[85\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[85\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[125\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[125\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[105\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[105\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[109\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[109\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[165\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[165\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[161\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[161\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[167\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[167\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[163\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[163\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[164\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[164\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[168\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[168\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[172\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[172\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[174\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[174\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[162\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[162\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[155\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[155\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[153\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[153\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[147\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[147\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[159\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[159\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[138\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[138\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[136\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[136\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[135\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[135\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[131\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[131\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[143\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[143\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[180\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[180\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[182\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[182\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[176\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[176\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[177\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[177\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[1\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[1\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[5\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[5\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[4\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[4\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[75\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[75\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[83\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[83\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[87\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[87\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[82\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[82\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[102\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[102\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[112\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[112\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[120\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[120\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[92\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[92\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[96\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[96\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[100\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[100\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[89\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[89\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[81\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[81\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[113\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[113\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[121\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[121\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[77\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[77\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[73\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[73\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[160\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[160\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[170\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[170\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[152\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[152\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[154\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[154\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[145\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[145\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[150\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[150\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_1\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_1\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_9\[149\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_9\[149\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[151\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[151\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[157\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[157\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[156\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[156\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[134\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[134\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[130\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[130\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[140\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[140\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[133\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[133\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[141\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[141\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_10\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_10\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_6\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_6\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_2\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_2\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_7\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_7\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_5\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_5\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_4\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_4\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[139\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[139\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[0\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[0\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[2\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[2\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[80\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[80\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[88\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[88\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[97\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[97\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[101\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[101\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[146\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[146\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[144\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[144\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[148\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[148\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[128\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[128\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[132\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[132\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[129\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[129\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_3\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_3\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_11\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_11\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_8\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_8\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sorter:sorting\|full_184_bit_2_0\[137\] " "Warning: Node \"sorter:sorting\|full_184_bit_2_0\[137\]\" is a latch" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~208 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~208\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~208" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~209 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~209\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~209" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~210 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~210\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~211 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~211\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~212 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~212\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[4\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[4\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[2\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[2\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~214 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~214\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~213 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~213\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~216 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~216\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~215 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~215\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~218 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~218\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~217 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~217\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~205 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~205\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~205" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[3\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[3\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[0\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[0\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "reader_multi:reading_multi\|sweep_count_1\[1\] " "Info: Detected ripple clock \"reader_multi:reading_multi\|sweep_count_1\[1\]\" as buffer" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "reader_multi:reading_multi\|sweep_count_1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~206 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~206\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~206" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sorter:sorting\|Decoder0~207 " "Info: Detected gated clock \"sorter:sorting\|Decoder0~207\" as buffer" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sorter:sorting\|Decoder0~207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register out_2_DDS:outing_DDS\|P\[8\] register out_2_DDS:outing_DDS\|SDIO_0 32.14 MHz 31.114 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 32.14 MHz between source register \"out_2_DDS:outing_DDS\|P\[8\]\" and destination register \"out_2_DDS:outing_DDS\|SDIO_0\" (period= 31.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.348 ns + Longest register register " "Info: + Longest register to register delay is 15.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_DDS\|P\[8\] 1 REG LCFF_X45_Y21_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N27; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_DDS|P[8] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.398 ns) 0.904 ns out_2_DDS:outing_DDS\|LessThan0~496 2 COMB LCCOMB_X45_Y21_N10 1 " "Info: 2: + IC(0.506 ns) + CELL(0.398 ns) = 0.904 ns; Loc. = LCCOMB_X45_Y21_N10; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~496'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { out_2_DDS:outing_DDS|P[8] out_2_DDS:outing_DDS|LessThan0~496 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 1.582 ns out_2_DDS:outing_DDS\|LessThan0~500 3 COMB LCCOMB_X45_Y21_N28 2 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 1.582 ns; Loc. = LCCOMB_X45_Y21_N28; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|LessThan0~500'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { out_2_DDS:outing_DDS|LessThan0~496 out_2_DDS:outing_DDS|LessThan0~500 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 2.473 ns out_2_DDS:outing_DDS\|Equal1~104 4 COMB LCCOMB_X46_Y19_N18 3 " "Info: 4: + IC(0.741 ns) + CELL(0.150 ns) = 2.473 ns; Loc. = LCCOMB_X46_Y19_N18; Fanout = 3; COMB Node = 'out_2_DDS:outing_DDS\|Equal1~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.883 ns out_2_DDS:outing_DDS\|Equal1~105 5 COMB LCCOMB_X46_Y19_N22 6 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.883 ns; Loc. = LCCOMB_X46_Y19_N22; Fanout = 6; COMB Node = 'out_2_DDS:outing_DDS\|Equal1~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal1~105 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.150 ns) 3.812 ns out_2_DDS:outing_DDS\|Equal11~89 6 COMB LCCOMB_X46_Y22_N28 185 " "Info: 6: + IC(0.779 ns) + CELL(0.150 ns) = 3.812 ns; Loc. = LCCOMB_X46_Y22_N28; Fanout = 185; COMB Node = 'out_2_DDS:outing_DDS\|Equal11~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { out_2_DDS:outing_DDS|Equal1~105 out_2_DDS:outing_DDS|Equal11~89 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.275 ns) 5.699 ns out_2_DDS:outing_DDS\|Selector183~176 7 COMB LCCOMB_X45_Y30_N26 1 " "Info: 7: + IC(1.612 ns) + CELL(0.275 ns) = 5.699 ns; Loc. = LCCOMB_X45_Y30_N26; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~176'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { out_2_DDS:outing_DDS|Equal11~89 out_2_DDS:outing_DDS|Selector183~176 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.242 ns) 7.682 ns out_2_DDS:outing_DDS\|Selector183~177 8 COMB LCCOMB_X50_Y18_N18 1 " "Info: 8: + IC(1.741 ns) + CELL(0.242 ns) = 7.682 ns; Loc. = LCCOMB_X50_Y18_N18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~177'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { out_2_DDS:outing_DDS|Selector183~176 out_2_DDS:outing_DDS|Selector183~177 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.149 ns) 9.054 ns out_2_DDS:outing_DDS\|Selector183~178 9 COMB LCCOMB_X58_Y16_N4 2 " "Info: 9: + IC(1.223 ns) + CELL(0.149 ns) = 9.054 ns; Loc. = LCCOMB_X58_Y16_N4; Fanout = 2; COMB Node = 'out_2_DDS:outing_DDS\|Selector183~178'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.150 ns) 11.111 ns out_2_DDS:outing_DDS\|Mux0~942 10 COMB LCCOMB_X32_Y5_N0 1 " "Info: 10: + IC(1.907 ns) + CELL(0.150 ns) = 11.111 ns; Loc. = LCCOMB_X32_Y5_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~942'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 11.502 ns out_2_DDS:outing_DDS\|Mux0~943 11 COMB LCCOMB_X32_Y5_N24 1 " "Info: 11: + IC(0.241 ns) + CELL(0.150 ns) = 11.502 ns; Loc. = LCCOMB_X32_Y5_N24; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~943'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 12.040 ns out_2_DDS:outing_DDS\|Mux0~946 12 COMB LCCOMB_X32_Y5_N28 1 " "Info: 12: + IC(0.263 ns) + CELL(0.275 ns) = 12.040 ns; Loc. = LCCOMB_X32_Y5_N28; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~946'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.150 ns) 14.079 ns out_2_DDS:outing_DDS\|Mux0~947 13 COMB LCCOMB_X46_Y18_N28 1 " "Info: 13: + IC(1.889 ns) + CELL(0.150 ns) = 14.079 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|Mux0~947'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 14.473 ns out_2_DDS:outing_DDS\|SDIO_0~498 14 COMB LCCOMB_X46_Y18_N0 1 " "Info: 14: + IC(0.244 ns) + CELL(0.150 ns) = 14.473 ns; Loc. = LCCOMB_X46_Y18_N0; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~498'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 14.865 ns out_2_DDS:outing_DDS\|SDIO_0~501 15 COMB LCCOMB_X46_Y18_N10 1 " "Info: 15: + IC(0.243 ns) + CELL(0.149 ns) = 14.865 ns; Loc. = LCCOMB_X46_Y18_N10; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~501'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 15.264 ns out_2_DDS:outing_DDS\|SDIO_0~502 16 COMB LCCOMB_X46_Y18_N18 1 " "Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 15.264 ns; Loc. = LCCOMB_X46_Y18_N18; Fanout = 1; COMB Node = 'out_2_DDS:outing_DDS\|SDIO_0~502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.348 ns out_2_DDS:outing_DDS\|SDIO_0 17 REG LCFF_X46_Y18_N19 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 15.348 ns; Loc. = LCFF_X46_Y18_N19; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.182 ns ( 20.73 % ) " "Info: Total cell delay = 3.182 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.166 ns ( 79.27 % ) " "Info: Total interconnect delay = 12.166 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.348 ns" { out_2_DDS:outing_DDS|P[8] out_2_DDS:outing_DDS|LessThan0~496 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal1~105 out_2_DDS:outing_DDS|Equal11~89 out_2_DDS:outing_DDS|Selector183~176 out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "15.348 ns" { out_2_DDS:outing_DDS|P[8] out_2_DDS:outing_DDS|LessThan0~496 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal1~105 out_2_DDS:outing_DDS|Equal11~89 out_2_DDS:outing_DDS|Selector183~176 out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.506ns 0.268ns 0.741ns 0.260ns 0.779ns 1.612ns 1.741ns 1.223ns 1.907ns 0.241ns 0.263ns 1.889ns 0.244ns 0.243ns 0.249ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.149ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.650 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.650 ns out_2_DDS:outing_DDS\|SDIO_0 3 REG LCFF_X46_Y18_N19 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X46_Y18_N19; Fanout = 3; REG Node = 'out_2_DDS:outing_DDS\|SDIO_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.21 % ) " "Info: Total cell delay = 1.516 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.645 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.645 ns out_2_DDS:outing_DDS\|P\[8\] 3 REG LCFF_X45_Y21_N27 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X45_Y21_N27; Fanout = 5; REG Node = 'out_2_DDS:outing_DDS\|P\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.32 % ) " "Info: Total cell delay = 1.516 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.348 ns" { out_2_DDS:outing_DDS|P[8] out_2_DDS:outing_DDS|LessThan0~496 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal1~105 out_2_DDS:outing_DDS|Equal11~89 out_2_DDS:outing_DDS|Selector183~176 out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "15.348 ns" { out_2_DDS:outing_DDS|P[8] out_2_DDS:outing_DDS|LessThan0~496 out_2_DDS:outing_DDS|LessThan0~500 out_2_DDS:outing_DDS|Equal1~104 out_2_DDS:outing_DDS|Equal1~105 out_2_DDS:outing_DDS|Equal11~89 out_2_DDS:outing_DDS|Selector183~176 out_2_DDS:outing_DDS|Selector183~177 out_2_DDS:outing_DDS|Selector183~178 out_2_DDS:outing_DDS|Mux0~942 out_2_DDS:outing_DDS|Mux0~943 out_2_DDS:outing_DDS|Mux0~946 out_2_DDS:outing_DDS|Mux0~947 out_2_DDS:outing_DDS|SDIO_0~498 out_2_DDS:outing_DDS|SDIO_0~501 out_2_DDS:outing_DDS|SDIO_0~502 out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.506ns 0.268ns 0.741ns 0.260ns 0.779ns 1.612ns 1.741ns 1.223ns 1.907ns 0.241ns 0.263ns 1.889ns 0.244ns 0.243ns 0.249ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.149ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|SDIO_0 } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[8] } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register reader_multi:reading_multi\|full_184_bit_choice_1\[143\] register sorter:sorting\|full_184_bit_2_9\[143\] 79.99 MHz 12.502 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 79.99 MHz between source register \"reader_multi:reading_multi\|full_184_bit_choice_1\[143\]\" and destination register \"sorter:sorting\|full_184_bit_2_9\[143\]\" (period= 12.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.054 ns + Longest register register " "Info: + Longest register to register delay is 3.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader_multi:reading_multi\|full_184_bit_choice_1\[143\] 1 REG LCFF_X50_Y16_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[143\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[143] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.271 ns) 3.054 ns sorter:sorting\|full_184_bit_2_9\[143\] 2 REG LCCOMB_X15_Y30_N28 1 " "Info: 2: + IC(2.783 ns) + CELL(0.271 ns) = 3.054 ns; Loc. = LCCOMB_X15_Y30_N28; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_9\[143\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { reader_multi:reading_multi|full_184_bit_choice_1[143] sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 8.87 % ) " "Info: Total cell delay = 0.271 ns ( 8.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 91.13 % ) " "Info: Total interconnect delay = 2.783 ns ( 91.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { reader_multi:reading_multi|full_184_bit_choice_1[143] sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { reader_multi:reading_multi|full_184_bit_choice_1[143] sorter:sorting|full_184_bit_2_9[143] } { 0.000ns 2.783ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.129 ns - Smallest " "Info: - Smallest clock skew is -2.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 6.273 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.787 ns) 3.026 ns reader_multi:reading_multi\|sweep_count_1\[0\] 2 REG LCFF_X57_Y19_N11 13 " "Info: 2: + IC(1.417 ns) + CELL(0.787 ns) = 3.026 ns; Loc. = LCFF_X57_Y19_N11; Fanout = 13; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[0] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 3.349 ns sorter:sorting\|Decoder0~206 3 COMB LCCOMB_X57_Y19_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.349 ns; Loc. = LCCOMB_X57_Y19_N10; Fanout = 1; COMB Node = 'sorter:sorting\|Decoder0~206'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.000 ns) 4.777 ns sorter:sorting\|Decoder0~206clkctrl 4 COMB CLKCTRL_G5 184 " "Info: 4: + IC(1.428 ns) + CELL(0.000 ns) = 4.777 ns; Loc. = CLKCTRL_G5; Fanout = 184; COMB Node = 'sorter:sorting\|Decoder0~206clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 6.273 ns sorter:sorting\|full_184_bit_2_9\[143\] 5 REG LCCOMB_X15_Y30_N28 1 " "Info: 5: + IC(1.346 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X15_Y30_N28; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_9\[143\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 33.19 % ) " "Info: Total cell delay = 2.082 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 66.81 % ) " "Info: Total interconnect delay = 4.191 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } { 0.000ns 0.000ns 1.417ns 0.000ns 1.428ns 1.346ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 8.402 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 8.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.043 ns) + CELL(0.537 ns) 8.402 ns reader_multi:reading_multi\|full_184_bit_choice_1\[143\] 2 REG LCFF_X50_Y16_N23 12 " "Info: 2: + IC(7.043 ns) + CELL(0.537 ns) = 8.402 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[143\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[143] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 16.17 % ) " "Info: Total cell delay = 1.359 ns ( 16.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.043 ns ( 83.83 % ) " "Info: Total interconnect delay = 7.043 ns ( 83.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.402 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[143] } { 0.000ns 0.000ns 7.043ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } { 0.000ns 0.000ns 1.417ns 0.000ns 1.428ns 1.346ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.402 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[143] } { 0.000ns 0.000ns 7.043ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { reader_multi:reading_multi|full_184_bit_choice_1[143] sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.054 ns" { reader_multi:reading_multi|full_184_bit_choice_1[143] sorter:sorting|full_184_bit_2_9[143] } { 0.000ns 2.783ns } { 0.000ns 0.271ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[0] sorter:sorting|Decoder0~206 sorter:sorting|Decoder0~206clkctrl sorter:sorting|full_184_bit_2_9[143] } { 0.000ns 0.000ns 1.417ns 0.000ns 1.428ns 1.346ns } { 0.000ns 0.822ns 0.787ns 0.323ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.402 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[143] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.402 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[143] } { 0.000ns 0.000ns 7.043ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SCLK_PE_3 185 " "Warning: Circuit may not operate. Detected 185 non-operational path(s) clocked by clock \"SCLK_PE_3\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reader_multi:reading_multi\|full_184_bit_choice_1\[31\] sorter:sorting\|full_184_bit_2_0\[31\] SCLK_PE_3 5.437 ns " "Info: Found hold time violation between source  pin or register \"reader_multi:reading_multi\|full_184_bit_choice_1\[31\]\" and destination pin or register \"sorter:sorting\|full_184_bit_2_0\[31\]\" for clock \"SCLK_PE_3\" (Hold time is 5.437 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.010 ns + Largest " "Info: + Largest clock skew is 6.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 9.047 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 9.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.787 ns) 3.026 ns reader_multi:reading_multi\|sweep_count_1\[4\] 2 REG LCFF_X57_Y19_N17 3 " "Info: 2: + IC(1.417 ns) + CELL(0.787 ns) = 3.026 ns; Loc. = LCFF_X57_Y19_N17; Fanout = 3; REG Node = 'reader_multi:reading_multi\|sweep_count_1\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.150 ns) 3.980 ns sorter:sorting\|Decoder0~205 3 COMB LCCOMB_X57_Y17_N0 8 " "Info: 3: + IC(0.804 ns) + CELL(0.150 ns) = 3.980 ns; Loc. = LCCOMB_X57_Y17_N0; Fanout = 8; COMB Node = 'sorter:sorting\|Decoder0~205'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.438 ns) 6.101 ns sorter:sorting\|Decoder0~209 4 COMB LCCOMB_X57_Y19_N8 1 " "Info: 4: + IC(1.683 ns) + CELL(0.438 ns) = 6.101 ns; Loc. = LCCOMB_X57_Y19_N8; Fanout = 1; COMB Node = 'sorter:sorting\|Decoder0~209'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.000 ns) 7.536 ns sorter:sorting\|Decoder0~209clkctrl 5 COMB CLKCTRL_G6 184 " "Info: 5: + IC(1.435 ns) + CELL(0.000 ns) = 7.536 ns; Loc. = CLKCTRL_G6; Fanout = 184; COMB Node = 'sorter:sorting\|Decoder0~209clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.150 ns) 9.047 ns sorter:sorting\|full_184_bit_2_0\[31\] 6 REG LCCOMB_X57_Y17_N4 1 " "Info: 6: + IC(1.361 ns) + CELL(0.150 ns) = 9.047 ns; Loc. = LCCOMB_X57_Y17_N4; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_0\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.347 ns ( 25.94 % ) " "Info: Total cell delay = 2.347 ns ( 25.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 74.06 % ) " "Info: Total interconnect delay = 6.700 ns ( 74.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.047 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.047 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } { 0.000ns 0.000ns 1.417ns 0.804ns 1.683ns 1.435ns 1.361ns } { 0.000ns 0.822ns 0.787ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.037 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to source register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.537 ns) 3.037 ns reader_multi:reading_multi\|full_184_bit_choice_1\[31\] 2 REG LCFF_X57_Y17_N5 12 " "Info: 2: + IC(1.678 ns) + CELL(0.537 ns) = 3.037 ns; Loc. = LCFF_X57_Y17_N5; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[31] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 44.75 % ) " "Info: Total cell delay = 1.359 ns ( 44.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 55.25 % ) " "Info: Total interconnect delay = 1.678 ns ( 55.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[31] } { 0.000ns 0.000ns 1.678ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.047 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.047 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } { 0.000ns 0.000ns 1.417ns 0.804ns 1.683ns 1.435ns 1.361ns } { 0.000ns 0.822ns 0.787ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[31] } { 0.000ns 0.000ns 1.678ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reader_multi:reading_multi\|full_184_bit_choice_1\[31\] 1 REG LCFF_X57_Y17_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y17_N5; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reader_multi:reading_multi|full_184_bit_choice_1[31] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sorter:sorting\|full_184_bit_2_0\[31\] 2 REG LCCOMB_X57_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y17_N4; Fanout = 1; REG Node = 'sorter:sorting\|full_184_bit_2_0\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[31] sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[31] sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[31] sorter:sorting|full_184_bit_2_0[31] } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } } { "sorter.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/sorter.v" 147 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.047 ns" { SCLK_PE_3 reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.047 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|sweep_count_1[4] sorter:sorting|Decoder0~205 sorter:sorting|Decoder0~209 sorter:sorting|Decoder0~209clkctrl sorter:sorting|full_184_bit_2_0[31] } { 0.000ns 0.000ns 1.417ns 0.804ns 1.683ns 1.435ns 1.361ns } { 0.000ns 0.822ns 0.787ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[31] } { 0.000ns 0.000ns 1.678ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[31] sorter:sorting|full_184_bit_2_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { reader_multi:reading_multi|full_184_bit_choice_1[31] sorter:sorting|full_184_bit_2_0[31] } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "out_2_DDS:outing_DDS\|P\[3\] key_2_reset ten_MHz_ext 6.738 ns register " "Info: tsu for register \"out_2_DDS:outing_DDS\|P\[3\]\" (data pin = \"key_2_reset\", clock pin = \"ten_MHz_ext\") is 6.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.399 ns + Longest pin register " "Info: + Longest pin to register delay is 9.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key_2_reset 1 PIN PIN_P23 28 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 28; PIN Node = 'key_2_reset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_2_reset } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.584 ns) + CELL(0.271 ns) 6.697 ns out_2_DDS:outing_DDS\|P\[25\]~1434 2 COMB LCCOMB_X44_Y19_N12 6 " "Info: 2: + IC(5.584 ns) + CELL(0.271 ns) = 6.697 ns; Loc. = LCCOMB_X44_Y19_N12; Fanout = 6; COMB Node = 'out_2_DDS:outing_DDS\|P\[25\]~1434'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.660 ns) 9.399 ns out_2_DDS:outing_DDS\|P\[3\] 3 REG LCFF_X32_Y10_N17 564 " "Info: 3: + IC(2.042 ns) + CELL(0.660 ns) = 9.399 ns; Loc. = LCFF_X32_Y10_N17; Fanout = 564; REG Node = 'out_2_DDS:outing_DDS\|P\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 18.86 % ) " "Info: Total cell delay = 1.773 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.626 ns ( 81.14 % ) " "Info: Total interconnect delay = 7.626 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.399 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.399 ns" { key_2_reset key_2_reset~combout out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 5.584ns 2.042ns } { 0.000ns 0.842ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.625 ns out_2_DDS:outing_DDS\|P\[3\] 3 REG LCFF_X32_Y10_N17 564 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X32_Y10_N17; Fanout = 564; REG Node = 'out_2_DDS:outing_DDS\|P\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.75 % ) " "Info: Total cell delay = 1.516 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 42.25 % ) " "Info: Total interconnect delay = 1.109 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 0.113ns 0.996ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.399 ns" { key_2_reset out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.399 ns" { key_2_reset key_2_reset~combout out_2_DDS:outing_DDS|P[25]~1434 out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 5.584ns 2.042ns } { 0.000ns 0.842ns 0.271ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|P[3] } { 0.000ns 0.000ns 0.113ns 0.996ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext p_number\[3\] out_2_DDS:outing_DDS\|p_number\[3\] 9.351 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"p_number\[3\]\" through register \"out_2_DDS:outing_DDS\|p_number\[3\]\" is 9.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.639 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 374 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 374; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.639 ns out_2_DDS:outing_DDS\|p_number\[3\] 3 REG LCFF_X46_Y23_N23 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X46_Y23_N23; Fanout = 1; REG Node = 'out_2_DDS:outing_DDS\|p_number\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|p_number[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.45 % ) " "Info: Total cell delay = 1.516 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|p_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|p_number[3] } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.462 ns + Longest register pin " "Info: + Longest register to pin delay is 6.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_2_DDS:outing_DDS\|p_number\[3\] 1 REG LCFF_X46_Y23_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y23_N23; Fanout = 1; REG Node = 'out_2_DDS:outing_DDS\|p_number\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_2_DDS:outing_DDS|p_number[3] } "NODE_NAME" } } { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/out_2_DDS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.664 ns) + CELL(2.798 ns) 6.462 ns p_number\[3\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(3.664 ns) + CELL(2.798 ns) = 6.462 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'p_number\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { out_2_DDS:outing_DDS|p_number[3] p_number[3] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 43.30 % ) " "Info: Total cell delay = 2.798 ns ( 43.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.664 ns ( 56.70 % ) " "Info: Total interconnect delay = 3.664 ns ( 56.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { out_2_DDS:outing_DDS|p_number[3] p_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { out_2_DDS:outing_DDS|p_number[3] p_number[3] } { 0.000ns 3.664ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { ten_MHz_ext ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|p_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl out_2_DDS:outing_DDS|p_number[3] } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { out_2_DDS:outing_DDS|p_number[3] p_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { out_2_DDS:outing_DDS|p_number[3] p_number[3] } { 0.000ns 3.664ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "reader_multi:reading_multi\|full_184_bit_choice_1\[183\] SDIO_PE_5 SCLK_PE_3 2.010 ns register " "Info: th for register \"reader_multi:reading_multi\|full_184_bit_choice_1\[183\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 2.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 8.293 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 8.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 409 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 409; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.934 ns) + CELL(0.537 ns) 8.293 ns reader_multi:reading_multi\|full_184_bit_choice_1\[183\] 2 REG LCFF_X53_Y19_N23 12 " "Info: 2: + IC(6.934 ns) + CELL(0.537 ns) = 8.293 ns; Loc. = LCFF_X53_Y19_N23; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[183\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 16.39 % ) " "Info: Total cell delay = 1.359 ns ( 16.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.934 ns ( 83.61 % ) " "Info: Total interconnect delay = 6.934 ns ( 83.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.293 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.293 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[183] } { 0.000ns 0.000ns 6.934ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.549 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 184 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 184; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/Rabbit_2_FPGA_2_DDS_multi.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.341 ns) + CELL(0.366 ns) 6.549 ns reader_multi:reading_multi\|full_184_bit_choice_1\[183\] 2 REG LCFF_X53_Y19_N23 12 " "Info: 2: + IC(5.341 ns) + CELL(0.366 ns) = 6.549 ns; Loc. = LCFF_X53_Y19_N23; Fanout = 12; REG Node = 'reader_multi:reading_multi\|full_184_bit_choice_1\[183\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { SDIO_PE_5 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "reader_multi.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_multi/reader_multi.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 18.45 % ) " "Info: Total cell delay = 1.208 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 81.55 % ) " "Info: Total interconnect delay = 5.341 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.549 ns" { SDIO_PE_5 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.549 ns" { SDIO_PE_5 SDIO_PE_5~combout reader_multi:reading_multi|full_184_bit_choice_1[183] } { 0.000ns 0.000ns 5.341ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.293 ns" { SCLK_PE_3 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.293 ns" { SCLK_PE_3 SCLK_PE_3~combout reader_multi:reading_multi|full_184_bit_choice_1[183] } { 0.000ns 0.000ns 6.934ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.549 ns" { SDIO_PE_5 reader_multi:reading_multi|full_184_bit_choice_1[183] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.549 ns" { SDIO_PE_5 SDIO_PE_5~combout reader_multi:reading_multi|full_184_bit_choice_1[183] } { 0.000ns 0.000ns 5.341ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2212 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 21 16:35:05 2010 " "Info: Processing ended: Wed Jul 21 16:35:05 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
