=====
SETUP
24.537
17.794
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_2_s0
17.794
=====
SETUP
24.537
17.794
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_3_s0
17.794
=====
SETUP
24.537
17.794
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_15_s0
17.794
=====
SETUP
24.546
17.785
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_7_s0
17.785
=====
SETUP
24.546
17.785
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_11_s0
17.785
=====
SETUP
24.552
17.779
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_4_s0
17.779
=====
SETUP
24.581
17.750
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7226_s14
16.212
16.767
riscx32_core/n7226_s12
17.180
17.750
riscx32_core/reg_op1_26_s0
17.750
=====
SETUP
24.596
17.735
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_9_s0
17.735
=====
SETUP
24.702
17.630
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7240_s15
16.108
16.663
riscx32_core/n7240_s12
17.060
17.630
riscx32_core/reg_op1_19_s0
17.630
=====
SETUP
24.722
17.609
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7082_s11
15.951
16.404
riscx32_core/n7082_s10
17.060
17.609
riscx32_core/mem_wordsize_1_s0
17.609
=====
SETUP
24.738
17.593
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_13_s0
17.593
=====
SETUP
24.738
17.593
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_14_s0
17.593
=====
SETUP
24.740
17.591
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7808_s3
14.560
14.931
riscx32_core/n7234_s13
15.903
16.458
riscx32_core/n7234_s12
17.021
17.591
riscx32_core/reg_op1_22_s0
17.591
=====
SETUP
24.762
17.570
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_5_s0
17.570
=====
SETUP
24.762
17.570
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_6_s0
17.570
=====
SETUP
24.768
17.563
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n3974_s0
15.547
16.064
riscx32_core/n4359_s2
16.773
17.235
riscx32_core/instr_jalr_s0
17.563
=====
SETUP
24.774
17.557
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7228_s14
16.416
16.986
riscx32_core/n7228_s12
16.987
17.557
riscx32_core/reg_op1_25_s0
17.557
=====
SETUP
24.783
17.548
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7218_s14
16.449
16.998
riscx32_core/n7218_s12
16.999
17.548
riscx32_core/reg_op1_30_s0
17.548
=====
SETUP
24.816
17.515
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7232_s15
16.231
16.801
riscx32_core/n7232_s12
16.945
17.515
riscx32_core/reg_op1_23_s0
17.515
=====
SETUP
24.830
17.502
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/mem_la_read_s2
13.773
14.290
riscx32_core/mem_la_read_s1
14.712
15.267
riscx32_core/mem_16bit_buffer_15_s4
15.684
16.146
riscx32_core/mem_16bit_buffer_15_s6
16.148
16.610
riscx32_core/mem_16bit_buffer_8_s0
17.502
=====
SETUP
24.839
17.493
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7258_s15
16.397
16.768
riscx32_core/n7258_s12
16.923
17.493
riscx32_core/reg_op1_10_s0
17.493
=====
SETUP
24.842
17.490
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7260_s15
16.547
17.117
riscx32_core/n7260_s12
17.119
17.490
riscx32_core/reg_op1_9_s0
17.490
=====
SETUP
24.844
17.487
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7266_s15
16.413
16.784
riscx32_core/n7266_s12
16.938
17.487
riscx32_core/reg_op1_6_s0
17.487
=====
SETUP
24.855
17.477
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7276_s14
16.206
16.755
riscx32_core/n7276_s12
16.928
17.477
riscx32_core/reg_op1_1_s0
17.477
=====
SETUP
24.859
17.473
42.331
clk_ibuf
0.000
2.088
riscx32_core/latched_branch_s1
5.329
5.561
riscx32_core/mem_la_firstword_s2
7.135
7.652
riscx32_core/mem_xfer_s0
8.368
8.739
riscx32_core/mem_rdata_latched_1_s2
10.510
11.065
riscx32_core/n4051_s3
11.986
12.503
riscx32_core/n3974_s1
13.773
14.290
riscx32_core/n7810_s3
14.718
15.235
riscx32_core/n7274_s14
16.252
16.705
riscx32_core/n7274_s12
17.102
17.473
riscx32_core/reg_op1_2_s0
17.473
=====
HOLD
0.213
3.914
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_2_s0
3.583
3.785
memory_2_memory_2_0_0_s
3.914
=====
HOLD
0.213
4.045
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_26_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.045
=====
HOLD
0.227
3.928
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_4_s0
3.583
3.784
memory_2_memory_2_0_0_s
3.928
=====
HOLD
0.228
4.060
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_0_s0
3.583
3.785
memory_0_memory_0_0_0_s
4.060
=====
HOLD
0.229
3.930
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_7_s0
3.583
3.784
memory_2_memory_2_0_0_s
3.930
=====
HOLD
0.229
3.930
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_3_s0
3.583
3.785
memory_2_memory_2_0_0_s
3.930
=====
HOLD
0.333
4.034
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_10_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.034
=====
HOLD
0.335
4.167
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_27_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.167
=====
HOLD
0.335
4.167
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_24_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.167
=====
HOLD
0.338
4.039
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_11_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.039
=====
HOLD
0.342
4.043
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_8_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.043
=====
HOLD
0.347
4.179
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_31_s0
3.583
3.785
memory_3_memory_3_0_1_s
4.179
=====
HOLD
0.350
4.051
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_5_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.051
=====
HOLD
0.350
4.051
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_5_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.051
=====
HOLD
0.350
4.051
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_9_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.051
=====
HOLD
0.352
4.053
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_6_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.053
=====
HOLD
0.352
4.053
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_6_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.053
=====
HOLD
0.353
4.054
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_13_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.054
=====
HOLD
0.353
4.054
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_13_s0
3.583
3.785
memory_1_memory_1_0_0_s
4.054
=====
HOLD
0.363
4.064
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_13_s0
3.583
3.785
memory_3_memory_3_0_0_s
4.064
=====
HOLD
0.363
4.064
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_9_s0
3.583
3.785
memory_1_memory_1_0_0_s
4.064
=====
HOLD
0.363
4.064
3.701
clk_ibuf
0.000
1.392
riscx32_core/mem_addr_13_s0
3.583
3.785
memory_0_memory_0_0_0_s
4.064
=====
HOLD
0.363
4.195
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_30_s0
3.583
3.785
memory_3_memory_3_0_1_s
4.195
=====
HOLD
0.363
4.195
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_19_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.195
=====
HOLD
0.363
4.195
3.832
clk_ibuf
0.000
1.392
riscx32_core/mem_wdata_18_s0
3.583
3.785
memory_2_memory_2_0_0_s
4.195
