
IR_resiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b260  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800b370  0800b370  0001b370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3f8  0800b3f8  00020184  2**0
                  CONTENTS
  4 .ARM          00000000  0800b3f8  0800b3f8  00020184  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b3f8  0800b3f8  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3f8  0800b3f8  0001b3f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3fc  0800b3fc  0001b3fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  0800b400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018f4  20000184  0800b584  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a78  0800b584  00021a78  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f0a  00000000  00000000  000201ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000371f  00000000  00000000  000390b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001220  00000000  00000000  0003c7d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001078  00000000  00000000  0003d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b69e  00000000  00000000  0003ea70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000124e9  00000000  00000000  0005a10e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009210a  00000000  00000000  0006c5f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe701  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d80  00000000  00000000  000fe77c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000184 	.word	0x20000184
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b358 	.word	0x0800b358

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000188 	.word	0x20000188
 800014c:	0800b358 	.word	0x0800b358

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b58:	f1a2 0201 	sub.w	r2, r2, #1
 8000b5c:	d1ed      	bne.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2iz>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30f      	bcc.n	800106e <__aeabi_f2iz+0x2a>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d90d      	bls.n	8001074 <__aeabi_f2iz+0x30>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001064:	fa23 f002 	lsr.w	r0, r3, r2
 8001068:	bf18      	it	ne
 800106a:	4240      	negne	r0, r0
 800106c:	4770      	bx	lr
 800106e:	f04f 0000 	mov.w	r0, #0
 8001072:	4770      	bx	lr
 8001074:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001078:	d101      	bne.n	800107e <__aeabi_f2iz+0x3a>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	d105      	bne.n	800108a <__aeabi_f2iz+0x46>
 800107e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001082:	bf08      	it	eq
 8001084:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001088:	4770      	bx	lr
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4770      	bx	lr

08001090 <__aeabi_f2uiz>:
 8001090:	0042      	lsls	r2, r0, #1
 8001092:	d20e      	bcs.n	80010b2 <__aeabi_f2uiz+0x22>
 8001094:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001098:	d30b      	bcc.n	80010b2 <__aeabi_f2uiz+0x22>
 800109a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800109e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010a2:	d409      	bmi.n	80010b8 <__aeabi_f2uiz+0x28>
 80010a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ac:	fa23 f002 	lsr.w	r0, r3, r2
 80010b0:	4770      	bx	lr
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	4770      	bx	lr
 80010b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010bc:	d101      	bne.n	80010c2 <__aeabi_f2uiz+0x32>
 80010be:	0242      	lsls	r2, r0, #9
 80010c0:	d102      	bne.n	80010c8 <__aeabi_f2uiz+0x38>
 80010c2:	f04f 30ff 	mov.w	r0, #4294967295
 80010c6:	4770      	bx	lr
 80010c8:	f04f 0000 	mov.w	r0, #0
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <protocolInit>:
		NoACK = GPIO_PIN_RESET;


// functions

void protocolInit( GPIO_PinState repeat ){
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
	resive_protocol = GPIO_PIN_RESET;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <protocolInit+0x38>)
 80010dc:	2200      	movs	r2, #0
 80010de:	701a      	strb	r2, [r3, #0]
	wait = GPIO_PIN_RESET;
 80010e0:	4b0a      	ldr	r3, [pc, #40]	; (800110c <protocolInit+0x3c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
	waitTime = 0;
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <protocolInit+0x40>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	801a      	strh	r2, [r3, #0]
	check = GPIO_PIN_RESET;
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <protocolInit+0x44>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
	ACK = GPIO_PIN_SET;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <protocolInit+0x48>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]
	repeat_m = repeat; // reset repeat
 80010f8:	4a08      	ldr	r2, [pc, #32]	; (800111c <protocolInit+0x4c>)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	7013      	strb	r3, [r2, #0]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	20000465 	.word	0x20000465
 800110c:	200006e1 	.word	0x200006e1
 8001110:	200006e2 	.word	0x200006e2
 8001114:	200006e0 	.word	0x200006e0
 8001118:	200006f9 	.word	0x200006f9
 800111c:	200006f8 	.word	0x200006f8

08001120 <ArmarPack>:

void ArmarPack(uint8_t* data, uint8_t command, uint8_t packLen, GPIO_PinState ack){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4603      	mov	r3, r0
 8001130:	70fb      	strb	r3, [r7, #3]
 8001132:	460b      	mov	r3, r1
 8001134:	70bb      	strb	r3, [r7, #2]
 8001136:	4613      	mov	r3, r2
 8001138:	707b      	strb	r3, [r7, #1]

	if(!ack){
 800113a:	787b      	ldrb	r3, [r7, #1]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d131      	bne.n	80011a4 <ArmarPack+0x84>

		paquete[0] = START; // inicio
 8001140:	4b33      	ldr	r3, [pc, #204]	; (8001210 <ArmarPack+0xf0>)
 8001142:	22ff      	movs	r2, #255	; 0xff
 8001144:	701a      	strb	r2, [r3, #0]
		paquete[1] = command; // comando
 8001146:	4a32      	ldr	r2, [pc, #200]	; (8001210 <ArmarPack+0xf0>)
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	7053      	strb	r3, [r2, #1]
		paquete[2] = packLen; // tamao 1
 800114c:	4a30      	ldr	r2, [pc, #192]	; (8001210 <ArmarPack+0xf0>)
 800114e:	78bb      	ldrb	r3, [r7, #2]
 8001150:	7093      	strb	r3, [r2, #2]
		for(i = 0; i < packLen; i++){
 8001152:	4b30      	ldr	r3, [pc, #192]	; (8001214 <ArmarPack+0xf4>)
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	e00f      	b.n	800117a <ArmarPack+0x5a>
			paquete[i + 3] = data[i]; // data
 800115a:	4b2e      	ldr	r3, [pc, #184]	; (8001214 <ArmarPack+0xf4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	441a      	add	r2, r3
 8001164:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <ArmarPack+0xf4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	3303      	adds	r3, #3
 800116a:	7811      	ldrb	r1, [r2, #0]
 800116c:	4a28      	ldr	r2, [pc, #160]	; (8001210 <ArmarPack+0xf0>)
 800116e:	54d1      	strb	r1, [r2, r3]
		for(i = 0; i < packLen; i++){
 8001170:	4b28      	ldr	r3, [pc, #160]	; (8001214 <ArmarPack+0xf4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	3301      	adds	r3, #1
 8001176:	4a27      	ldr	r2, [pc, #156]	; (8001214 <ArmarPack+0xf4>)
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	78ba      	ldrb	r2, [r7, #2]
 800117c:	4b25      	ldr	r3, [pc, #148]	; (8001214 <ArmarPack+0xf4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	dcea      	bgt.n	800115a <ArmarPack+0x3a>
		}
		XORData(&paquete);
 8001184:	4822      	ldr	r0, [pc, #136]	; (8001210 <ArmarPack+0xf0>)
 8001186:	f000 f84b 	bl	8001220 <XORData>
		paquete[packLen + 3] = sum;
 800118a:	4b23      	ldr	r3, [pc, #140]	; (8001218 <ArmarPack+0xf8>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	78bb      	ldrb	r3, [r7, #2]
 8001190:	3303      	adds	r3, #3
 8001192:	b2d1      	uxtb	r1, r2
 8001194:	4a1e      	ldr	r2, [pc, #120]	; (8001210 <ArmarPack+0xf0>)
 8001196:	54d1      	strb	r1, [r2, r3]
		paquete[packLen + 4] = END; // final
 8001198:	78bb      	ldrb	r3, [r7, #2]
 800119a:	3304      	adds	r3, #4
 800119c:	4a1c      	ldr	r2, [pc, #112]	; (8001210 <ArmarPack+0xf0>)
 800119e:	21fe      	movs	r1, #254	; 0xfe
 80011a0:	54d1      	strb	r1, [r2, r3]
		}
		XORData(&Ack_pack);
		Ack_pack[packLen + 3] = sum;
		Ack_pack[packLen + 4] = END; // final
	}
}
 80011a2:	e030      	b.n	8001206 <ArmarPack+0xe6>
		Ack_pack[0] = START; // inicio
 80011a4:	4b1d      	ldr	r3, [pc, #116]	; (800121c <ArmarPack+0xfc>)
 80011a6:	22ff      	movs	r2, #255	; 0xff
 80011a8:	701a      	strb	r2, [r3, #0]
		Ack_pack[1] = command; // comando
 80011aa:	4a1c      	ldr	r2, [pc, #112]	; (800121c <ArmarPack+0xfc>)
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	7053      	strb	r3, [r2, #1]
		Ack_pack[2] = packLen; // tamao 1
 80011b0:	4a1a      	ldr	r2, [pc, #104]	; (800121c <ArmarPack+0xfc>)
 80011b2:	78bb      	ldrb	r3, [r7, #2]
 80011b4:	7093      	strb	r3, [r2, #2]
		for(i = 0; i < packLen; i++){
 80011b6:	4b17      	ldr	r3, [pc, #92]	; (8001214 <ArmarPack+0xf4>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	e00f      	b.n	80011de <ArmarPack+0xbe>
			Ack_pack[i + 3] = data[i]; // data
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <ArmarPack+0xf4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	461a      	mov	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	441a      	add	r2, r3
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <ArmarPack+0xf4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	3303      	adds	r3, #3
 80011ce:	7811      	ldrb	r1, [r2, #0]
 80011d0:	4a12      	ldr	r2, [pc, #72]	; (800121c <ArmarPack+0xfc>)
 80011d2:	54d1      	strb	r1, [r2, r3]
		for(i = 0; i < packLen; i++){
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <ArmarPack+0xf4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3301      	adds	r3, #1
 80011da:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <ArmarPack+0xf4>)
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	78ba      	ldrb	r2, [r7, #2]
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <ArmarPack+0xf4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	dcea      	bgt.n	80011be <ArmarPack+0x9e>
		XORData(&Ack_pack);
 80011e8:	480c      	ldr	r0, [pc, #48]	; (800121c <ArmarPack+0xfc>)
 80011ea:	f000 f819 	bl	8001220 <XORData>
		Ack_pack[packLen + 3] = sum;
 80011ee:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <ArmarPack+0xf8>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	78bb      	ldrb	r3, [r7, #2]
 80011f4:	3303      	adds	r3, #3
 80011f6:	b2d1      	uxtb	r1, r2
 80011f8:	4a08      	ldr	r2, [pc, #32]	; (800121c <ArmarPack+0xfc>)
 80011fa:	54d1      	strb	r1, [r2, r3]
		Ack_pack[packLen + 4] = END; // final
 80011fc:	78bb      	ldrb	r3, [r7, #2]
 80011fe:	3304      	adds	r3, #4
 8001200:	4a06      	ldr	r2, [pc, #24]	; (800121c <ArmarPack+0xfc>)
 8001202:	21fe      	movs	r1, #254	; 0xfe
 8001204:	54d1      	strb	r1, [r2, r3]
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000065c 	.word	0x2000065c
 8001214:	200006dc 	.word	0x200006dc
 8001218:	200001a0 	.word	0x200001a0
 800121c:	200006e4 	.word	0x200006e4

08001220 <XORData>:

void XORData(uint8_t* data){
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	sum = data[1];
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3301      	adds	r3, #1
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <XORData+0x58>)
 8001232:	601a      	str	r2, [r3, #0]
	for (i = 2; i < (data[2] + 3); i++){
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <XORData+0x5c>)
 8001236:	2202      	movs	r2, #2
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	e010      	b.n	800125e <XORData+0x3e>
		sum ^= data[i];
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <XORData+0x5c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <XORData+0x58>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4053      	eors	r3, r2
 8001250:	4a09      	ldr	r2, [pc, #36]	; (8001278 <XORData+0x58>)
 8001252:	6013      	str	r3, [r2, #0]
	for (i = 2; i < (data[2] + 3); i++){
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <XORData+0x5c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	3301      	adds	r3, #1
 800125a:	4a08      	ldr	r2, [pc, #32]	; (800127c <XORData+0x5c>)
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	3302      	adds	r3, #2
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	1cda      	adds	r2, r3, #3
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <XORData+0x5c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	429a      	cmp	r2, r3
 800126c:	dce6      	bgt.n	800123c <XORData+0x1c>
	}
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	200001a0 	.word	0x200001a0
 800127c:	200006dc 	.word	0x200006dc

08001280 <AnalisePack>:

void AnalisePack( uint8_t *package , uint8_t *numData){
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]

	sum = package[1];
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3301      	adds	r3, #1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	4b2e      	ldr	r3, [pc, #184]	; (800134c <AnalisePack+0xcc>)
 8001294:	601a      	str	r2, [r3, #0]
	for(i = 2; i < (package[2] + 3); i++){
 8001296:	4b2e      	ldr	r3, [pc, #184]	; (8001350 <AnalisePack+0xd0>)
 8001298:	2202      	movs	r2, #2
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	e010      	b.n	80012c0 <AnalisePack+0x40>
		sum ^= package[i];
 800129e:	4b2c      	ldr	r3, [pc, #176]	; (8001350 <AnalisePack+0xd0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	461a      	mov	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4413      	add	r3, r2
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b27      	ldr	r3, [pc, #156]	; (800134c <AnalisePack+0xcc>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4053      	eors	r3, r2
 80012b2:	4a26      	ldr	r2, [pc, #152]	; (800134c <AnalisePack+0xcc>)
 80012b4:	6013      	str	r3, [r2, #0]
	for(i = 2; i < (package[2] + 3); i++){
 80012b6:	4b26      	ldr	r3, [pc, #152]	; (8001350 <AnalisePack+0xd0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	4a24      	ldr	r2, [pc, #144]	; (8001350 <AnalisePack+0xd0>)
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3302      	adds	r3, #2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	1cda      	adds	r2, r3, #3
 80012c8:	4b21      	ldr	r3, [pc, #132]	; (8001350 <AnalisePack+0xd0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	dce6      	bgt.n	800129e <AnalisePack+0x1e>
	}

	if(sum == package[package[2] + 3]){
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3302      	adds	r3, #2
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	3303      	adds	r3, #3
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4413      	add	r3, r2
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	461a      	mov	r2, r3
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <AnalisePack+0xcc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d125      	bne.n	8001334 <AnalisePack+0xb4>

		if(package[1] == Ack){
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3301      	adds	r3, #1
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b20      	cmp	r3, #32
 80012f0:	d118      	bne.n	8001324 <AnalisePack+0xa4>

			if(package[3] == 1){
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3303      	adds	r3, #3
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d10c      	bne.n	8001316 <AnalisePack+0x96>

				ACK = GPIO_PIN_SET;
 80012fc:	4b15      	ldr	r3, [pc, #84]	; (8001354 <AnalisePack+0xd4>)
 80012fe:	2201      	movs	r2, #1
 8001300:	701a      	strb	r2, [r3, #0]
				NoACK = GPIO_PIN_RESET;
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <AnalisePack+0xd8>)
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
				*numData += 1;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	b2da      	uxtb	r2, r3
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	701a      	strb	r2, [r3, #0]
		}
	}else{
		SendACK(GPIO_PIN_RESET, &data_Ch);
		check = GPIO_PIN_RESET;
	}
}
 8001314:	e015      	b.n	8001342 <AnalisePack+0xc2>
				NoACK = GPIO_PIN_SET;
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <AnalisePack+0xd8>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
				ACK = GPIO_PIN_RESET;
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <AnalisePack+0xd4>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
}
 8001322:	e00e      	b.n	8001342 <AnalisePack+0xc2>
			SendACK(GPIO_PIN_SET, &data_Ch);
 8001324:	490d      	ldr	r1, [pc, #52]	; (800135c <AnalisePack+0xdc>)
 8001326:	2001      	movs	r0, #1
 8001328:	f000 f81c 	bl	8001364 <SendACK>
			check = GPIO_PIN_SET;
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <AnalisePack+0xe0>)
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
}
 8001332:	e006      	b.n	8001342 <AnalisePack+0xc2>
		SendACK(GPIO_PIN_RESET, &data_Ch);
 8001334:	4909      	ldr	r1, [pc, #36]	; (800135c <AnalisePack+0xdc>)
 8001336:	2000      	movs	r0, #0
 8001338:	f000 f814 	bl	8001364 <SendACK>
		check = GPIO_PIN_RESET;
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <AnalisePack+0xe0>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200001a0 	.word	0x200001a0
 8001350:	200006dc 	.word	0x200006dc
 8001354:	200006f9 	.word	0x200006f9
 8001358:	200001a4 	.word	0x200001a4
 800135c:	20000468 	.word	0x20000468
 8001360:	200006e0 	.word	0x200006e0

08001364 <SendACK>:

void SendACK( GPIO_PinState check, uint8_t *data ){
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	71fb      	strb	r3, [r7, #7]
	if(check){
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d009      	beq.n	800138a <SendACK+0x26>
		data[0] = 0x01;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
		ArmarPack( data, Ack , 1,GPIO_PIN_SET);
 800137c:	2301      	movs	r3, #1
 800137e:	2201      	movs	r2, #1
 8001380:	2120      	movs	r1, #32
 8001382:	6838      	ldr	r0, [r7, #0]
 8001384:	f7ff fecc 	bl	8001120 <ArmarPack>
 8001388:	e008      	b.n	800139c <SendACK+0x38>
	}else{
		data[0] = 0x00;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	2200      	movs	r2, #0
 800138e:	701a      	strb	r2, [r3, #0]
		ArmarPack( data, Ack , 1,GPIO_PIN_SET);
 8001390:	2301      	movs	r3, #1
 8001392:	2201      	movs	r2, #1
 8001394:	2120      	movs	r1, #32
 8001396:	6838      	ldr	r0, [r7, #0]
 8001398:	f7ff fec2 	bl	8001120 <ArmarPack>
	}
	CDC_Transmit_FS(Ack_pack, 6);
 800139c:	2106      	movs	r1, #6
 800139e:	4803      	ldr	r0, [pc, #12]	; (80013ac <SendACK+0x48>)
 80013a0:	f009 fbc4 	bl	800ab2c <CDC_Transmit_FS>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200006e4 	.word	0x200006e4

080013b0 <communication>:
 * enviar data
 */


void communication( uint8_t *package, volatile GPIO_PinState *rxData,
		            uint8_t *data, uint8_t *_commd, uint8_t *_len, uint8_t *numData){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]

	if( *rxData ){
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d013      	beq.n	80013f0 <communication+0x40>

		if(package[0] == START && (package[package[2] + 4]) == END){
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2bff      	cmp	r3, #255	; 0xff
 80013ce:	d10c      	bne.n	80013ea <communication+0x3a>
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3302      	adds	r3, #2
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	3304      	adds	r3, #4
 80013d8:	68fa      	ldr	r2, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2bfe      	cmp	r3, #254	; 0xfe
 80013e0:	d103      	bne.n	80013ea <communication+0x3a>
			AnalisePack(package, numData);
 80013e2:	69f9      	ldr	r1, [r7, #28]
 80013e4:	68f8      	ldr	r0, [r7, #12]
 80013e6:	f7ff ff4b 	bl	8001280 <AnalisePack>
		}

		*rxData = GPIO_PIN_RESET;
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
	}

	if( waitTime >= 1 && repeat_m){
 80013f0:	4b20      	ldr	r3, [pc, #128]	; (8001474 <communication+0xc4>)
 80013f2:	881b      	ldrh	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d009      	beq.n	800140c <communication+0x5c>
 80013f8:	4b1f      	ldr	r3, [pc, #124]	; (8001478 <communication+0xc8>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d005      	beq.n	800140c <communication+0x5c>
		NoACK = GPIO_PIN_SET;
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <communication+0xcc>)
 8001402:	2201      	movs	r2, #1
 8001404:	701a      	strb	r2, [r3, #0]
		waitTime = 0;
 8001406:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <communication+0xc4>)
 8001408:	2200      	movs	r2, #0
 800140a:	801a      	strh	r2, [r3, #0]
	}

	if(ACK){
 800140c:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <communication+0xd0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00d      	beq.n	8001430 <communication+0x80>
		//memcpy( _data_protocol_save, data , (*_len));
		wait = GPIO_PIN_RESET;
 8001414:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <communication+0xd4>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
		waitTime = 0;
 800141a:	4b16      	ldr	r3, [pc, #88]	; (8001474 <communication+0xc4>)
 800141c:	2200      	movs	r2, #0
 800141e:	801a      	strh	r2, [r3, #0]
		ArmarPack(data, *_commd, *_len , GPIO_PIN_RESET);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	7819      	ldrb	r1, [r3, #0]
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	2300      	movs	r3, #0
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff fe78 	bl	8001120 <ArmarPack>
	}

	if(ACK || NoACK){
 8001430:	4b13      	ldr	r3, [pc, #76]	; (8001480 <communication+0xd0>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d104      	bne.n	8001442 <communication+0x92>
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <communication+0xcc>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d013      	beq.n	800146a <communication+0xba>
		Tx = CDC_Transmit_FS(paquete, (paquete[2]) + 5);
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <communication+0xd8>)
 8001444:	789b      	ldrb	r3, [r3, #2]
 8001446:	3305      	adds	r3, #5
 8001448:	4619      	mov	r1, r3
 800144a:	480f      	ldr	r0, [pc, #60]	; (8001488 <communication+0xd8>)
 800144c:	f009 fb6e 	bl	800ab2c <CDC_Transmit_FS>
 8001450:	4603      	mov	r3, r0
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b0d      	ldr	r3, [pc, #52]	; (800148c <communication+0xdc>)
 8001456:	701a      	strb	r2, [r3, #0]
		ACK = GPIO_PIN_RESET;
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <communication+0xd0>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
		NoACK = GPIO_PIN_RESET;
 800145e:	4b07      	ldr	r3, [pc, #28]	; (800147c <communication+0xcc>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
		wait = GPIO_PIN_SET;
 8001464:	4b07      	ldr	r3, [pc, #28]	; (8001484 <communication+0xd4>)
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
	}

}
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200006e2 	.word	0x200006e2
 8001478:	200006f8 	.word	0x200006f8
 800147c:	200001a4 	.word	0x200001a4
 8001480:	200006f9 	.word	0x200006f9
 8001484:	200006e1 	.word	0x200006e1
 8001488:	2000065c 	.word	0x2000065c
 800148c:	200006fa 	.word	0x200006fa

08001490 <InitResiver>:

uint8_t count = 0, value = 0, adress = 0;


void InitResiver (GPIO_TypeDef* recvpinport, uint16_t recvpin)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	460b      	mov	r3, r1
 800149a:	807b      	strh	r3, [r7, #2]

	params.recvpinport = recvpinport;
 800149c:	4a0f      	ldr	r2, [pc, #60]	; (80014dc <InitResiver+0x4c>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6093      	str	r3, [r2, #8]
	params.recvpin = recvpin;
 80014a2:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <InitResiver+0x4c>)
 80014a4:	887b      	ldrh	r3, [r7, #2]
 80014a6:	8053      	strh	r3, [r2, #2]
	params.rcvstate = IR_STATE_IDLE;
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <InitResiver+0x4c>)
 80014aa:	2202      	movs	r2, #2
 80014ac:	701a      	strb	r2, [r3, #0]
	params.rawlen = 0;
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <InitResiver+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	711a      	strb	r2, [r3, #4]
	params.timer = 0;
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <InitResiver+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
	resive = GPIO_PIN_RESET;
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <InitResiver+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
	numero_selec_flag = GPIO_PIN_RESET;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <InitResiver+0x54>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
	numero_seleccionado = 0;
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <InitResiver+0x58>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
	numero_temp = 0;
 80014cc:	4b07      	ldr	r3, [pc, #28]	; (80014ec <InitResiver+0x5c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	200006fc 	.word	0x200006fc
 80014e0:	20000801 	.word	0x20000801
 80014e4:	20000802 	.word	0x20000802
 80014e8:	200007f4 	.word	0x200007f4
 80014ec:	200007fc 	.word	0x200007fc

080014f0 <reciveData>:


void reciveData(){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0

	uint8_t irdata = (uint8_t) HAL_GPIO_ReadPin(params.recvpinport, params.recvpin);
 80014f6:	4b5e      	ldr	r3, [pc, #376]	; (8001670 <reciveData+0x180>)
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	4b5d      	ldr	r3, [pc, #372]	; (8001670 <reciveData+0x180>)
 80014fc:	885b      	ldrh	r3, [r3, #2]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	4619      	mov	r1, r3
 8001502:	4610      	mov	r0, r2
 8001504:	f002 fd24 	bl	8003f50 <HAL_GPIO_ReadPin>
 8001508:	4603      	mov	r3, r0
 800150a:	71fb      	strb	r3, [r7, #7]

	params.timer++;
 800150c:	4b58      	ldr	r3, [pc, #352]	; (8001670 <reciveData+0x180>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	3301      	adds	r3, #1
 8001512:	4a57      	ldr	r2, [pc, #348]	; (8001670 <reciveData+0x180>)
 8001514:	60d3      	str	r3, [r2, #12]

	if (params.rawlen >= IR_MAXBUFF) params.rcvstate = IR_STATE_OVERFLOW ;
 8001516:	4b56      	ldr	r3, [pc, #344]	; (8001670 <reciveData+0x180>)
 8001518:	791b      	ldrb	r3, [r3, #4]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b64      	cmp	r3, #100	; 0x64
 800151e:	d902      	bls.n	8001526 <reciveData+0x36>
 8001520:	4b53      	ldr	r3, [pc, #332]	; (8001670 <reciveData+0x180>)
 8001522:	2206      	movs	r2, #6
 8001524:	701a      	strb	r2, [r3, #0]

	switch(params.rcvstate)
 8001526:	4b52      	ldr	r3, [pc, #328]	; (8001670 <reciveData+0x180>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	3b02      	subs	r3, #2
 800152e:	2b03      	cmp	r3, #3
 8001530:	d872      	bhi.n	8001618 <reciveData+0x128>
 8001532:	a201      	add	r2, pc, #4	; (adr r2, 8001538 <reciveData+0x48>)
 8001534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001538:	08001549 	.word	0x08001549
 800153c:	08001587 	.word	0x08001587
 8001540:	080015bf 	.word	0x080015bf
 8001544:	080015fd 	.word	0x080015fd
	{
		case IR_STATE_IDLE:
			if (irdata == IR_MARK)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d15d      	bne.n	800160a <reciveData+0x11a>
			{

				if (params.timer < 26)
 800154e:	4b48      	ldr	r3, [pc, #288]	; (8001670 <reciveData+0x180>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2b19      	cmp	r3, #25
 8001554:	d803      	bhi.n	800155e <reciveData+0x6e>
				{
					params.timer = 0;
 8001556:	4b46      	ldr	r3, [pc, #280]	; (8001670 <reciveData+0x180>)
 8001558:	2200      	movs	r2, #0
 800155a:	60da      	str	r2, [r3, #12]
					Compress[0]                      = 0;
					Compress[1]                      = 0xaa;
				}
			}

			break;
 800155c:	e055      	b.n	800160a <reciveData+0x11a>
					params.overflow                  = 0;
 800155e:	4b44      	ldr	r3, [pc, #272]	; (8001670 <reciveData+0x180>)
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
					params.rawlen                    = 0;
 8001566:	4b42      	ldr	r3, [pc, #264]	; (8001670 <reciveData+0x180>)
 8001568:	2200      	movs	r2, #0
 800156a:	711a      	strb	r2, [r3, #4]
					params.timer                     = 0;
 800156c:	4b40      	ldr	r3, [pc, #256]	; (8001670 <reciveData+0x180>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
					params.rcvstate                  = IR_STATE_MARK;
 8001572:	4b3f      	ldr	r3, [pc, #252]	; (8001670 <reciveData+0x180>)
 8001574:	2203      	movs	r2, #3
 8001576:	701a      	strb	r2, [r3, #0]
					Compress[0]                      = 0;
 8001578:	4b3e      	ldr	r3, [pc, #248]	; (8001674 <reciveData+0x184>)
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
					Compress[1]                      = 0xaa;
 800157e:	4b3d      	ldr	r3, [pc, #244]	; (8001674 <reciveData+0x184>)
 8001580:	22aa      	movs	r2, #170	; 0xaa
 8001582:	705a      	strb	r2, [r3, #1]
			break;
 8001584:	e041      	b.n	800160a <reciveData+0x11a>

			//------------------------------------------------------------------------------

		case IR_STATE_MARK:

			if (irdata == IR_SPACE && params.timer != 0)
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d140      	bne.n	800160e <reciveData+0x11e>
 800158c:	4b38      	ldr	r3, [pc, #224]	; (8001670 <reciveData+0x180>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d03c      	beq.n	800160e <reciveData+0x11e>
			{
				params.rawbuf[params.rawlen++] = params.timer;
 8001594:	4b36      	ldr	r3, [pc, #216]	; (8001670 <reciveData+0x180>)
 8001596:	68d8      	ldr	r0, [r3, #12]
 8001598:	4b35      	ldr	r3, [pc, #212]	; (8001670 <reciveData+0x180>)
 800159a:	791b      	ldrb	r3, [r3, #4]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	1c5a      	adds	r2, r3, #1
 80015a0:	b2d1      	uxtb	r1, r2
 80015a2:	4a33      	ldr	r2, [pc, #204]	; (8001670 <reciveData+0x180>)
 80015a4:	7111      	strb	r1, [r2, #4]
 80015a6:	4619      	mov	r1, r3
 80015a8:	b2c2      	uxtb	r2, r0
 80015aa:	4b31      	ldr	r3, [pc, #196]	; (8001670 <reciveData+0x180>)
 80015ac:	440b      	add	r3, r1
 80015ae:	741a      	strb	r2, [r3, #16]
				params.timer                     = 0;
 80015b0:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <reciveData+0x180>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
				params.rcvstate                  = IR_STATE_SPACE;
 80015b6:	4b2e      	ldr	r3, [pc, #184]	; (8001670 <reciveData+0x180>)
 80015b8:	2204      	movs	r2, #4
 80015ba:	701a      	strb	r2, [r3, #0]
			}
			break;
 80015bc:	e027      	b.n	800160e <reciveData+0x11e>
			//-------------------------------------------------------------------------------

		case IR_STATE_SPACE:

			if (irdata == IR_MARK && params.timer != 0)
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d111      	bne.n	80015e8 <reciveData+0xf8>
 80015c4:	4b2a      	ldr	r3, [pc, #168]	; (8001670 <reciveData+0x180>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00d      	beq.n	80015e8 <reciveData+0xf8>
			{
				if( params.timer < 36){
 80015cc:	4b28      	ldr	r3, [pc, #160]	; (8001670 <reciveData+0x180>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	2b23      	cmp	r3, #35	; 0x23
 80015d2:	d806      	bhi.n	80015e2 <reciveData+0xf2>

					params.rcvstate                  = IR_STATE_MARK;
 80015d4:	4b26      	ldr	r3, [pc, #152]	; (8001670 <reciveData+0x180>)
 80015d6:	2203      	movs	r2, #3
 80015d8:	701a      	strb	r2, [r3, #0]
					params.timer                     = 0;
 80015da:	4b25      	ldr	r3, [pc, #148]	; (8001670 <reciveData+0x180>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
				if( params.timer < 36){
 80015e0:	e00b      	b.n	80015fa <reciveData+0x10a>

				}else{

					resume();
 80015e2:	f000 f84f 	bl	8001684 <resume>
				if( params.timer < 36){
 80015e6:	e008      	b.n	80015fa <reciveData+0x10a>

				}
			}
			else if (params.timer > 700)
 80015e8:	4b21      	ldr	r3, [pc, #132]	; (8001670 <reciveData+0x180>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80015f0:	d90f      	bls.n	8001612 <reciveData+0x122>
			{

				params.rcvstate = IR_STATE_STOP;
 80015f2:	4b1f      	ldr	r3, [pc, #124]	; (8001670 <reciveData+0x180>)
 80015f4:	2205      	movs	r2, #5
 80015f6:	701a      	strb	r2, [r3, #0]

			}
			break;
 80015f8:	e00b      	b.n	8001612 <reciveData+0x122>
 80015fa:	e00a      	b.n	8001612 <reciveData+0x122>

		//......................................................................
		case IR_STATE_STOP:  // stop read
			if (irdata == IR_MARK)  {
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d109      	bne.n	8001616 <reciveData+0x126>

				params.timer = 0 ;
 8001602:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <reciveData+0x180>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
				/*
				CDC_Transmit_FS(params.rawbuf,params.rawlen);
				params.rcvstate = IR_STATE_IDLE;
				*/
			}
			break;
 8001608:	e005      	b.n	8001616 <reciveData+0x126>
			break;
 800160a:	bf00      	nop
 800160c:	e004      	b.n	8001618 <reciveData+0x128>
			break;
 800160e:	bf00      	nop
 8001610:	e002      	b.n	8001618 <reciveData+0x128>
			break;
 8001612:	bf00      	nop
 8001614:	e000      	b.n	8001618 <reciveData+0x128>
			break;
 8001616:	bf00      	nop
			break;
			*/
	}


	if(params.rcvstate == IR_STATE_MARK || params.rcvstate == IR_STATE_SPACE){
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <reciveData+0x180>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b03      	cmp	r3, #3
 8001620:	d004      	beq.n	800162c <reciveData+0x13c>
 8001622:	4b13      	ldr	r3, [pc, #76]	; (8001670 <reciveData+0x180>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b04      	cmp	r3, #4
 800162a:	d112      	bne.n	8001652 <reciveData+0x162>
		if (irdata == IR_MARK) {
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d106      	bne.n	8001640 <reciveData+0x150>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001638:	480f      	ldr	r0, [pc, #60]	; (8001678 <reciveData+0x188>)
 800163a:	f002 fca0 	bl	8003f7e <HAL_GPIO_WritePin>
 800163e:	e008      	b.n	8001652 <reciveData+0x162>
		}
		else if((irdata == IR_SPACE)){
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d105      	bne.n	8001652 <reciveData+0x162>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); }
 8001646:	2200      	movs	r2, #0
 8001648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800164c:	480a      	ldr	r0, [pc, #40]	; (8001678 <reciveData+0x188>)
 800164e:	f002 fc96 	bl	8003f7e <HAL_GPIO_WritePin>
	}

	if( params.rcvstate == IR_STATE_STOP ){
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <reciveData+0x180>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b05      	cmp	r3, #5
 800165a:	d105      	bne.n	8001668 <reciveData+0x178>

		decodeData(&irresults);
 800165c:	4807      	ldr	r0, [pc, #28]	; (800167c <reciveData+0x18c>)
 800165e:	f000 f81f 	bl	80016a0 <decodeData>
		resive = GPIO_PIN_SET;
 8001662:	4b07      	ldr	r3, [pc, #28]	; (8001680 <reciveData+0x190>)
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]

	}
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	200006fc 	.word	0x200006fc
 8001674:	200007f0 	.word	0x200007f0
 8001678:	40010c00 	.word	0x40010c00
 800167c:	200007d8 	.word	0x200007d8
 8001680:	20000801 	.word	0x20000801

08001684 <resume>:

void resume ()
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
	params.rcvstate = IR_STATE_IDLE;
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <resume+0x18>)
 800168a:	2202      	movs	r2, #2
 800168c:	701a      	strb	r2, [r3, #0]
	params.rawlen = 0;
 800168e:	4b03      	ldr	r3, [pc, #12]	; (800169c <resume+0x18>)
 8001690:	2200      	movs	r2, #0
 8001692:	711a      	strb	r2, [r3, #4]

}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	200006fc 	.word	0x200006fc

080016a0 <decodeData>:


uint8_t decodeData(volatile ir_decode_results *record ){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]


	if ( !( (params.rawbuf[0]) <= 50 && (params.rawbuf[0]) >= 44  )){
 80016a8:	4b14      	ldr	r3, [pc, #80]	; (80016fc <decodeData+0x5c>)
 80016aa:	7c1b      	ldrb	r3, [r3, #16]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b32      	cmp	r3, #50	; 0x32
 80016b0:	d804      	bhi.n	80016bc <decodeData+0x1c>
 80016b2:	4b12      	ldr	r3, [pc, #72]	; (80016fc <decodeData+0x5c>)
 80016b4:	7c1b      	ldrb	r3, [r3, #16]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b2b      	cmp	r3, #43	; 0x2b
 80016ba:	d803      	bhi.n	80016c4 <decodeData+0x24>
		resume();
 80016bc:	f7ff ffe2 	bl	8001684 <resume>
		return 0 ;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e016      	b.n	80016f2 <decodeData+0x52>
	}

	identify(&value,1,7);
 80016c4:	2207      	movs	r2, #7
 80016c6:	2101      	movs	r1, #1
 80016c8:	480d      	ldr	r0, [pc, #52]	; (8001700 <decodeData+0x60>)
 80016ca:	f000 f81f 	bl	800170c <identify>
	identify(&adress,7,12);
 80016ce:	220c      	movs	r2, #12
 80016d0:	2107      	movs	r1, #7
 80016d2:	480c      	ldr	r0, [pc, #48]	; (8001704 <decodeData+0x64>)
 80016d4:	f000 f81a 	bl	800170c <identify>

	Compress[0] = value;
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <decodeData+0x60>)
 80016da:	781a      	ldrb	r2, [r3, #0]
 80016dc:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <decodeData+0x68>)
 80016de:	701a      	strb	r2, [r3, #0]
	Compress[1] = adress;
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <decodeData+0x64>)
 80016e2:	781a      	ldrb	r2, [r3, #0]
 80016e4:	4b08      	ldr	r3, [pc, #32]	; (8001708 <decodeData+0x68>)
 80016e6:	705a      	strb	r2, [r3, #1]

	detectar_tecla();
 80016e8:	f000 f8ba 	bl	8001860 <detectar_tecla>

	resume();
 80016ec:	f7ff ffca 	bl	8001684 <resume>

	return 1;
 80016f0:	2301      	movs	r3, #1

}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200006fc 	.word	0x200006fc
 8001700:	200001a6 	.word	0x200001a6
 8001704:	200001a7 	.word	0x200001a7
 8001708:	200007f0 	.word	0x200007f0

0800170c <identify>:


uint8_t identify( uint8_t *save, uint8_t pos, uint8_t fin){
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
 8001718:	4613      	mov	r3, r2
 800171a:	70bb      	strb	r3, [r7, #2]

	for(count = pos; count <= fin; count ++){
 800171c:	4a24      	ldr	r2, [pc, #144]	; (80017b0 <identify+0xa4>)
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	7013      	strb	r3, [r2, #0]
 8001722:	e03a      	b.n	800179a <identify+0x8e>

		if ( params.rawbuf[count] >= 20 && params.rawbuf[count] <= 28 ){
 8001724:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <identify+0xa4>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4b22      	ldr	r3, [pc, #136]	; (80017b4 <identify+0xa8>)
 800172c:	4413      	add	r3, r2
 800172e:	7c1b      	ldrb	r3, [r3, #16]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b13      	cmp	r3, #19
 8001734:	d913      	bls.n	800175e <identify+0x52>
 8001736:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <identify+0xa4>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	4b1d      	ldr	r3, [pc, #116]	; (80017b4 <identify+0xa8>)
 800173e:	4413      	add	r3, r2
 8001740:	7c1b      	ldrb	r3, [r3, #16]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	2b1c      	cmp	r3, #28
 8001746:	d80a      	bhi.n	800175e <identify+0x52>
			*save = (*save << 1) | 1;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	b25b      	sxtb	r3, r3
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	b25b      	sxtb	r3, r3
 8001756:	b2da      	uxtb	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	701a      	strb	r2, [r3, #0]
 800175c:	e017      	b.n	800178e <identify+0x82>
		}
		else if( params.rawbuf[count] >= 8 && params.rawbuf[count] <= 16 ){
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <identify+0xa4>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	461a      	mov	r2, r3
 8001764:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <identify+0xa8>)
 8001766:	4413      	add	r3, r2
 8001768:	7c1b      	ldrb	r3, [r3, #16]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b07      	cmp	r3, #7
 800176e:	d90e      	bls.n	800178e <identify+0x82>
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <identify+0xa4>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <identify+0xa8>)
 8001778:	4413      	add	r3, r2
 800177a:	7c1b      	ldrb	r3, [r3, #16]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b10      	cmp	r3, #16
 8001780:	d805      	bhi.n	800178e <identify+0x82>
			*save = (*save << 1) | 0;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	b2da      	uxtb	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	701a      	strb	r2, [r3, #0]
	for(count = pos; count <= fin; count ++){
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <identify+0xa4>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	3301      	adds	r3, #1
 8001794:	b2da      	uxtb	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <identify+0xa4>)
 8001798:	701a      	strb	r2, [r3, #0]
 800179a:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <identify+0xa4>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	78ba      	ldrb	r2, [r7, #2]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d2bf      	bcs.n	8001724 <identify+0x18>
		}
	}

	return 1;
 80017a4:	2301      	movs	r3, #1
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	200001a5 	.word	0x200001a5
 80017b4:	200006fc 	.word	0x200006fc

080017b8 <leer_num>:

void leer_num(){
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0


		if(Compress[0] == 0x68 && Compress[1] == 0xcb && !numero_selec_flag){
 80017bc:	4b22      	ldr	r3, [pc, #136]	; (8001848 <leer_num+0x90>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b68      	cmp	r3, #104	; 0x68
 80017c2:	d112      	bne.n	80017ea <leer_num+0x32>
 80017c4:	4b20      	ldr	r3, [pc, #128]	; (8001848 <leer_num+0x90>)
 80017c6:	785b      	ldrb	r3, [r3, #1]
 80017c8:	2bcb      	cmp	r3, #203	; 0xcb
 80017ca:	d10e      	bne.n	80017ea <leer_num+0x32>
 80017cc:	4b1f      	ldr	r3, [pc, #124]	; (800184c <leer_num+0x94>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d10a      	bne.n	80017ea <leer_num+0x32>

			numero_temp              = numero_seleccionado;
 80017d4:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <leer_num+0x98>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a1e      	ldr	r2, [pc, #120]	; (8001854 <leer_num+0x9c>)
 80017da:	6013      	str	r3, [r2, #0]
			numero_seleccionado      = 0;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <leer_num+0x98>)
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
			numero_selec_flag        = GPIO_PIN_SET;
 80017e2:	4b1a      	ldr	r3, [pc, #104]	; (800184c <leer_num+0x94>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	701a      	strb	r2, [r3, #0]
 80017e8:	e029      	b.n	800183e <leer_num+0x86>

		}
		else if(Compress[0] == 0x38 && Compress[1] == 0xcb)
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <leer_num+0x90>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b38      	cmp	r3, #56	; 0x38
 80017f0:	d10c      	bne.n	800180c <leer_num+0x54>
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <leer_num+0x90>)
 80017f4:	785b      	ldrb	r3, [r3, #1]
 80017f6:	2bcb      	cmp	r3, #203	; 0xcb
 80017f8:	d108      	bne.n	800180c <leer_num+0x54>
		{
			numero_seleccionado /= 10;
 80017fa:	4b15      	ldr	r3, [pc, #84]	; (8001850 <leer_num+0x98>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a16      	ldr	r2, [pc, #88]	; (8001858 <leer_num+0xa0>)
 8001800:	fba2 2303 	umull	r2, r3, r2, r3
 8001804:	08db      	lsrs	r3, r3, #3
 8001806:	4a12      	ldr	r2, [pc, #72]	; (8001850 <leer_num+0x98>)
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	e018      	b.n	800183e <leer_num+0x86>
		}
		else if(tecla_actual < 10){
 800180c:	4b13      	ldr	r3, [pc, #76]	; (800185c <leer_num+0xa4>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b09      	cmp	r3, #9
 8001812:	d814      	bhi.n	800183e <leer_num+0x86>

			numero_selec_flag     = GPIO_PIN_RESET;
 8001814:	4b0d      	ldr	r3, [pc, #52]	; (800184c <leer_num+0x94>)
 8001816:	2200      	movs	r2, #0
 8001818:	701a      	strb	r2, [r3, #0]
			numero_seleccionado   *= 10;
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <leer_num+0x98>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	461a      	mov	r2, r3
 8001828:	4b09      	ldr	r3, [pc, #36]	; (8001850 <leer_num+0x98>)
 800182a:	601a      	str	r2, [r3, #0]
			numero_seleccionado   += tecla_actual;
 800182c:	4b0b      	ldr	r3, [pc, #44]	; (800185c <leer_num+0xa4>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <leer_num+0x98>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4413      	add	r3, r2
 8001838:	4a05      	ldr	r2, [pc, #20]	; (8001850 <leer_num+0x98>)
 800183a:	6013      	str	r3, [r2, #0]

		}
}
 800183c:	e7ff      	b.n	800183e <leer_num+0x86>
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	200007f0 	.word	0x200007f0
 800184c:	20000802 	.word	0x20000802
 8001850:	200007f4 	.word	0x200007f4
 8001854:	200007fc 	.word	0x200007fc
 8001858:	cccccccd 	.word	0xcccccccd
 800185c:	20000800 	.word	0x20000800

08001860 <detectar_tecla>:

void detectar_tecla(){
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
	 switch (Compress[1]) {
 8001864:	4b2c      	ldr	r3, [pc, #176]	; (8001918 <detectar_tecla+0xb8>)
 8001866:	785b      	ldrb	r3, [r3, #1]
 8001868:	2bcb      	cmp	r3, #203	; 0xcb
 800186a:	d14c      	bne.n	8001906 <detectar_tecla+0xa6>
	    case 0xCB:
	        switch (Compress[0]) {
 800186c:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <detectar_tecla+0xb8>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b30      	cmp	r3, #48	; 0x30
 8001872:	d033      	beq.n	80018dc <detectar_tecla+0x7c>
 8001874:	2b30      	cmp	r3, #48	; 0x30
 8001876:	dc0b      	bgt.n	8001890 <detectar_tecla+0x30>
 8001878:	2b08      	cmp	r3, #8
 800187a:	d037      	beq.n	80018ec <detectar_tecla+0x8c>
 800187c:	2b08      	cmp	r3, #8
 800187e:	dc02      	bgt.n	8001886 <detectar_tecla+0x26>
 8001880:	2b00      	cmp	r3, #0
 8001882:	d013      	beq.n	80018ac <detectar_tecla+0x4c>
 8001884:	e03a      	b.n	80018fc <detectar_tecla+0x9c>
 8001886:	2b10      	cmp	r3, #16
 8001888:	d020      	beq.n	80018cc <detectar_tecla+0x6c>
 800188a:	2b20      	cmp	r3, #32
 800188c:	d016      	beq.n	80018bc <detectar_tecla+0x5c>
 800188e:	e035      	b.n	80018fc <detectar_tecla+0x9c>
 8001890:	2b50      	cmp	r3, #80	; 0x50
 8001892:	d01f      	beq.n	80018d4 <detectar_tecla+0x74>
 8001894:	2b50      	cmp	r3, #80	; 0x50
 8001896:	dc04      	bgt.n	80018a2 <detectar_tecla+0x42>
 8001898:	2b40      	cmp	r3, #64	; 0x40
 800189a:	d00b      	beq.n	80018b4 <detectar_tecla+0x54>
 800189c:	2b48      	cmp	r3, #72	; 0x48
 800189e:	d029      	beq.n	80018f4 <detectar_tecla+0x94>
 80018a0:	e02c      	b.n	80018fc <detectar_tecla+0x9c>
 80018a2:	2b60      	cmp	r3, #96	; 0x60
 80018a4:	d00e      	beq.n	80018c4 <detectar_tecla+0x64>
 80018a6:	2b70      	cmp	r3, #112	; 0x70
 80018a8:	d01c      	beq.n	80018e4 <detectar_tecla+0x84>
 80018aa:	e027      	b.n	80018fc <detectar_tecla+0x9c>
	            case 0x00:
	                tecla_actual = 1;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <detectar_tecla+0xbc>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
	            break;
 80018b2:	e027      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x40:
	            	tecla_actual = 2;
 80018b4:	4b19      	ldr	r3, [pc, #100]	; (800191c <detectar_tecla+0xbc>)
 80018b6:	2202      	movs	r2, #2
 80018b8:	701a      	strb	r2, [r3, #0]
	            break;
 80018ba:	e023      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x20:
	            	tecla_actual = 3;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <detectar_tecla+0xbc>)
 80018be:	2203      	movs	r2, #3
 80018c0:	701a      	strb	r2, [r3, #0]
	            break;
 80018c2:	e01f      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x60:
	            	tecla_actual = 4;
 80018c4:	4b15      	ldr	r3, [pc, #84]	; (800191c <detectar_tecla+0xbc>)
 80018c6:	2204      	movs	r2, #4
 80018c8:	701a      	strb	r2, [r3, #0]
	            break;
 80018ca:	e01b      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x10:
	            	tecla_actual = 5;
 80018cc:	4b13      	ldr	r3, [pc, #76]	; (800191c <detectar_tecla+0xbc>)
 80018ce:	2205      	movs	r2, #5
 80018d0:	701a      	strb	r2, [r3, #0]
	            break;
 80018d2:	e017      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x50:
	            	tecla_actual = 6;
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <detectar_tecla+0xbc>)
 80018d6:	2206      	movs	r2, #6
 80018d8:	701a      	strb	r2, [r3, #0]
	            break;
 80018da:	e013      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x30:
	            	tecla_actual = 7;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <detectar_tecla+0xbc>)
 80018de:	2207      	movs	r2, #7
 80018e0:	701a      	strb	r2, [r3, #0]
	            break;
 80018e2:	e00f      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x70:
	            	tecla_actual = 8;
 80018e4:	4b0d      	ldr	r3, [pc, #52]	; (800191c <detectar_tecla+0xbc>)
 80018e6:	2208      	movs	r2, #8
 80018e8:	701a      	strb	r2, [r3, #0]
	            break;
 80018ea:	e00b      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x08:
	            	tecla_actual = 9;
 80018ec:	4b0b      	ldr	r3, [pc, #44]	; (800191c <detectar_tecla+0xbc>)
 80018ee:	2209      	movs	r2, #9
 80018f0:	701a      	strb	r2, [r3, #0]
	            break;
 80018f2:	e007      	b.n	8001904 <detectar_tecla+0xa4>
	            case 0x48:
	            	tecla_actual = 0;
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <detectar_tecla+0xbc>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
	            break;
 80018fa:	e003      	b.n	8001904 <detectar_tecla+0xa4>
	            default:
	            	tecla_actual = 10;
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <detectar_tecla+0xbc>)
 80018fe:	220a      	movs	r2, #10
 8001900:	701a      	strb	r2, [r3, #0]
	            	break;
 8001902:	bf00      	nop
	        }
	        break;
 8001904:	e003      	b.n	800190e <detectar_tecla+0xae>
	     default:
	       tecla_actual = 10;
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <detectar_tecla+0xbc>)
 8001908:	220a      	movs	r2, #10
 800190a:	701a      	strb	r2, [r3, #0]
	       break;
 800190c:	bf00      	nop
	 }
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	200007f0 	.word	0x200007f0
 800191c:	20000800 	.word	0x20000800

08001920 <initPID_ch_m>:
	q1=-kp*(1-Ts/(2.0*ti)+(2.0*td)/Ts);
	q2=(kp*td)/Ts;

}

void initPID_ch_m( Motor * ref ){
 8001920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]

	ref->pid.u=0.0;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	; 0x24
	ref->pid.u_1=0.0;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	629a      	str	r2, [r3, #40]	; 0x28

	ref->pid.ref=555.0;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a92      	ldr	r2, [pc, #584]	; (8001b88 <initPID_ch_m+0x268>)
 800193e:	621a      	str	r2, [r3, #32]

	ref->pid.feedback = 555.0;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a91      	ldr	r2, [pc, #580]	; (8001b88 <initPID_ch_m+0x268>)
 8001944:	61da      	str	r2, [r3, #28]

	ref->pid.e=0.0;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f04f 0200 	mov.w	r2, #0
 800194c:	645a      	str	r2, [r3, #68]	; 0x44
	ref->pid.e_1=0.0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f04f 0200 	mov.w	r2, #0
 8001954:	649a      	str	r2, [r3, #72]	; 0x48
	ref->pid.e_2=0.0;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f04f 0200 	mov.w	r2, #0
 800195c:	64da      	str	r2, [r3, #76]	; 0x4c

	ref->pid.Ts = 1;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001964:	65da      	str	r2, [r3, #92]	; 0x5c

	ref->pid.k= 1;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800196c:	651a      	str	r2, [r3, #80]	; 0x50
	ref->pid.tau= 1;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001974:	655a      	str	r2, [r3, #84]	; 0x54
	ref->pid.theta= 5 + ref->pid.Ts/2 ;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800197a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fa4e 	bl	8000e20 <__aeabi_fdiv>
 8001984:	4603      	mov	r3, r0
 8001986:	4981      	ldr	r1, [pc, #516]	; (8001b8c <initPID_ch_m+0x26c>)
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff f88d 	bl	8000aa8 <__addsf3>
 800198e:	4603      	mov	r3, r0
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	659a      	str	r2, [r3, #88]	; 0x58

	//*************************************************************************//
	//*****************   SINTONIA POR ZIEGLER y NICHOLS    *******************//
	//*************************************************************************//

	ref->pid.kp =   ((1.2 * ref->pid.tau) / (ref->pid.k * ref->pid.theta));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fd3c 	bl	8000418 <__aeabi_f2d>
 80019a0:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80019a4:	4b7a      	ldr	r3, [pc, #488]	; (8001b90 <initPID_ch_m+0x270>)
 80019a6:	f7fe fd8f 	bl	80004c8 <__aeabi_dmul>
 80019aa:	4603      	mov	r3, r0
 80019ac:	460c      	mov	r4, r1
 80019ae:	4625      	mov	r5, r4
 80019b0:	461c      	mov	r4, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	4619      	mov	r1, r3
 80019bc:	4610      	mov	r0, r2
 80019be:	f7ff f97b 	bl	8000cb8 <__aeabi_fmul>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd27 	bl	8000418 <__aeabi_f2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4620      	mov	r0, r4
 80019d0:	4629      	mov	r1, r5
 80019d2:	f7fe fea3 	bl	800071c <__aeabi_ddiv>
 80019d6:	4603      	mov	r3, r0
 80019d8:	460c      	mov	r4, r1
 80019da:	4618      	mov	r0, r3
 80019dc:	4621      	mov	r1, r4
 80019de:	f7ff f80d 	bl	80009fc <__aeabi_d2f>
 80019e2:	4602      	mov	r2, r0
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	62da      	str	r2, [r3, #44]	; 0x2c
	ref->pid.ti =   2.0 * ref->pid.theta;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ec:	4619      	mov	r1, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff f85a 	bl	8000aa8 <__addsf3>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	631a      	str	r2, [r3, #48]	; 0x30
	ref->pid.td =   0.5 * ref->pid.theta;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a00:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff f957 	bl	8000cb8 <__aeabi_fmul>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	635a      	str	r2, [r3, #52]	; 0x34

	ref->pid.q0 =    ref->pid.kp * ( 1 + ref->pid.Ts / ( 2.0 * ref->pid.ti ) + ref->pid.td/ref->pid.Ts);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fcfe 	bl	8000418 <__aeabi_f2d>
 8001a1c:	4604      	mov	r4, r0
 8001a1e:	460d      	mov	r5, r1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fcf7 	bl	8000418 <__aeabi_f2d>
 8001a2a:	4680      	mov	r8, r0
 8001a2c:	4689      	mov	r9, r1
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fcf0 	bl	8000418 <__aeabi_f2d>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	f7fe fb8e 	bl	800015c <__adddf3>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4640      	mov	r0, r8
 8001a46:	4649      	mov	r1, r9
 8001a48:	f7fe fe68 	bl	800071c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	4b4e      	ldr	r3, [pc, #312]	; (8001b94 <initPID_ch_m+0x274>)
 8001a5a:	f7fe fb7f 	bl	800015c <__adddf3>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4690      	mov	r8, r2
 8001a64:	4699      	mov	r9, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4610      	mov	r0, r2
 8001a72:	f7ff f9d5 	bl	8000e20 <__aeabi_fdiv>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fccd 	bl	8000418 <__aeabi_f2d>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4640      	mov	r0, r8
 8001a84:	4649      	mov	r1, r9
 8001a86:	f7fe fb69 	bl	800015c <__adddf3>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	4620      	mov	r0, r4
 8001a90:	4629      	mov	r1, r5
 8001a92:	f7fe fd19 	bl	80004c8 <__aeabi_dmul>
 8001a96:	4603      	mov	r3, r0
 8001a98:	460c      	mov	r4, r1
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	4621      	mov	r1, r4
 8001a9e:	f7fe ffad 	bl	80009fc <__aeabi_d2f>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	639a      	str	r2, [r3, #56]	; 0x38
	ref->pid.q1 =   - (ref->pid.kp*( 1 - ref->pid.Ts / ( 2.0 * ref->pid.ti ) + ( 2.0 * ref->pid.td)/ref->pid.Ts));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fcb3 	bl	8000418 <__aeabi_f2d>
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	460d      	mov	r5, r1
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fcac 	bl	8000418 <__aeabi_f2d>
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	4689      	mov	r9, r1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fca5 	bl	8000418 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	f7fe fb43 	bl	800015c <__adddf3>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4640      	mov	r0, r8
 8001adc:	4649      	mov	r1, r9
 8001ade:	f7fe fe1d 	bl	800071c <__aeabi_ddiv>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	f04f 0000 	mov.w	r0, #0
 8001aea:	492a      	ldr	r1, [pc, #168]	; (8001b94 <initPID_ch_m+0x274>)
 8001aec:	f7fe fb34 	bl	8000158 <__aeabi_dsub>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4690      	mov	r8, r2
 8001af6:	4699      	mov	r9, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fc8b 	bl	8000418 <__aeabi_f2d>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	f7fe fb29 	bl	800015c <__adddf3>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4692      	mov	sl, r2
 8001b10:	469b      	mov	fp, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fc7e 	bl	8000418 <__aeabi_f2d>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4650      	mov	r0, sl
 8001b22:	4659      	mov	r1, fp
 8001b24:	f7fe fdfa 	bl	800071c <__aeabi_ddiv>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4640      	mov	r0, r8
 8001b2e:	4649      	mov	r1, r9
 8001b30:	f7fe fb14 	bl	800015c <__adddf3>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4620      	mov	r0, r4
 8001b3a:	4629      	mov	r1, r5
 8001b3c:	f7fe fcc4 	bl	80004c8 <__aeabi_dmul>
 8001b40:	4603      	mov	r3, r0
 8001b42:	460c      	mov	r4, r1
 8001b44:	4618      	mov	r0, r3
 8001b46:	4621      	mov	r1, r4
 8001b48:	f7fe ff58 	bl	80009fc <__aeabi_d2f>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	63da      	str	r2, [r3, #60]	; 0x3c
	ref->pid.q2 =   (ref->pid.kp * ref->pid.td)/ref->pid.Ts;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4610      	mov	r0, r2
 8001b62:	f7ff f8a9 	bl	8000cb8 <__aeabi_fmul>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4610      	mov	r0, r2
 8001b72:	f7ff f955 	bl	8000e20 <__aeabi_fdiv>
 8001b76:	4603      	mov	r3, r0
 8001b78:	461a      	mov	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	641a      	str	r2, [r3, #64]	; 0x40

}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b88:	440ac000 	.word	0x440ac000
 8001b8c:	40a00000 	.word	0x40a00000
 8001b90:	3ff33333 	.word	0x3ff33333
 8001b94:	3ff00000 	.word	0x3ff00000

08001b98 <PID_m>:

void PID_m( Motor* ref ){
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]

	ref->pid.e = (ref->pid.ref - ref->pid.feedback); // calcular error
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a1a      	ldr	r2, [r3, #32]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4610      	mov	r0, r2
 8001bac:	f7fe ff7a 	bl	8000aa4 <__aeabi_fsub>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	645a      	str	r2, [r3, #68]	; 0x44

	if( (ref->pid.e < 1.4) && (ref->pid.e > (-1.4)) ){
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fc2b 	bl	8000418 <__aeabi_f2d>
 8001bc2:	a33f      	add	r3, pc, #252	; (adr r3, 8001cc0 <PID_m+0x128>)
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	f7fe fef0 	bl	80009ac <__aeabi_dcmplt>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d019      	beq.n	8001c06 <PID_m+0x6e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fc1e 	bl	8000418 <__aeabi_f2d>
 8001bdc:	a33a      	add	r3, pc, #232	; (adr r3, 8001cc8 <PID_m+0x130>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	f7fe ff01 	bl	80009e8 <__aeabi_dcmpgt>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d00c      	beq.n	8001c06 <PID_m+0x6e>

		ref->pid.u = 0;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	625a      	str	r2, [r3, #36]	; 0x24
		ref->pid.e = 0;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	645a      	str	r2, [r3, #68]	; 0x44
		ref->in_pos = 1;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8001c04:	e04c      	b.n	8001ca0 <PID_m+0x108>

	}else{

		ref->in_pos = 0;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

		ref->pid.u = ref->pid.u_1 + ref->pid.q0 * ref->pid.e + ref->pid.q1*ref->pid.e_1 +
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	f7ff f84b 	bl	8000cb8 <__aeabi_fmul>
 8001c22:	4603      	mov	r3, r0
 8001c24:	4619      	mov	r1, r3
 8001c26:	4620      	mov	r0, r4
 8001c28:	f7fe ff3e 	bl	8000aa8 <__addsf3>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	461c      	mov	r4, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	f7ff f83c 	bl	8000cb8 <__aeabi_fmul>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4619      	mov	r1, r3
 8001c44:	4620      	mov	r0, r4
 8001c46:	f7fe ff2f 	bl	8000aa8 <__addsf3>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461c      	mov	r4, r3
				ref->pid.q2*ref->pid.e_2; //Ley del controlador PID discreto
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	4619      	mov	r1, r3
 8001c58:	4610      	mov	r0, r2
 8001c5a:	f7ff f82d 	bl	8000cb8 <__aeabi_fmul>
 8001c5e:	4603      	mov	r3, r0
		ref->pid.u = ref->pid.u_1 + ref->pid.q0 * ref->pid.e + ref->pid.q1*ref->pid.e_1 +
 8001c60:	4619      	mov	r1, r3
 8001c62:	4620      	mov	r0, r4
 8001c64:	f7fe ff20 	bl	8000aa8 <__addsf3>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	625a      	str	r2, [r3, #36]	; 0x24

		if (ref->pid.u >= 23) //Saturo la accion de control 'uT' en un tope maximo y minimo
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c74:	4916      	ldr	r1, [pc, #88]	; (8001cd0 <PID_m+0x138>)
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff f9d0 	bl	800101c <__aeabi_fcmpge>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d002      	beq.n	8001c88 <PID_m+0xf0>
			ref->pid.u = 23;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <PID_m+0x138>)
 8001c86:	625a      	str	r2, [r3, #36]	; 0x24
		if (ref->pid.u <= -23)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	4911      	ldr	r1, [pc, #68]	; (8001cd4 <PID_m+0x13c>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff f9ba 	bl	8001008 <__aeabi_fcmple>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d002      	beq.n	8001ca0 <PID_m+0x108>
			ref->pid.u = -23;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a0d      	ldr	r2, [pc, #52]	; (8001cd4 <PID_m+0x13c>)
 8001c9e:	625a      	str	r2, [r3, #36]	; 0x24

	}

	ref->pid.e_2 = ref->pid.e_1;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	64da      	str	r2, [r3, #76]	; 0x4c
	ref->pid.e_1 = ref->pid.e;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	649a      	str	r2, [r3, #72]	; 0x48
	ref->pid.u_1 = ref->pid.u;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	629a      	str	r2, [r3, #40]	; 0x28

}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd90      	pop	{r4, r7, pc}
 8001cc0:	66666666 	.word	0x66666666
 8001cc4:	3ff66666 	.word	0x3ff66666
 8001cc8:	66666666 	.word	0x66666666
 8001ccc:	bff66666 	.word	0xbff66666
 8001cd0:	41b80000 	.word	0x41b80000
 8001cd4:	c1b80000 	.word	0xc1b80000

08001cd8 <actualizar_par_m>:
	e_1=e;
	u_1=u;

}

void actualizar_par_m( Motor * ref){
 8001cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]

	ref->pid.kp =   (1.2 * ref->pid.tau) / (ref->pid.k * ref->pid.theta);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fb96 	bl	8000418 <__aeabi_f2d>
 8001cec:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001cf0:	4b78      	ldr	r3, [pc, #480]	; (8001ed4 <actualizar_par_m+0x1fc>)
 8001cf2:	f7fe fbe9 	bl	80004c8 <__aeabi_dmul>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	460c      	mov	r4, r1
 8001cfa:	4625      	mov	r5, r4
 8001cfc:	461c      	mov	r4, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d06:	4619      	mov	r1, r3
 8001d08:	4610      	mov	r0, r2
 8001d0a:	f7fe ffd5 	bl	8000cb8 <__aeabi_fmul>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fb81 	bl	8000418 <__aeabi_f2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	4629      	mov	r1, r5
 8001d1e:	f7fe fcfd 	bl	800071c <__aeabi_ddiv>
 8001d22:	4603      	mov	r3, r0
 8001d24:	460c      	mov	r4, r1
 8001d26:	4618      	mov	r0, r3
 8001d28:	4621      	mov	r1, r4
 8001d2a:	f7fe fe67 	bl	80009fc <__aeabi_d2f>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	62da      	str	r2, [r3, #44]	; 0x2c
	ref->pid.ti =   2.0 * ref->pid.theta;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe feb4 	bl	8000aa8 <__addsf3>
 8001d40:	4603      	mov	r3, r0
 8001d42:	461a      	mov	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	631a      	str	r2, [r3, #48]	; 0x30
	ref->pid.td =   0.5 * ref->pid.theta;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe ffb1 	bl	8000cb8 <__aeabi_fmul>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	635a      	str	r2, [r3, #52]	; 0x34

	ref->pid.q0 =    ref->pid.kp * ( 1 + ref->pid.Ts / ( 2.0 * ref->pid.ti ) + ref->pid.td/ref->pid.Ts);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fb58 	bl	8000418 <__aeabi_f2d>
 8001d68:	4604      	mov	r4, r0
 8001d6a:	460d      	mov	r5, r1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fb51 	bl	8000418 <__aeabi_f2d>
 8001d76:	4680      	mov	r8, r0
 8001d78:	4689      	mov	r9, r1
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe fb4a 	bl	8000418 <__aeabi_f2d>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	f7fe f9e8 	bl	800015c <__adddf3>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4640      	mov	r0, r8
 8001d92:	4649      	mov	r1, r9
 8001d94:	f7fe fcc2 	bl	800071c <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4b4c      	ldr	r3, [pc, #304]	; (8001ed8 <actualizar_par_m+0x200>)
 8001da6:	f7fe f9d9 	bl	800015c <__adddf3>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4690      	mov	r8, r2
 8001db0:	4699      	mov	r9, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	f7ff f82f 	bl	8000e20 <__aeabi_fdiv>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe fb27 	bl	8000418 <__aeabi_f2d>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4640      	mov	r0, r8
 8001dd0:	4649      	mov	r1, r9
 8001dd2:	f7fe f9c3 	bl	800015c <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4620      	mov	r0, r4
 8001ddc:	4629      	mov	r1, r5
 8001dde:	f7fe fb73 	bl	80004c8 <__aeabi_dmul>
 8001de2:	4603      	mov	r3, r0
 8001de4:	460c      	mov	r4, r1
 8001de6:	4618      	mov	r0, r3
 8001de8:	4621      	mov	r1, r4
 8001dea:	f7fe fe07 	bl	80009fc <__aeabi_d2f>
 8001dee:	4602      	mov	r2, r0
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	639a      	str	r2, [r3, #56]	; 0x38
	ref->pid.q1 =   -ref->pid.kp*( 1 - ref->pid.Ts / ( 2.0 * ref->pid.ti ) + ( 2.0 * ref->pid.td)/ref->pid.Ts);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7fe fb0b 	bl	8000418 <__aeabi_f2d>
 8001e02:	4604      	mov	r4, r0
 8001e04:	460d      	mov	r5, r1
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fb04 	bl	8000418 <__aeabi_f2d>
 8001e10:	4680      	mov	r8, r0
 8001e12:	4689      	mov	r9, r1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fafd 	bl	8000418 <__aeabi_f2d>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	f7fe f99b 	bl	800015c <__adddf3>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4640      	mov	r0, r8
 8001e2c:	4649      	mov	r1, r9
 8001e2e:	f7fe fc75 	bl	800071c <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	f04f 0000 	mov.w	r0, #0
 8001e3a:	4927      	ldr	r1, [pc, #156]	; (8001ed8 <actualizar_par_m+0x200>)
 8001e3c:	f7fe f98c 	bl	8000158 <__aeabi_dsub>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4690      	mov	r8, r2
 8001e46:	4699      	mov	r9, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fae3 	bl	8000418 <__aeabi_f2d>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	f7fe f981 	bl	800015c <__adddf3>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4692      	mov	sl, r2
 8001e60:	469b      	mov	fp, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe fad6 	bl	8000418 <__aeabi_f2d>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4650      	mov	r0, sl
 8001e72:	4659      	mov	r1, fp
 8001e74:	f7fe fc52 	bl	800071c <__aeabi_ddiv>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4640      	mov	r0, r8
 8001e7e:	4649      	mov	r1, r9
 8001e80:	f7fe f96c 	bl	800015c <__adddf3>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4620      	mov	r0, r4
 8001e8a:	4629      	mov	r1, r5
 8001e8c:	f7fe fb1c 	bl	80004c8 <__aeabi_dmul>
 8001e90:	4603      	mov	r3, r0
 8001e92:	460c      	mov	r4, r1
 8001e94:	4618      	mov	r0, r3
 8001e96:	4621      	mov	r1, r4
 8001e98:	f7fe fdb0 	bl	80009fc <__aeabi_d2f>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	63da      	str	r2, [r3, #60]	; 0x3c
	ref->pid.q2 =   (ref->pid.kp * ref->pid.td)/ref->pid.Ts;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f7fe ff03 	bl	8000cb8 <__aeabi_fmul>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4610      	mov	r0, r2
 8001ebe:	f7fe ffaf 	bl	8000e20 <__aeabi_fdiv>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	641a      	str	r2, [r3, #64]	; 0x40

}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ed4:	3ff33333 	.word	0x3ff33333
 8001ed8:	3ff00000 	.word	0x3ff00000
 8001edc:	00000000 	.word	0x00000000

08001ee0 <Params_choose_m>:
	q1 =   -kp*(1-Ts/(2.0*ti)+(2.0*td)/Ts);
	q2 =   (kp*td)/Ts;

}

void Params_choose_m( Motor * ref ){
 8001ee0:	b5b0      	push	{r4, r5, r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]

	ref->pid.e = 0.0;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	645a      	str	r2, [r3, #68]	; 0x44
	ref->pid.e_1 = 0.0;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	649a      	str	r2, [r3, #72]	; 0x48
	ref->pid.e_2 = 0.0;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	64da      	str	r2, [r3, #76]	; 0x4c

	ref->pid.u = 0.0 , ref->pid.u_1 = 0.0;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28

	ref->pid.tau = (ref->pid.ref * 3.8);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe fa7f 	bl	8000418 <__aeabi_f2d>
 8001f1a:	a321      	add	r3, pc, #132	; (adr r3, 8001fa0 <Params_choose_m+0xc0>)
 8001f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f20:	f7fe fad2 	bl	80004c8 <__aeabi_dmul>
 8001f24:	4603      	mov	r3, r0
 8001f26:	460c      	mov	r4, r1
 8001f28:	4618      	mov	r0, r3
 8001f2a:	4621      	mov	r1, r4
 8001f2c:	f7fe fd66 	bl	80009fc <__aeabi_d2f>
 8001f30:	4602      	mov	r2, r0
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	655a      	str	r2, [r3, #84]	; 0x54
	//ref->pid.theta= (0.01 + (ref->pid.ref/1000) ) + ref->pid.Ts/2;
	ref->pid.theta= (0.01 + (ref->pid.ref/1000) ) + ref->pid.Ts/10;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	491d      	ldr	r1, [pc, #116]	; (8001fb0 <Params_choose_m+0xd0>)
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe ff6f 	bl	8000e20 <__aeabi_fdiv>
 8001f42:	4603      	mov	r3, r0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fa67 	bl	8000418 <__aeabi_f2d>
 8001f4a:	a317      	add	r3, pc, #92	; (adr r3, 8001fa8 <Params_choose_m+0xc8>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	f7fe f904 	bl	800015c <__adddf3>
 8001f54:	4603      	mov	r3, r0
 8001f56:	460c      	mov	r4, r1
 8001f58:	4625      	mov	r5, r4
 8001f5a:	461c      	mov	r4, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	4914      	ldr	r1, [pc, #80]	; (8001fb4 <Params_choose_m+0xd4>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe ff5c 	bl	8000e20 <__aeabi_fdiv>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fa54 	bl	8000418 <__aeabi_f2d>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4620      	mov	r0, r4
 8001f76:	4629      	mov	r1, r5
 8001f78:	f7fe f8f0 	bl	800015c <__adddf3>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	460c      	mov	r4, r1
 8001f80:	4618      	mov	r0, r3
 8001f82:	4621      	mov	r1, r4
 8001f84:	f7fe fd3a 	bl	80009fc <__aeabi_d2f>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	659a      	str	r2, [r3, #88]	; 0x58

	actualizar_par_m( ref );
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff fea2 	bl	8001cd8 <actualizar_par_m>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f9c:	f3af 8000 	nop.w
 8001fa0:	66666666 	.word	0x66666666
 8001fa4:	400e6666 	.word	0x400e6666
 8001fa8:	47ae147b 	.word	0x47ae147b
 8001fac:	3f847ae1 	.word	0x3f847ae1
 8001fb0:	447a0000 	.word	0x447a0000
 8001fb4:	41200000 	.word	0x41200000

08001fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fbe:	f001 f8ed 	bl	800319c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fc2:	f000 f909 	bl	80021d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fc6:	f000 fae9 	bl	800259c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8001fca:	f008 fced 	bl	800a9a8 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001fce:	f000 fa4b 	bl	8002468 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001fd2:	f000 f99d 	bl	8002310 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001fd6:	f000 fa93 	bl	8002500 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001fda:	f000 f95b 	bl	8002294 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001fde:	4864      	ldr	r0, [pc, #400]	; (8002170 <main+0x1b8>)
 8001fe0:	f004 f97c 	bl	80062dc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8001fe4:	4863      	ldr	r0, [pc, #396]	; (8002174 <main+0x1bc>)
 8001fe6:	f004 f92f 	bl	8006248 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001fea:	2100      	movs	r1, #0
 8001fec:	4862      	ldr	r0, [pc, #392]	; (8002178 <main+0x1c0>)
 8001fee:	f004 fa1f 	bl	8006430 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	4860      	ldr	r0, [pc, #384]	; (8002178 <main+0x1c0>)
 8001ff6:	f004 fa1b 	bl	8006430 <HAL_TIM_PWM_Start>

  InitResiver(GPIOA,  GPIO_PIN_10);
 8001ffa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ffe:	485f      	ldr	r0, [pc, #380]	; (800217c <main+0x1c4>)
 8002000:	f7ff fa46 	bl	8001490 <InitResiver>

  protocolInit( GPIO_PIN_SET );
 8002004:	2001      	movs	r0, #1
 8002006:	f7ff f863 	bl	80010d0 <protocolInit>

  initMotor(&M1, GPIOA, GPIO_PIN_2, GPIO_PIN_3, TIM_CHANNEL_1);
 800200a:	2300      	movs	r3, #0
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	2308      	movs	r3, #8
 8002010:	2204      	movs	r2, #4
 8002012:	495a      	ldr	r1, [pc, #360]	; (800217c <main+0x1c4>)
 8002014:	485a      	ldr	r0, [pc, #360]	; (8002180 <main+0x1c8>)
 8002016:	f000 fd91 	bl	8002b3c <initMotor>
  initMotor(&M2, GPIOB, GPIO_PIN_0, GPIO_PIN_1, TIM_CHANNEL_2);
 800201a:	2304      	movs	r3, #4
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	2302      	movs	r3, #2
 8002020:	2201      	movs	r2, #1
 8002022:	4958      	ldr	r1, [pc, #352]	; (8002184 <main+0x1cc>)
 8002024:	4858      	ldr	r0, [pc, #352]	; (8002188 <main+0x1d0>)
 8002026:	f000 fd89 	bl	8002b3c <initMotor>

  revoluciones = 50;
 800202a:	4b58      	ldr	r3, [pc, #352]	; (800218c <main+0x1d4>)
 800202c:	2232      	movs	r2, #50	; 0x32
 800202e:	701a      	strb	r2, [r3, #0]
  tiempo_motor = 0;
 8002030:	4b57      	ldr	r3, [pc, #348]	; (8002190 <main+0x1d8>)
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
  numData = 0;
 8002036:	4b57      	ldr	r3, [pc, #348]	; (8002194 <main+0x1dc>)
 8002038:	2200      	movs	r2, #0
 800203a:	701a      	strb	r2, [r3, #0]
  pulsos = 0;
 800203c:	4b56      	ldr	r3, [pc, #344]	; (8002198 <main+0x1e0>)
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]

	for( uint8_t i = 0; i < 10; i++){
 8002042:	2300      	movs	r3, #0
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	e006      	b.n	8002056 <main+0x9e>
		dataResiveSerial[i] = 0;
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	4a54      	ldr	r2, [pc, #336]	; (800219c <main+0x1e4>)
 800204c:	2100      	movs	r1, #0
 800204e:	54d1      	strb	r1, [r2, r3]
	for( uint8_t i = 0; i < 10; i++){
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	3301      	adds	r3, #1
 8002054:	71fb      	strb	r3, [r7, #7]
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	2b09      	cmp	r3, #9
 800205a:	d9f5      	bls.n	8002048 <main+0x90>
	}

  // timer init CCR1

  TIM1 -> CCR1 = 100 - 1;
 800205c:	4b50      	ldr	r3, [pc, #320]	; (80021a0 <main+0x1e8>)
 800205e:	2263      	movs	r2, #99	; 0x63
 8002060:	635a      	str	r2, [r3, #52]	; 0x34
  TIM1 -> CCR2 = 100 - 1;
 8002062:	4b4f      	ldr	r3, [pc, #316]	; (80021a0 <main+0x1e8>)
 8002064:	2263      	movs	r2, #99	; 0x63
 8002066:	639a      	str	r2, [r3, #56]	; 0x38
  TIM1 -> ARR = 200 - 1;
 8002068:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <main+0x1e8>)
 800206a:	22c7      	movs	r2, #199	; 0xc7
 800206c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM1 -> PSC = 18;
 800206e:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <main+0x1e8>)
 8002070:	2212      	movs	r2, #18
 8002072:	629a      	str	r2, [r3, #40]	; 0x28

	anterior = num_sensor;
 8002074:	4b4b      	ldr	r3, [pc, #300]	; (80021a4 <main+0x1ec>)
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	4b4b      	ldr	r3, [pc, #300]	; (80021a8 <main+0x1f0>)
 800207a:	701a      	strb	r2, [r3, #0]
	actual = num_sensor;
 800207c:	4b49      	ldr	r3, [pc, #292]	; (80021a4 <main+0x1ec>)
 800207e:	781a      	ldrb	r2, [r3, #0]
 8002080:	4b4a      	ldr	r3, [pc, #296]	; (80021ac <main+0x1f4>)
 8002082:	701a      	strb	r2, [r3, #0]

	//iniciar PID para cada motor

	initPID_ch_m(&M1);
 8002084:	483e      	ldr	r0, [pc, #248]	; (8002180 <main+0x1c8>)
 8002086:	f7ff fc4b 	bl	8001920 <initPID_ch_m>
	initPID_ch_m(&M2);
 800208a:	483f      	ldr	r0, [pc, #252]	; (8002188 <main+0x1d0>)
 800208c:	f7ff fc48 	bl	8001920 <initPID_ch_m>

  while (1)

  {

	  Read_ADC();
 8002090:	f000 feee 	bl	8002e70 <Read_ADC>

	  if(read){
 8002094:	4b46      	ldr	r3, [pc, #280]	; (80021b0 <main+0x1f8>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d004      	beq.n	80020a8 <main+0xf0>
		  reciveData();
 800209e:	f7ff fa27 	bl	80014f0 <reciveData>
		  read = 0;
 80020a2:	4b43      	ldr	r3, [pc, #268]	; (80021b0 <main+0x1f8>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	701a      	strb	r2, [r3, #0]
	  }

	  if(resive){
 80020a8:	4b42      	ldr	r3, [pc, #264]	; (80021b4 <main+0x1fc>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d006      	beq.n	80020be <main+0x106>
		  leer_num();
 80020b0:	f7ff fb82 	bl	80017b8 <leer_num>
		  select_data();
 80020b4:	f000 fc6c 	bl	8002990 <select_data>
		  resive = GPIO_PIN_RESET;
 80020b8:	4b3e      	ldr	r3, [pc, #248]	; (80021b4 <main+0x1fc>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]
	  }

	  rotate_data();
 80020be:	f000 fb59 	bl	8002774 <rotate_data>

	  // controlador

	  if(counterPID > 40 && start ){
 80020c2:	4b3d      	ldr	r3, [pc, #244]	; (80021b8 <main+0x200>)
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	2b28      	cmp	r3, #40	; 0x28
 80020ca:	d92e      	bls.n	800212a <main+0x172>
 80020cc:	4b3b      	ldr	r3, [pc, #236]	; (80021bc <main+0x204>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d02a      	beq.n	800212a <main+0x172>

		  //PID();

		  PID_m(&M1);
 80020d4:	482a      	ldr	r0, [pc, #168]	; (8002180 <main+0x1c8>)
 80020d6:	f7ff fd5f 	bl	8001b98 <PID_m>
		  PID_m(&M2);
 80020da:	482b      	ldr	r0, [pc, #172]	; (8002188 <main+0x1d0>)
 80020dc:	f7ff fd5c 	bl	8001b98 <PID_m>
		  M1.revoluciones = (uint8_t) abs( M1.pid.u - 50 );
 80020e0:	4b27      	ldr	r3, [pc, #156]	; (8002180 <main+0x1c8>)
 80020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e4:	4936      	ldr	r1, [pc, #216]	; (80021c0 <main+0x208>)
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fcdc 	bl	8000aa4 <__aeabi_fsub>
 80020ec:	4603      	mov	r3, r0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe ffa8 	bl	8001044 <__aeabi_f2iz>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	bfb8      	it	lt
 80020fa:	425b      	neglt	r3, r3
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4b20      	ldr	r3, [pc, #128]	; (8002180 <main+0x1c8>)
 8002100:	711a      	strb	r2, [r3, #4]
		  M2.revoluciones = (uint8_t) abs( M2.pid.u - 50 );
 8002102:	4b21      	ldr	r3, [pc, #132]	; (8002188 <main+0x1d0>)
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	492e      	ldr	r1, [pc, #184]	; (80021c0 <main+0x208>)
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fccb 	bl	8000aa4 <__aeabi_fsub>
 800210e:	4603      	mov	r3, r0
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe ff97 	bl	8001044 <__aeabi_f2iz>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	bfb8      	it	lt
 800211c:	425b      	neglt	r3, r3
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <main+0x1d0>)
 8002122:	711a      	strb	r2, [r3, #4]

		  //revoluciones = abs(u - 50);
		  counterPID = 0;
 8002124:	4b24      	ldr	r3, [pc, #144]	; (80021b8 <main+0x200>)
 8002126:	2200      	movs	r2, #0
 8002128:	801a      	strh	r2, [r3, #0]

	  }

	  // actualizar estado motores
	  state_motor(&M1);
 800212a:	4815      	ldr	r0, [pc, #84]	; (8002180 <main+0x1c8>)
 800212c:	f000 fd46 	bl	8002bbc <state_motor>
	  state_motor(&M2);
 8002130:	4815      	ldr	r0, [pc, #84]	; (8002188 <main+0x1d0>)
 8002132:	f000 fd43 	bl	8002bbc <state_motor>

	  communication(
 8002136:	4b17      	ldr	r3, [pc, #92]	; (8002194 <main+0x1dc>)
 8002138:	9301      	str	r3, [sp, #4]
 800213a:	4b22      	ldr	r3, [pc, #136]	; (80021c4 <main+0x20c>)
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	4b22      	ldr	r3, [pc, #136]	; (80021c8 <main+0x210>)
 8002140:	4a22      	ldr	r2, [pc, #136]	; (80021cc <main+0x214>)
 8002142:	4923      	ldr	r1, [pc, #140]	; (80021d0 <main+0x218>)
 8002144:	4815      	ldr	r0, [pc, #84]	; (800219c <main+0x1e4>)
 8002146:	f7ff f933 	bl	80013b0 <communication>
			  &command, // comando
			  &len, // longitud
			  &numData); // actualiza el dato a enviar

// dataResiveSerial[1] == 0x60 &&
	  if(  check  ){
 800214a:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <main+0x21c>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d09e      	beq.n	8002090 <main+0xd8>
		  ref_update();
 8002152:	f000 fa95 	bl	8002680 <ref_update>
		  M1.in_pos = 0;
 8002156:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <main+0x1c8>)
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  M2.in_pos = 0;
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <main+0x1d0>)
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  check = GPIO_PIN_RESET;
 8002166:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <main+0x21c>)
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
	  Read_ADC();
 800216c:	e790      	b.n	8002090 <main+0xd8>
 800216e:	bf00      	nop
 8002170:	20000aa0 	.word	0x20000aa0
 8002174:	2000091c 	.word	0x2000091c
 8002178:	20000a50 	.word	0x20000a50
 800217c:	40010800 	.word	0x40010800
 8002180:	20000838 	.word	0x20000838
 8002184:	40010c00 	.word	0x40010c00
 8002188:	2000089c 	.word	0x2000089c
 800218c:	20000a9c 	.word	0x20000a9c
 8002190:	20000914 	.word	0x20000914
 8002194:	200001b0 	.word	0x200001b0
 8002198:	20000ae8 	.word	0x20000ae8
 800219c:	20000998 	.word	0x20000998
 80021a0:	40012c00 	.word	0x40012c00
 80021a4:	20000918 	.word	0x20000918
 80021a8:	20000a9b 	.word	0x20000a9b
 80021ac:	20000a9a 	.word	0x20000a9a
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20000801 	.word	0x20000801
 80021b8:	200001b8 	.word	0x200001b8
 80021bc:	20000004 	.word	0x20000004
 80021c0:	42480000 	.word	0x42480000
 80021c4:	20000001 	.word	0x20000001
 80021c8:	20000002 	.word	0x20000002
 80021cc:	20000a18 	.word	0x20000a18
 80021d0:	20000465 	.word	0x20000465
 80021d4:	200006e0 	.word	0x200006e0

080021d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b094      	sub	sp, #80	; 0x50
 80021dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021e2:	2228      	movs	r2, #40	; 0x28
 80021e4:	2100      	movs	r1, #0
 80021e6:	4618      	mov	r0, r3
 80021e8:	f009 f8ad 	bl	800b346 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002208:	2301      	movs	r3, #1
 800220a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800220c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002212:	2300      	movs	r3, #0
 8002214:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002216:	2301      	movs	r3, #1
 8002218:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800221a:	2302      	movs	r3, #2
 800221c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800221e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002222:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002224:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002228:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800222e:	4618      	mov	r0, r3
 8002230:	f003 fa40 	bl	80056b4 <HAL_RCC_OscConfig>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800223a:	f000 fe3b 	bl	8002eb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800223e:	230f      	movs	r3, #15
 8002240:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800224a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800224e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002250:	2300      	movs	r3, #0
 8002252:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2102      	movs	r1, #2
 800225a:	4618      	mov	r0, r3
 800225c:	f003 fcaa 	bl	8005bb4 <HAL_RCC_ClockConfig>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002266:	f000 fe25 	bl	8002eb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800226a:	2312      	movs	r3, #18
 800226c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800226e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002272:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	4618      	mov	r0, r3
 800227c:	f003 fe22 	bl	8005ec4 <HAL_RCCEx_PeriphCLKConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002286:	f000 fe15 	bl	8002eb4 <Error_Handler>
  }
}
 800228a:	bf00      	nop
 800228c:	3750      	adds	r7, #80	; 0x50
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80022a4:	4b18      	ldr	r3, [pc, #96]	; (8002308 <MX_ADC1_Init+0x74>)
 80022a6:	4a19      	ldr	r2, [pc, #100]	; (800230c <MX_ADC1_Init+0x78>)
 80022a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022aa:	4b17      	ldr	r3, [pc, #92]	; (8002308 <MX_ADC1_Init+0x74>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80022b0:	4b15      	ldr	r3, [pc, #84]	; (8002308 <MX_ADC1_Init+0x74>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022b6:	4b14      	ldr	r3, [pc, #80]	; (8002308 <MX_ADC1_Init+0x74>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022bc:	4b12      	ldr	r3, [pc, #72]	; (8002308 <MX_ADC1_Init+0x74>)
 80022be:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80022c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022c4:	4b10      	ldr	r3, [pc, #64]	; (8002308 <MX_ADC1_Init+0x74>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80022ca:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <MX_ADC1_Init+0x74>)
 80022cc:	2201      	movs	r2, #1
 80022ce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022d0:	480d      	ldr	r0, [pc, #52]	; (8002308 <MX_ADC1_Init+0x74>)
 80022d2:	f000 ffc5 	bl	8003260 <HAL_ADC_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80022dc:	f000 fdea 	bl	8002eb4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022e4:	2301      	movs	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022ec:	1d3b      	adds	r3, r7, #4
 80022ee:	4619      	mov	r1, r3
 80022f0:	4805      	ldr	r0, [pc, #20]	; (8002308 <MX_ADC1_Init+0x74>)
 80022f2:	f001 fa41 	bl	8003778 <HAL_ADC_ConfigChannel>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80022fc:	f000 fdda 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002300:	bf00      	nop
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000968 	.word	0x20000968
 800230c:	40012400 	.word	0x40012400

08002310 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b096      	sub	sp, #88	; 0x58
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002316:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	605a      	str	r2, [r3, #4]
 8002320:	609a      	str	r2, [r3, #8]
 8002322:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002324:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800232e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
 800233c:	611a      	str	r2, [r3, #16]
 800233e:	615a      	str	r2, [r3, #20]
 8002340:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002342:	1d3b      	adds	r3, r7, #4
 8002344:	2220      	movs	r2, #32
 8002346:	2100      	movs	r1, #0
 8002348:	4618      	mov	r0, r3
 800234a:	f008 fffc 	bl	800b346 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800234e:	4b44      	ldr	r3, [pc, #272]	; (8002460 <MX_TIM1_Init+0x150>)
 8002350:	4a44      	ldr	r2, [pc, #272]	; (8002464 <MX_TIM1_Init+0x154>)
 8002352:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7200;
 8002354:	4b42      	ldr	r3, [pc, #264]	; (8002460 <MX_TIM1_Init+0x150>)
 8002356:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800235a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800235c:	4b40      	ldr	r3, [pc, #256]	; (8002460 <MX_TIM1_Init+0x150>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002362:	4b3f      	ldr	r3, [pc, #252]	; (8002460 <MX_TIM1_Init+0x150>)
 8002364:	2263      	movs	r2, #99	; 0x63
 8002366:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002368:	4b3d      	ldr	r3, [pc, #244]	; (8002460 <MX_TIM1_Init+0x150>)
 800236a:	2200      	movs	r2, #0
 800236c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800236e:	4b3c      	ldr	r3, [pc, #240]	; (8002460 <MX_TIM1_Init+0x150>)
 8002370:	2200      	movs	r2, #0
 8002372:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002374:	4b3a      	ldr	r3, [pc, #232]	; (8002460 <MX_TIM1_Init+0x150>)
 8002376:	2200      	movs	r2, #0
 8002378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800237a:	4839      	ldr	r0, [pc, #228]	; (8002460 <MX_TIM1_Init+0x150>)
 800237c:	f003 ff14 	bl	80061a8 <HAL_TIM_Base_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002386:	f000 fd95 	bl	8002eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800238a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800238e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002390:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002394:	4619      	mov	r1, r3
 8002396:	4832      	ldr	r0, [pc, #200]	; (8002460 <MX_TIM1_Init+0x150>)
 8002398:	f004 fab2 	bl	8006900 <HAL_TIM_ConfigClockSource>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80023a2:	f000 fd87 	bl	8002eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80023a6:	482e      	ldr	r0, [pc, #184]	; (8002460 <MX_TIM1_Init+0x150>)
 80023a8:	f003 ffea 	bl	8006380 <HAL_TIM_PWM_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80023b2:	f000 fd7f 	bl	8002eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023b6:	2300      	movs	r3, #0
 80023b8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ba:	2300      	movs	r3, #0
 80023bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80023c2:	4619      	mov	r1, r3
 80023c4:	4826      	ldr	r0, [pc, #152]	; (8002460 <MX_TIM1_Init+0x150>)
 80023c6:	f004 fe1b 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80023d0:	f000 fd70 	bl	8002eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023d4:	2360      	movs	r3, #96	; 0x60
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023dc:	2300      	movs	r3, #0
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023e0:	2300      	movs	r3, #0
 80023e2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023e8:	2300      	movs	r3, #0
 80023ea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023ec:	2300      	movs	r3, #0
 80023ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023f4:	2200      	movs	r2, #0
 80023f6:	4619      	mov	r1, r3
 80023f8:	4819      	ldr	r0, [pc, #100]	; (8002460 <MX_TIM1_Init+0x150>)
 80023fa:	f004 f9c3 	bl	8006784 <HAL_TIM_PWM_ConfigChannel>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002404:	f000 fd56 	bl	8002eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800240c:	2204      	movs	r2, #4
 800240e:	4619      	mov	r1, r3
 8002410:	4813      	ldr	r0, [pc, #76]	; (8002460 <MX_TIM1_Init+0x150>)
 8002412:	f004 f9b7 	bl	8006784 <HAL_TIM_PWM_ConfigChannel>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800241c:	f000 fd4a 	bl	8002eb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002420:	2300      	movs	r3, #0
 8002422:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002434:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002438:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	4619      	mov	r1, r3
 8002442:	4807      	ldr	r0, [pc, #28]	; (8002460 <MX_TIM1_Init+0x150>)
 8002444:	f004 fe3a 	bl	80070bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800244e:	f000 fd31 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002452:	4803      	ldr	r0, [pc, #12]	; (8002460 <MX_TIM1_Init+0x150>)
 8002454:	f000 fdfc 	bl	8003050 <HAL_TIM_MspPostInit>

}
 8002458:	bf00      	nop
 800245a:	3758      	adds	r7, #88	; 0x58
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000a50 	.word	0x20000a50
 8002464:	40012c00 	.word	0x40012c00

08002468 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800246e:	f107 0308 	add.w	r3, r7, #8
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	609a      	str	r2, [r3, #8]
 800247a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247c:	463b      	mov	r3, r7
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002484:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <MX_TIM2_Init+0x94>)
 8002486:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800248a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800248c:	4b1b      	ldr	r3, [pc, #108]	; (80024fc <MX_TIM2_Init+0x94>)
 800248e:	2248      	movs	r2, #72	; 0x48
 8002490:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002492:	4b1a      	ldr	r3, [pc, #104]	; (80024fc <MX_TIM2_Init+0x94>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50 - 1;
 8002498:	4b18      	ldr	r3, [pc, #96]	; (80024fc <MX_TIM2_Init+0x94>)
 800249a:	2231      	movs	r2, #49	; 0x31
 800249c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b17      	ldr	r3, [pc, #92]	; (80024fc <MX_TIM2_Init+0x94>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b15      	ldr	r3, [pc, #84]	; (80024fc <MX_TIM2_Init+0x94>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024aa:	4814      	ldr	r0, [pc, #80]	; (80024fc <MX_TIM2_Init+0x94>)
 80024ac:	f003 fe7c 	bl	80061a8 <HAL_TIM_Base_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80024b6:	f000 fcfd 	bl	8002eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024c0:	f107 0308 	add.w	r3, r7, #8
 80024c4:	4619      	mov	r1, r3
 80024c6:	480d      	ldr	r0, [pc, #52]	; (80024fc <MX_TIM2_Init+0x94>)
 80024c8:	f004 fa1a 	bl	8006900 <HAL_TIM_ConfigClockSource>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80024d2:	f000 fcef 	bl	8002eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024d6:	2300      	movs	r3, #0
 80024d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024da:	2300      	movs	r3, #0
 80024dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024de:	463b      	mov	r3, r7
 80024e0:	4619      	mov	r1, r3
 80024e2:	4806      	ldr	r0, [pc, #24]	; (80024fc <MX_TIM2_Init+0x94>)
 80024e4:	f004 fd8c 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80024ee:	f000 fce1 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024f2:	bf00      	nop
 80024f4:	3718      	adds	r7, #24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000aa0 	.word	0x20000aa0

08002500 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002506:	f107 0308 	add.w	r3, r7, #8
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	605a      	str	r2, [r3, #4]
 8002510:	609a      	str	r2, [r3, #8]
 8002512:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002514:	463b      	mov	r3, r7
 8002516:	2200      	movs	r2, #0
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800251c:	4b1d      	ldr	r3, [pc, #116]	; (8002594 <MX_TIM3_Init+0x94>)
 800251e:	4a1e      	ldr	r2, [pc, #120]	; (8002598 <MX_TIM3_Init+0x98>)
 8002520:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <MX_TIM3_Init+0x94>)
 8002524:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8002528:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252a:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <MX_TIM3_Init+0x94>)
 800252c:	2200      	movs	r2, #0
 800252e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8002530:	4b18      	ldr	r3, [pc, #96]	; (8002594 <MX_TIM3_Init+0x94>)
 8002532:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002536:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002538:	4b16      	ldr	r3, [pc, #88]	; (8002594 <MX_TIM3_Init+0x94>)
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <MX_TIM3_Init+0x94>)
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002544:	4813      	ldr	r0, [pc, #76]	; (8002594 <MX_TIM3_Init+0x94>)
 8002546:	f003 fe2f 	bl	80061a8 <HAL_TIM_Base_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002550:	f000 fcb0 	bl	8002eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002558:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800255a:	f107 0308 	add.w	r3, r7, #8
 800255e:	4619      	mov	r1, r3
 8002560:	480c      	ldr	r0, [pc, #48]	; (8002594 <MX_TIM3_Init+0x94>)
 8002562:	f004 f9cd 	bl	8006900 <HAL_TIM_ConfigClockSource>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800256c:	f000 fca2 	bl	8002eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002570:	2300      	movs	r3, #0
 8002572:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002574:	2300      	movs	r3, #0
 8002576:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002578:	463b      	mov	r3, r7
 800257a:	4619      	mov	r1, r3
 800257c:	4805      	ldr	r0, [pc, #20]	; (8002594 <MX_TIM3_Init+0x94>)
 800257e:	f004 fd3f 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002588:	f000 fc94 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800258c:	bf00      	nop
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	2000091c 	.word	0x2000091c
 8002598:	40000400 	.word	0x40000400

0800259c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a2:	f107 0310 	add.w	r3, r7, #16
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b0:	4b30      	ldr	r3, [pc, #192]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	4a2f      	ldr	r2, [pc, #188]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025b6:	f043 0320 	orr.w	r3, r3, #32
 80025ba:	6193      	str	r3, [r2, #24]
 80025bc:	4b2d      	ldr	r3, [pc, #180]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c8:	4b2a      	ldr	r3, [pc, #168]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4a29      	ldr	r2, [pc, #164]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b27      	ldr	r3, [pc, #156]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e0:	4b24      	ldr	r3, [pc, #144]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	4a23      	ldr	r2, [pc, #140]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025e6:	f043 0308 	orr.w	r3, r3, #8
 80025ea:	6193      	str	r3, [r2, #24]
 80025ec:	4b21      	ldr	r3, [pc, #132]	; (8002674 <MX_GPIO_Init+0xd8>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80025f8:	2200      	movs	r2, #0
 80025fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025fe:	481e      	ldr	r0, [pc, #120]	; (8002678 <MX_GPIO_Init+0xdc>)
 8002600:	f001 fcbd 	bl	8003f7e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002604:	2318      	movs	r3, #24
 8002606:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002610:	f107 0310 	add.w	r3, r7, #16
 8002614:	4619      	mov	r1, r3
 8002616:	4819      	ldr	r0, [pc, #100]	; (800267c <MX_GPIO_Init+0xe0>)
 8002618:	f001 fb40 	bl	8003c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800261c:	2303      	movs	r3, #3
 800261e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002628:	f107 0310 	add.w	r3, r7, #16
 800262c:	4619      	mov	r1, r3
 800262e:	4812      	ldr	r0, [pc, #72]	; (8002678 <MX_GPIO_Init+0xdc>)
 8002630:	f001 fb34 	bl	8003c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263a:	2301      	movs	r3, #1
 800263c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2302      	movs	r3, #2
 8002644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002646:	f107 0310 	add.w	r3, r7, #16
 800264a:	4619      	mov	r1, r3
 800264c:	480a      	ldr	r0, [pc, #40]	; (8002678 <MX_GPIO_Init+0xdc>)
 800264e:	f001 fb25 	bl	8003c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002652:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002656:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002660:	f107 0310 	add.w	r3, r7, #16
 8002664:	4619      	mov	r1, r3
 8002666:	4805      	ldr	r0, [pc, #20]	; (800267c <MX_GPIO_Init+0xe0>)
 8002668:	f001 fb18 	bl	8003c9c <HAL_GPIO_Init>

}
 800266c:	bf00      	nop
 800266e:	3720      	adds	r7, #32
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40021000 	.word	0x40021000
 8002678:	40010c00 	.word	0x40010c00
 800267c:	40010800 	.word	0x40010800

08002680 <ref_update>:

/* USER CODE BEGIN 4 */


void ref_update(){
 8002680:	b598      	push	{r3, r4, r7, lr}
 8002682:	af00      	add	r7, sp, #0

	M2.pid.ref = (((float) (( (uint16_t) dataResiveSerial[4] << 8)
 8002684:	4b36      	ldr	r3, [pc, #216]	; (8002760 <ref_update+0xe0>)
 8002686:	791b      	ldrb	r3, [r3, #4]
 8002688:	b2db      	uxtb	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
			| dataResiveSerial[3]))/0.72);
 800268c:	4a34      	ldr	r2, [pc, #208]	; (8002760 <ref_update+0xe0>)
 800268e:	78d2      	ldrb	r2, [r2, #3]
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	4313      	orrs	r3, r2
	M2.pid.ref = (((float) (( (uint16_t) dataResiveSerial[4] << 8)
 8002694:	4618      	mov	r0, r3
 8002696:	f7fe fabb 	bl	8000c10 <__aeabi_i2f>
 800269a:	4603      	mov	r3, r0
 800269c:	4618      	mov	r0, r3
 800269e:	f7fd febb 	bl	8000418 <__aeabi_f2d>
			| dataResiveSerial[3]))/0.72);
 80026a2:	a32d      	add	r3, pc, #180	; (adr r3, 8002758 <ref_update+0xd8>)
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	f7fe f838 	bl	800071c <__aeabi_ddiv>
 80026ac:	4603      	mov	r3, r0
 80026ae:	460c      	mov	r4, r1
 80026b0:	4618      	mov	r0, r3
 80026b2:	4621      	mov	r1, r4
 80026b4:	f7fe f9a2 	bl	80009fc <__aeabi_d2f>
 80026b8:	4602      	mov	r2, r0
	M2.pid.ref = (((float) (( (uint16_t) dataResiveSerial[4] << 8)
 80026ba:	4b2a      	ldr	r3, [pc, #168]	; (8002764 <ref_update+0xe4>)
 80026bc:	621a      	str	r2, [r3, #32]

	M1.pid.ref = ((
			(float) (( (uint16_t) dataResiveSerial[6] << 8)
 80026be:	4b28      	ldr	r3, [pc, #160]	; (8002760 <ref_update+0xe0>)
 80026c0:	799b      	ldrb	r3, [r3, #6]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	021b      	lsls	r3, r3, #8
			| dataResiveSerial[5])) /0.72);
 80026c6:	4a26      	ldr	r2, [pc, #152]	; (8002760 <ref_update+0xe0>)
 80026c8:	7952      	ldrb	r2, [r2, #5]
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	4313      	orrs	r3, r2
			(float) (( (uint16_t) dataResiveSerial[6] << 8)
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fa9e 	bl	8000c10 <__aeabi_i2f>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd fe9e 	bl	8000418 <__aeabi_f2d>
			| dataResiveSerial[5])) /0.72);
 80026dc:	a31e      	add	r3, pc, #120	; (adr r3, 8002758 <ref_update+0xd8>)
 80026de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e2:	f7fe f81b 	bl	800071c <__aeabi_ddiv>
 80026e6:	4603      	mov	r3, r0
 80026e8:	460c      	mov	r4, r1
 80026ea:	4618      	mov	r0, r3
 80026ec:	4621      	mov	r1, r4
 80026ee:	f7fe f985 	bl	80009fc <__aeabi_d2f>
 80026f2:	4602      	mov	r2, r0
	M1.pid.ref = ((
 80026f4:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <ref_update+0xe8>)
 80026f6:	621a      	str	r2, [r3, #32]

	if(r1 != M1.pid.ref){
 80026f8:	4b1b      	ldr	r3, [pc, #108]	; (8002768 <ref_update+0xe8>)
 80026fa:	6a1a      	ldr	r2, [r3, #32]
 80026fc:	4b1b      	ldr	r3, [pc, #108]	; (800276c <ref_update+0xec>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4619      	mov	r1, r3
 8002702:	4610      	mov	r0, r2
 8002704:	f7fe fc6c 	bl	8000fe0 <__aeabi_fcmpeq>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10a      	bne.n	8002724 <ref_update+0xa4>

		M1.pid.k = M1.pid.ref;
 800270e:	4b16      	ldr	r3, [pc, #88]	; (8002768 <ref_update+0xe8>)
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	4a15      	ldr	r2, [pc, #84]	; (8002768 <ref_update+0xe8>)
 8002714:	6513      	str	r3, [r2, #80]	; 0x50
		Params_choose_m(&M1);
 8002716:	4814      	ldr	r0, [pc, #80]	; (8002768 <ref_update+0xe8>)
 8002718:	f7ff fbe2 	bl	8001ee0 <Params_choose_m>
		r1 = M1.pid.ref;
 800271c:	4b12      	ldr	r3, [pc, #72]	; (8002768 <ref_update+0xe8>)
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	4a12      	ldr	r2, [pc, #72]	; (800276c <ref_update+0xec>)
 8002722:	6013      	str	r3, [r2, #0]

	}
	if(r2 != M2.pid.ref){
 8002724:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <ref_update+0xe4>)
 8002726:	6a1a      	ldr	r2, [r3, #32]
 8002728:	4b11      	ldr	r3, [pc, #68]	; (8002770 <ref_update+0xf0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4619      	mov	r1, r3
 800272e:	4610      	mov	r0, r2
 8002730:	f7fe fc56 	bl	8000fe0 <__aeabi_fcmpeq>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d000      	beq.n	800273c <ref_update+0xbc>
		r2 = M2.pid.ref;

	}


}
 800273a:	e00a      	b.n	8002752 <ref_update+0xd2>
		M2.pid.k = M2.pid.ref;
 800273c:	4b09      	ldr	r3, [pc, #36]	; (8002764 <ref_update+0xe4>)
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	4a08      	ldr	r2, [pc, #32]	; (8002764 <ref_update+0xe4>)
 8002742:	6513      	str	r3, [r2, #80]	; 0x50
		Params_choose_m(&M2);
 8002744:	4807      	ldr	r0, [pc, #28]	; (8002764 <ref_update+0xe4>)
 8002746:	f7ff fbcb 	bl	8001ee0 <Params_choose_m>
		r2 = M2.pid.ref;
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <ref_update+0xe4>)
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	4a08      	ldr	r2, [pc, #32]	; (8002770 <ref_update+0xf0>)
 8002750:	6013      	str	r3, [r2, #0]
}
 8002752:	bf00      	nop
 8002754:	bd98      	pop	{r3, r4, r7, pc}
 8002756:	bf00      	nop
 8002758:	70a3d70a 	.word	0x70a3d70a
 800275c:	3fe70a3d 	.word	0x3fe70a3d
 8002760:	20000998 	.word	0x20000998
 8002764:	2000089c 	.word	0x2000089c
 8002768:	20000838 	.word	0x20000838
 800276c:	200001a8 	.word	0x200001a8
 8002770:	200001c0 	.word	0x200001c0

08002774 <rotate_data>:

void rotate_data(){
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0

	if(numData > 4){ // longitud de los datos a enviar
 8002778:	4b77      	ldr	r3, [pc, #476]	; (8002958 <rotate_data+0x1e4>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b04      	cmp	r3, #4
 800277e:	d902      	bls.n	8002786 <rotate_data+0x12>
		numData = 0;
 8002780:	4b75      	ldr	r3, [pc, #468]	; (8002958 <rotate_data+0x1e4>)
 8002782:	2200      	movs	r2, #0
 8002784:	701a      	strb	r2, [r3, #0]
	}

	switch(numData){
 8002786:	4b74      	ldr	r3, [pc, #464]	; (8002958 <rotate_data+0x1e4>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b04      	cmp	r3, #4
 800278c:	f200 80e1 	bhi.w	8002952 <rotate_data+0x1de>
 8002790:	a201      	add	r2, pc, #4	; (adr r2, 8002798 <rotate_data+0x24>)
 8002792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002796:	bf00      	nop
 8002798:	080027ad 	.word	0x080027ad
 800279c:	08002821 	.word	0x08002821
 80027a0:	0800289d 	.word	0x0800289d
 80027a4:	080028cd 	.word	0x080028cd
 80027a8:	080028fd 	.word	0x080028fd
	case 0:

		data_for_send[0] = (uint8_t) M1.revoluciones;
 80027ac:	4b6b      	ldr	r3, [pc, #428]	; (800295c <rotate_data+0x1e8>)
 80027ae:	791a      	ldrb	r2, [r3, #4]
 80027b0:	4b6b      	ldr	r3, [pc, #428]	; (8002960 <rotate_data+0x1ec>)
 80027b2:	701a      	strb	r2, [r3, #0]
		data_for_send[1] = (uint8_t) M1.move;
 80027b4:	4b69      	ldr	r3, [pc, #420]	; (800295c <rotate_data+0x1e8>)
 80027b6:	78da      	ldrb	r2, [r3, #3]
 80027b8:	4b69      	ldr	r3, [pc, #420]	; (8002960 <rotate_data+0x1ec>)
 80027ba:	705a      	strb	r2, [r3, #1]
		data_for_send[2] = (uint8_t) M1.pid.ref;
 80027bc:	4b67      	ldr	r3, [pc, #412]	; (800295c <rotate_data+0x1e8>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe fc65 	bl	8001090 <__aeabi_f2uiz>
 80027c6:	4603      	mov	r3, r0
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	4b65      	ldr	r3, [pc, #404]	; (8002960 <rotate_data+0x1ec>)
 80027cc:	709a      	strb	r2, [r3, #2]
		data_for_send[3] = (uint8_t) ( (uint16_t) M1.pid.ref >> 8);
 80027ce:	4b63      	ldr	r3, [pc, #396]	; (800295c <rotate_data+0x1e8>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fe fc5c 	bl	8001090 <__aeabi_f2uiz>
 80027d8:	4603      	mov	r3, r0
 80027da:	b29b      	uxth	r3, r3
 80027dc:	0a1b      	lsrs	r3, r3, #8
 80027de:	b29b      	uxth	r3, r3
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4b5f      	ldr	r3, [pc, #380]	; (8002960 <rotate_data+0x1ec>)
 80027e4:	70da      	strb	r2, [r3, #3]
		data_for_send[4] = (uint8_t) ( (uint32_t) M1.pid.ref>> 16);
 80027e6:	4b5d      	ldr	r3, [pc, #372]	; (800295c <rotate_data+0x1e8>)
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fc50 	bl	8001090 <__aeabi_f2uiz>
 80027f0:	4603      	mov	r3, r0
 80027f2:	0c1b      	lsrs	r3, r3, #16
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	4b5a      	ldr	r3, [pc, #360]	; (8002960 <rotate_data+0x1ec>)
 80027f8:	711a      	strb	r2, [r3, #4]
		data_for_send[5] = (uint8_t) adc_value;
 80027fa:	4b5a      	ldr	r3, [pc, #360]	; (8002964 <rotate_data+0x1f0>)
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	4b57      	ldr	r3, [pc, #348]	; (8002960 <rotate_data+0x1ec>)
 8002802:	715a      	strb	r2, [r3, #5]
		data_for_send[6] = (uint8_t) (adc_value >> 8);
 8002804:	4b57      	ldr	r3, [pc, #348]	; (8002964 <rotate_data+0x1f0>)
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	0a1b      	lsrs	r3, r3, #8
 800280a:	b29b      	uxth	r3, r3
 800280c:	b2da      	uxtb	r2, r3
 800280e:	4b54      	ldr	r3, [pc, #336]	; (8002960 <rotate_data+0x1ec>)
 8002810:	719a      	strb	r2, [r3, #6]
		command = code_revl;
 8002812:	4b55      	ldr	r3, [pc, #340]	; (8002968 <rotate_data+0x1f4>)
 8002814:	2240      	movs	r2, #64	; 0x40
 8002816:	701a      	strb	r2, [r3, #0]
		len = 7;
 8002818:	4b54      	ldr	r3, [pc, #336]	; (800296c <rotate_data+0x1f8>)
 800281a:	2207      	movs	r2, #7
 800281c:	701a      	strb	r2, [r3, #0]

		break;
 800281e:	e098      	b.n	8002952 <rotate_data+0x1de>
	case 1:

		data_for_send[0] = (uint8_t) M2.pid.ref;
 8002820:	4b53      	ldr	r3, [pc, #332]	; (8002970 <rotate_data+0x1fc>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fc33 	bl	8001090 <__aeabi_f2uiz>
 800282a:	4603      	mov	r3, r0
 800282c:	b2da      	uxtb	r2, r3
 800282e:	4b4c      	ldr	r3, [pc, #304]	; (8002960 <rotate_data+0x1ec>)
 8002830:	701a      	strb	r2, [r3, #0]
		data_for_send[1] = (uint8_t) ( (uint32_t) M2.pid.ref >> 8);
 8002832:	4b4f      	ldr	r3, [pc, #316]	; (8002970 <rotate_data+0x1fc>)
 8002834:	6a1b      	ldr	r3, [r3, #32]
 8002836:	4618      	mov	r0, r3
 8002838:	f7fe fc2a 	bl	8001090 <__aeabi_f2uiz>
 800283c:	4603      	mov	r3, r0
 800283e:	0a1b      	lsrs	r3, r3, #8
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4b47      	ldr	r3, [pc, #284]	; (8002960 <rotate_data+0x1ec>)
 8002844:	705a      	strb	r2, [r3, #1]
		data_for_send[2] = (uint8_t) ( (uint32_t) M2.pid.ref >> 16);
 8002846:	4b4a      	ldr	r3, [pc, #296]	; (8002970 <rotate_data+0x1fc>)
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fc20 	bl	8001090 <__aeabi_f2uiz>
 8002850:	4603      	mov	r3, r0
 8002852:	0c1b      	lsrs	r3, r3, #16
 8002854:	b2da      	uxtb	r2, r3
 8002856:	4b42      	ldr	r3, [pc, #264]	; (8002960 <rotate_data+0x1ec>)
 8002858:	709a      	strb	r2, [r3, #2]
		data_for_send[3] = (uint8_t) r1_enter;
 800285a:	4b46      	ldr	r3, [pc, #280]	; (8002974 <rotate_data+0x200>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	4b3f      	ldr	r3, [pc, #252]	; (8002960 <rotate_data+0x1ec>)
 8002862:	70da      	strb	r2, [r3, #3]
		data_for_send[4] = (uint8_t) (r1_enter >> 8);
 8002864:	4b43      	ldr	r3, [pc, #268]	; (8002974 <rotate_data+0x200>)
 8002866:	881b      	ldrh	r3, [r3, #0]
 8002868:	0a1b      	lsrs	r3, r3, #8
 800286a:	b29b      	uxth	r3, r3
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4b3c      	ldr	r3, [pc, #240]	; (8002960 <rotate_data+0x1ec>)
 8002870:	711a      	strb	r2, [r3, #4]
		data_for_send[5] = (uint8_t) ( (M1.in_pos << 1) | (M2.in_pos));
 8002872:	4b3a      	ldr	r3, [pc, #232]	; (800295c <rotate_data+0x1e8>)
 8002874:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	b25a      	sxtb	r2, r3
 800287c:	4b3c      	ldr	r3, [pc, #240]	; (8002970 <rotate_data+0x1fc>)
 800287e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8002882:	b25b      	sxtb	r3, r3
 8002884:	4313      	orrs	r3, r2
 8002886:	b25b      	sxtb	r3, r3
 8002888:	b2da      	uxtb	r2, r3
 800288a:	4b35      	ldr	r3, [pc, #212]	; (8002960 <rotate_data+0x1ec>)
 800288c:	715a      	strb	r2, [r3, #5]

		command = code_time;
 800288e:	4b36      	ldr	r3, [pc, #216]	; (8002968 <rotate_data+0x1f4>)
 8002890:	2241      	movs	r2, #65	; 0x41
 8002892:	701a      	strb	r2, [r3, #0]

		len = 6;
 8002894:	4b35      	ldr	r3, [pc, #212]	; (800296c <rotate_data+0x1f8>)
 8002896:	2206      	movs	r2, #6
 8002898:	701a      	strb	r2, [r3, #0]

		break;
 800289a:	e05a      	b.n	8002952 <rotate_data+0x1de>

	case 2:

		data_for_send[0] = (uint8_t) menu;
 800289c:	4b36      	ldr	r3, [pc, #216]	; (8002978 <rotate_data+0x204>)
 800289e:	781a      	ldrb	r2, [r3, #0]
 80028a0:	4b2f      	ldr	r3, [pc, #188]	; (8002960 <rotate_data+0x1ec>)
 80028a2:	701a      	strb	r2, [r3, #0]
		data_for_send[1] = (uint8_t) start;
 80028a4:	4b35      	ldr	r3, [pc, #212]	; (800297c <rotate_data+0x208>)
 80028a6:	781a      	ldrb	r2, [r3, #0]
 80028a8:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <rotate_data+0x1ec>)
 80028aa:	705a      	strb	r2, [r3, #1]

		data_for_send[2] = (uint8_t) res_V;
 80028ac:	4b34      	ldr	r3, [pc, #208]	; (8002980 <rotate_data+0x20c>)
 80028ae:	781a      	ldrb	r2, [r3, #0]
 80028b0:	4b2b      	ldr	r3, [pc, #172]	; (8002960 <rotate_data+0x1ec>)
 80028b2:	709a      	strb	r2, [r3, #2]
		data_for_send[3] = (uint8_t) res_a;
 80028b4:	4b33      	ldr	r3, [pc, #204]	; (8002984 <rotate_data+0x210>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4b29      	ldr	r3, [pc, #164]	; (8002960 <rotate_data+0x1ec>)
 80028bc:	70da      	strb	r2, [r3, #3]

		len = 4;
 80028be:	4b2b      	ldr	r3, [pc, #172]	; (800296c <rotate_data+0x1f8>)
 80028c0:	2204      	movs	r2, #4
 80028c2:	701a      	strb	r2, [r3, #0]
		command = code_menu;
 80028c4:	4b28      	ldr	r3, [pc, #160]	; (8002968 <rotate_data+0x1f4>)
 80028c6:	2242      	movs	r2, #66	; 0x42
 80028c8:	701a      	strb	r2, [r3, #0]

		break;
 80028ca:	e042      	b.n	8002952 <rotate_data+0x1de>
		data_for_send[0] = (uint8_t) numero_seleccionado;
		data_for_send[1] = (uint8_t) (numero_seleccionado >> 8);
		data_for_send[2] = (uint8_t) (numero_seleccionado >> 16);
		*/

		data_for_send[0] = (uint8_t) M2.distancia;
 80028cc:	4b28      	ldr	r3, [pc, #160]	; (8002970 <rotate_data+0x1fc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	4b23      	ldr	r3, [pc, #140]	; (8002960 <rotate_data+0x1ec>)
 80028d4:	701a      	strb	r2, [r3, #0]
		data_for_send[1] = (uint8_t) (M2.distancia >> 8);
 80028d6:	4b26      	ldr	r3, [pc, #152]	; (8002970 <rotate_data+0x1fc>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	121b      	asrs	r3, r3, #8
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	4b20      	ldr	r3, [pc, #128]	; (8002960 <rotate_data+0x1ec>)
 80028e0:	705a      	strb	r2, [r3, #1]
		data_for_send[2] = (uint8_t) (M2.distancia >> 16);
 80028e2:	4b23      	ldr	r3, [pc, #140]	; (8002970 <rotate_data+0x1fc>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	141b      	asrs	r3, r3, #16
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	4b1d      	ldr	r3, [pc, #116]	; (8002960 <rotate_data+0x1ec>)
 80028ec:	709a      	strb	r2, [r3, #2]

		command = code_tecleando;
 80028ee:	4b1e      	ldr	r3, [pc, #120]	; (8002968 <rotate_data+0x1f4>)
 80028f0:	2243      	movs	r2, #67	; 0x43
 80028f2:	701a      	strb	r2, [r3, #0]
		len = 3;
 80028f4:	4b1d      	ldr	r3, [pc, #116]	; (800296c <rotate_data+0x1f8>)
 80028f6:	2203      	movs	r2, #3
 80028f8:	701a      	strb	r2, [r3, #0]
		break;
 80028fa:	e02a      	b.n	8002952 <rotate_data+0x1de>

	case 4:

		if(M1.distancia < 0)
 80028fc:	4b17      	ldr	r3, [pc, #92]	; (800295c <rotate_data+0x1e8>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	da03      	bge.n	800290c <rotate_data+0x198>
		data_for_send[3] = (uint8_t) 1;
 8002904:	4b16      	ldr	r3, [pc, #88]	; (8002960 <rotate_data+0x1ec>)
 8002906:	2201      	movs	r2, #1
 8002908:	70da      	strb	r2, [r3, #3]
 800290a:	e002      	b.n	8002912 <rotate_data+0x19e>
		else
		data_for_send[3] = (uint8_t) 0;
 800290c:	4b14      	ldr	r3, [pc, #80]	; (8002960 <rotate_data+0x1ec>)
 800290e:	2200      	movs	r2, #0
 8002910:	70da      	strb	r2, [r3, #3]

		temp_dis = (uint32_t) abs( M1.distancia);
 8002912:	4b12      	ldr	r3, [pc, #72]	; (800295c <rotate_data+0x1e8>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	2b00      	cmp	r3, #0
 8002918:	bfb8      	it	lt
 800291a:	425b      	neglt	r3, r3
 800291c:	461a      	mov	r2, r3
 800291e:	4b1a      	ldr	r3, [pc, #104]	; (8002988 <rotate_data+0x214>)
 8002920:	601a      	str	r2, [r3, #0]

		data_for_send[0] = (uint8_t) temp_dis;
 8002922:	4b19      	ldr	r3, [pc, #100]	; (8002988 <rotate_data+0x214>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	b2da      	uxtb	r2, r3
 8002928:	4b0d      	ldr	r3, [pc, #52]	; (8002960 <rotate_data+0x1ec>)
 800292a:	701a      	strb	r2, [r3, #0]
		data_for_send[1] = (uint8_t) (temp_dis >> 8);
 800292c:	4b16      	ldr	r3, [pc, #88]	; (8002988 <rotate_data+0x214>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	0a1b      	lsrs	r3, r3, #8
 8002932:	b2da      	uxtb	r2, r3
 8002934:	4b0a      	ldr	r3, [pc, #40]	; (8002960 <rotate_data+0x1ec>)
 8002936:	705a      	strb	r2, [r3, #1]
		data_for_send[2] = (uint8_t) (temp_dis >> 16);
 8002938:	4b13      	ldr	r3, [pc, #76]	; (8002988 <rotate_data+0x214>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	0c1b      	lsrs	r3, r3, #16
 800293e:	b2da      	uxtb	r2, r3
 8002940:	4b07      	ldr	r3, [pc, #28]	; (8002960 <rotate_data+0x1ec>)
 8002942:	709a      	strb	r2, [r3, #2]

		command = code_distancia;
 8002944:	4b08      	ldr	r3, [pc, #32]	; (8002968 <rotate_data+0x1f4>)
 8002946:	2244      	movs	r2, #68	; 0x44
 8002948:	701a      	strb	r2, [r3, #0]
		len = 4;
 800294a:	4b08      	ldr	r3, [pc, #32]	; (800296c <rotate_data+0x1f8>)
 800294c:	2204      	movs	r2, #4
 800294e:	701a      	strb	r2, [r3, #0]

	}
}
 8002950:	e7ff      	b.n	8002952 <rotate_data+0x1de>
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200001b0 	.word	0x200001b0
 800295c:	20000838 	.word	0x20000838
 8002960:	20000a18 	.word	0x20000a18
 8002964:	20000964 	.word	0x20000964
 8002968:	20000002 	.word	0x20000002
 800296c:	20000001 	.word	0x20000001
 8002970:	2000089c 	.word	0x2000089c
 8002974:	20000a98 	.word	0x20000a98
 8002978:	200001b1 	.word	0x200001b1
 800297c:	20000004 	.word	0x20000004
 8002980:	200001ba 	.word	0x200001ba
 8002984:	200001bc 	.word	0x200001bc
 8002988:	20000910 	.word	0x20000910
 800298c:	00000000 	.word	0x00000000

08002990 <select_data>:

void select_data(){
 8002990:	b598      	push	{r3, r4, r7, lr}
 8002992:	af00      	add	r7, sp, #0

	max_menu = 5;
 8002994:	4b5e      	ldr	r3, [pc, #376]	; (8002b10 <select_data+0x180>)
 8002996:	2205      	movs	r2, #5
 8002998:	701a      	strb	r2, [r3, #0]

	if(Compress[1] == 0xEB){
 800299a:	4b5e      	ldr	r3, [pc, #376]	; (8002b14 <select_data+0x184>)
 800299c:	785b      	ldrb	r3, [r3, #1]
 800299e:	2beb      	cmp	r3, #235	; 0xeb
 80029a0:	d12c      	bne.n	80029fc <select_data+0x6c>
		switch(Compress[0]){
 80029a2:	4b5c      	ldr	r3, [pc, #368]	; (8002b14 <select_data+0x184>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2baf      	cmp	r3, #175	; 0xaf
 80029a8:	d002      	beq.n	80029b0 <select_data+0x20>
 80029aa:	2bcf      	cmp	r3, #207	; 0xcf
 80029ac:	d012      	beq.n	80029d4 <select_data+0x44>
 80029ae:	e022      	b.n	80029f6 <select_data+0x66>

		case 0xaf: // arriba
			if((menu + 1) > max_menu){
 80029b0:	4b59      	ldr	r3, [pc, #356]	; (8002b18 <select_data+0x188>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	3301      	adds	r3, #1
 80029b6:	4a56      	ldr	r2, [pc, #344]	; (8002b10 <select_data+0x180>)
 80029b8:	7812      	ldrb	r2, [r2, #0]
 80029ba:	4293      	cmp	r3, r2
 80029bc:	dd03      	ble.n	80029c6 <select_data+0x36>
				menu = 0; // max option of the menu
 80029be:	4b56      	ldr	r3, [pc, #344]	; (8002b18 <select_data+0x188>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
			}else{
				menu += 1;
			}
			break;
 80029c4:	e017      	b.n	80029f6 <select_data+0x66>
				menu += 1;
 80029c6:	4b54      	ldr	r3, [pc, #336]	; (8002b18 <select_data+0x188>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	3301      	adds	r3, #1
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4b52      	ldr	r3, [pc, #328]	; (8002b18 <select_data+0x188>)
 80029d0:	701a      	strb	r2, [r3, #0]
			break;
 80029d2:	e010      	b.n	80029f6 <select_data+0x66>
		case 0xcf:
			if((menu - 1) < 0){
 80029d4:	4b50      	ldr	r3, [pc, #320]	; (8002b18 <select_data+0x188>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	3b01      	subs	r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	da04      	bge.n	80029e8 <select_data+0x58>
				menu = max_menu; // max option of the menu
 80029de:	4b4c      	ldr	r3, [pc, #304]	; (8002b10 <select_data+0x180>)
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	4b4d      	ldr	r3, [pc, #308]	; (8002b18 <select_data+0x188>)
 80029e4:	701a      	strb	r2, [r3, #0]
			}else{
				menu -= 1;
			}
			break;
 80029e6:	e005      	b.n	80029f4 <select_data+0x64>
				menu -= 1;
 80029e8:	4b4b      	ldr	r3, [pc, #300]	; (8002b18 <select_data+0x188>)
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	3b01      	subs	r3, #1
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	4b49      	ldr	r3, [pc, #292]	; (8002b18 <select_data+0x188>)
 80029f2:	701a      	strb	r2, [r3, #0]
			break;
 80029f4:	bf00      	nop
		}

		Compress[0] = 0;
 80029f6:	4b47      	ldr	r3, [pc, #284]	; (8002b14 <select_data+0x184>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
	}

	if(Compress[0] == 0x68 && Compress[1] == 0xcb){
 80029fc:	4b45      	ldr	r3, [pc, #276]	; (8002b14 <select_data+0x184>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	2b68      	cmp	r3, #104	; 0x68
 8002a02:	d17e      	bne.n	8002b02 <select_data+0x172>
 8002a04:	4b43      	ldr	r3, [pc, #268]	; (8002b14 <select_data+0x184>)
 8002a06:	785b      	ldrb	r3, [r3, #1]
 8002a08:	2bcb      	cmp	r3, #203	; 0xcb
 8002a0a:	d17a      	bne.n	8002b02 <select_data+0x172>

		switch(menu){
 8002a0c:	4b42      	ldr	r3, [pc, #264]	; (8002b18 <select_data+0x188>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b05      	cmp	r3, #5
 8002a12:	d876      	bhi.n	8002b02 <select_data+0x172>
 8002a14:	a201      	add	r2, pc, #4	; (adr r2, 8002a1c <select_data+0x8c>)
 8002a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a1a:	bf00      	nop
 8002a1c:	08002a35 	.word	0x08002a35
 8002a20:	08002a49 	.word	0x08002a49
 8002a24:	08002a53 	.word	0x08002a53
 8002a28:	08002abb 	.word	0x08002abb
 8002a2c:	08002ad1 	.word	0x08002ad1
 8002a30:	08002ae7 	.word	0x08002ae7
		case 0:
			if( numero_temp < 100 )
 8002a34:	4b39      	ldr	r3, [pc, #228]	; (8002b1c <select_data+0x18c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b63      	cmp	r3, #99	; 0x63
 8002a3a:	d85f      	bhi.n	8002afc <select_data+0x16c>
			M1.revoluciones = (uint8_t) (numero_temp);
 8002a3c:	4b37      	ldr	r3, [pc, #220]	; (8002b1c <select_data+0x18c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	4b37      	ldr	r3, [pc, #220]	; (8002b20 <select_data+0x190>)
 8002a44:	711a      	strb	r2, [r3, #4]

			break;
 8002a46:	e059      	b.n	8002afc <select_data+0x16c>
		case 1:
			pulsos = numero_temp;
 8002a48:	4b34      	ldr	r3, [pc, #208]	; (8002b1c <select_data+0x18c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a35      	ldr	r2, [pc, #212]	; (8002b24 <select_data+0x194>)
 8002a4e:	6013      	str	r3, [r2, #0]
			break;
 8002a50:	e057      	b.n	8002b02 <select_data+0x172>
		case 2:
			if( numero_temp < 1000){
 8002a52:	4b32      	ldr	r3, [pc, #200]	; (8002b1c <select_data+0x18c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a5a:	d251      	bcs.n	8002b00 <select_data+0x170>

				r1_enter = numero_temp;
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <select_data+0x18c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	4b31      	ldr	r3, [pc, #196]	; (8002b28 <select_data+0x198>)
 8002a64:	801a      	strh	r2, [r3, #0]
				M1.pid.ref = ( (float)numero_temp/0.72 );
 8002a66:	4b2d      	ldr	r3, [pc, #180]	; (8002b1c <select_data+0x18c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fe f8cc 	bl	8000c08 <__aeabi_ui2f>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fd fcd0 	bl	8000418 <__aeabi_f2d>
 8002a78:	a323      	add	r3, pc, #140	; (adr r3, 8002b08 <select_data+0x178>)
 8002a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7e:	f7fd fe4d 	bl	800071c <__aeabi_ddiv>
 8002a82:	4603      	mov	r3, r0
 8002a84:	460c      	mov	r4, r1
 8002a86:	4618      	mov	r0, r3
 8002a88:	4621      	mov	r1, r4
 8002a8a:	f7fd ffb7 	bl	80009fc <__aeabi_d2f>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	4b23      	ldr	r3, [pc, #140]	; (8002b20 <select_data+0x190>)
 8002a92:	621a      	str	r2, [r3, #32]
				M1.pid.k = M1.pid.ref;
 8002a94:	4b22      	ldr	r3, [pc, #136]	; (8002b20 <select_data+0x190>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	4a21      	ldr	r2, [pc, #132]	; (8002b20 <select_data+0x190>)
 8002a9a:	6513      	str	r3, [r2, #80]	; 0x50
				M2.pid.ref = M1.pid.ref;
 8002a9c:	4b20      	ldr	r3, [pc, #128]	; (8002b20 <select_data+0x190>)
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4a22      	ldr	r2, [pc, #136]	; (8002b2c <select_data+0x19c>)
 8002aa2:	6213      	str	r3, [r2, #32]
				M2.pid.k = M2.pid.ref;
 8002aa4:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <select_data+0x19c>)
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <select_data+0x19c>)
 8002aaa:	6513      	str	r3, [r2, #80]	; 0x50

				Params_choose_m(&M1);
 8002aac:	481c      	ldr	r0, [pc, #112]	; (8002b20 <select_data+0x190>)
 8002aae:	f7ff fa17 	bl	8001ee0 <Params_choose_m>
				Params_choose_m(&M2);
 8002ab2:	481e      	ldr	r0, [pc, #120]	; (8002b2c <select_data+0x19c>)
 8002ab4:	f7ff fa14 	bl	8001ee0 <Params_choose_m>
			}
			break;
 8002ab8:	e022      	b.n	8002b00 <select_data+0x170>
		case 3:
			start = !start;
 8002aba:	4b1d      	ldr	r3, [pc, #116]	; (8002b30 <select_data+0x1a0>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	bf0c      	ite	eq
 8002ac2:	2301      	moveq	r3, #1
 8002ac4:	2300      	movne	r3, #0
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4b19      	ldr	r3, [pc, #100]	; (8002b30 <select_data+0x1a0>)
 8002acc:	701a      	strb	r2, [r3, #0]
			break;
 8002ace:	e018      	b.n	8002b02 <select_data+0x172>
		case 4:
			res_V = !res_V;
 8002ad0:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <select_data+0x1a4>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <select_data+0x1a4>)
 8002ae2:	701a      	strb	r2, [r3, #0]
			break;
 8002ae4:	e00d      	b.n	8002b02 <select_data+0x172>
		case 5:
			res_a = !res_a;
 8002ae6:	4b14      	ldr	r3, [pc, #80]	; (8002b38 <select_data+0x1a8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	bf0c      	ite	eq
 8002aee:	2301      	moveq	r3, #1
 8002af0:	2300      	movne	r3, #0
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	461a      	mov	r2, r3
 8002af6:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <select_data+0x1a8>)
 8002af8:	601a      	str	r2, [r3, #0]
			break;
 8002afa:	e002      	b.n	8002b02 <select_data+0x172>
			break;
 8002afc:	bf00      	nop
 8002afe:	e000      	b.n	8002b02 <select_data+0x172>
			break;
 8002b00:	bf00      	nop

		}
	}
}
 8002b02:	bf00      	nop
 8002b04:	bd98      	pop	{r3, r4, r7, pc}
 8002b06:	bf00      	nop
 8002b08:	70a3d70a 	.word	0x70a3d70a
 8002b0c:	3fe70a3d 	.word	0x3fe70a3d
 8002b10:	20000003 	.word	0x20000003
 8002b14:	200007f0 	.word	0x200007f0
 8002b18:	200001b1 	.word	0x200001b1
 8002b1c:	200007fc 	.word	0x200007fc
 8002b20:	20000838 	.word	0x20000838
 8002b24:	20000ae8 	.word	0x20000ae8
 8002b28:	20000a98 	.word	0x20000a98
 8002b2c:	2000089c 	.word	0x2000089c
 8002b30:	20000004 	.word	0x20000004
 8002b34:	200001ba 	.word	0x200001ba
 8002b38:	200001bc 	.word	0x200001bc

08002b3c <initMotor>:

void initMotor( Motor * ref, GPIO_TypeDef * ch, uint16_t pin_1 ,
		uint16_t pin_2, uint16_t tim_ch){
 8002b3c:	b590      	push	{r4, r7, lr}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	4611      	mov	r1, r2
 8002b48:	461a      	mov	r2, r3
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	80fb      	strh	r3, [r7, #6]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	80bb      	strh	r3, [r7, #4]

	ref -> GPIO_Pin_1 = pin_1;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	88fa      	ldrh	r2, [r7, #6]
 8002b56:	829a      	strh	r2, [r3, #20]
	ref -> GPIO_Pin_2 = pin_2;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	88ba      	ldrh	r2, [r7, #4]
 8002b5c:	82da      	strh	r2, [r3, #22]
	ref -> GPIOx = ch;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	611a      	str	r2, [r3, #16]
	ref -> revoluciones = 50;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2232      	movs	r2, #50	; 0x32
 8002b68:	711a      	strb	r2, [r3, #4]
	ref -> distancia = 555;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f240 222b 	movw	r2, #555	; 0x22b
 8002b70:	609a      	str	r2, [r3, #8]
	ref -> move = stop;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	70da      	strb	r2, [r3, #3]
	ref -> tim_chanel = tim_ch;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8c3a      	ldrh	r2, [r7, #32]
 8002b7c:	831a      	strh	r2, [r3, #24]
	ref -> num_sensor = 0;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
	ref -> num_sensor = (HAL_GPIO_ReadPin(ch, pin_2) << 1) |
 8002b84:	88bb      	ldrh	r3, [r7, #4]
 8002b86:	4619      	mov	r1, r3
 8002b88:	68b8      	ldr	r0, [r7, #8]
 8002b8a:	f001 f9e1 	bl	8003f50 <HAL_GPIO_ReadPin>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	b25c      	sxtb	r4, r3
			HAL_GPIO_ReadPin(ch , pin_1);
 8002b94:	88fb      	ldrh	r3, [r7, #6]
 8002b96:	4619      	mov	r1, r3
 8002b98:	68b8      	ldr	r0, [r7, #8]
 8002b9a:	f001 f9d9 	bl	8003f50 <HAL_GPIO_ReadPin>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	b25b      	sxtb	r3, r3
	ref -> num_sensor = (HAL_GPIO_ReadPin(ch, pin_2) << 1) |
 8002ba2:	4323      	orrs	r3, r4
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	701a      	strb	r2, [r3, #0]
	ref -> in_pos = 0;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd90      	pop	{r4, r7, pc}

08002bbc <state_motor>:

void state_motor( Motor * ref){
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]

	ref -> num_sensor = 0;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
	ref -> num_sensor =
			(HAL_GPIO_ReadPin(ref->GPIOx, ref->GPIO_Pin_2) << 1) |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	8adb      	ldrh	r3, [r3, #22]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4610      	mov	r0, r2
 8002bd6:	f001 f9bb 	bl	8003f50 <HAL_GPIO_ReadPin>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	b25c      	sxtb	r4, r3
			HAL_GPIO_ReadPin(ref->GPIOx, ref->GPIO_Pin_1);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691a      	ldr	r2, [r3, #16]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	8a9b      	ldrh	r3, [r3, #20]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4610      	mov	r0, r2
 8002bec:	f001 f9b0 	bl	8003f50 <HAL_GPIO_ReadPin>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	b25b      	sxtb	r3, r3
			(HAL_GPIO_ReadPin(ref->GPIOx, ref->GPIO_Pin_2) << 1) |
 8002bf4:	4323      	orrs	r3, r4
 8002bf6:	b25b      	sxtb	r3, r3
 8002bf8:	b2da      	uxtb	r2, r3
	ref -> num_sensor =
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	701a      	strb	r2, [r3, #0]

	switch(ref->num_sensor){
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b03      	cmp	r3, #3
 8002c04:	d81a      	bhi.n	8002c3c <state_motor+0x80>
 8002c06:	a201      	add	r2, pc, #4	; (adr r2, 8002c0c <state_motor+0x50>)
 8002c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0c:	08002c1d 	.word	0x08002c1d
 8002c10:	08002c25 	.word	0x08002c25
 8002c14:	08002c2d 	.word	0x08002c2d
 8002c18:	08002c35 	.word	0x08002c35
	case 0:
		ref->actual = off_off; // 2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	705a      	strb	r2, [r3, #1]
		break;
 8002c22:	e00b      	b.n	8002c3c <state_motor+0x80>
	case 1:
		ref->actual = off_on; // 3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	705a      	strb	r2, [r3, #1]
		break;
 8002c2a:	e007      	b.n	8002c3c <state_motor+0x80>
	case 2:
		ref->actual = on_off; // 1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	705a      	strb	r2, [r3, #1]
		break;
 8002c32:	e003      	b.n	8002c3c <state_motor+0x80>
	case 3:
		ref->actual = on_on; // 4
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2203      	movs	r2, #3
 8002c38:	705a      	strb	r2, [r3, #1]
		break;
 8002c3a:	bf00      	nop
	}

	if(ref->anterior != ref->actual){
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	789a      	ldrb	r2, [r3, #2]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	785b      	ldrb	r3, [r3, #1]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d03e      	beq.n	8002cc6 <state_motor+0x10a>
			detect_vel();
			__HAL_TIM_SET_COUNTER(&htim3,0);

		}
*/
		if((ref->actual - ref->anterior) == 1 ||
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	785b      	ldrb	r3, [r3, #1]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	789b      	ldrb	r3, [r3, #2]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d008      	beq.n	8002c6a <state_motor+0xae>
				(ref->actual - ref->anterior) == -3 ){
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	785b      	ldrb	r3, [r3, #1]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	789b      	ldrb	r3, [r3, #2]
 8002c62:	1ad3      	subs	r3, r2, r3
		if((ref->actual - ref->anterior) == 1 ||
 8002c64:	f113 0f03 	cmn.w	r3, #3
 8002c68:	d108      	bne.n	8002c7c <state_motor+0xc0>

			ref->move = derecha;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	70da      	strb	r2, [r3, #3]
			ref->distancia += 1;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	609a      	str	r2, [r3, #8]
 8002c7a:	e018      	b.n	8002cae <state_motor+0xf2>

		}else if( (ref->actual - ref->anterior) == -1 ||
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	785b      	ldrb	r3, [r3, #1]
 8002c80:	461a      	mov	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	789b      	ldrb	r3, [r3, #2]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d007      	beq.n	8002c9e <state_motor+0xe2>
				(ref->actual - ref->anterior) == 3 ){
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	785b      	ldrb	r3, [r3, #1]
 8002c92:	461a      	mov	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	789b      	ldrb	r3, [r3, #2]
 8002c98:	1ad3      	subs	r3, r2, r3
		}else if( (ref->actual - ref->anterior) == -1 ||
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d107      	bne.n	8002cae <state_motor+0xf2>

			ref->move = izquierda;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	70da      	strb	r2, [r3, #3]
			ref->distancia -= 1;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	1e5a      	subs	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	609a      	str	r2, [r3, #8]

		}

		ref->pid.feedback = (float) ref->distancia;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fd ffac 	bl	8000c10 <__aeabi_i2f>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	61da      	str	r2, [r3, #28]

		ref->anterior = ref->actual;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	785a      	ldrb	r2, [r3, #1]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	709a      	strb	r2, [r3, #2]
		__HAL_TIM_SET_COUNTER(&htim3,0);

	}
	*/

	if( !start )
 8002cc6:	4b2c      	ldr	r3, [pc, #176]	; (8002d78 <state_motor+0x1bc>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d126      	bne.n	8002d1c <state_motor+0x160>
	{
		ref->porcent = (2 * 50 );
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2264      	movs	r2, #100	; 0x64
 8002cd2:	819a      	strh	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	8b1b      	ldrh	r3, [r3, #24]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d105      	bne.n	8002ce8 <state_motor+0x12c>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	899a      	ldrh	r2, [r3, #12]
 8002ce0:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <state_motor+0x1c0>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	635a      	str	r2, [r3, #52]	; 0x34

	__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);

	}

}
 8002ce6:	e043      	b.n	8002d70 <state_motor+0x1b4>
		__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	8b1b      	ldrh	r3, [r3, #24]
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d105      	bne.n	8002cfc <state_motor+0x140>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	899a      	ldrh	r2, [r3, #12]
 8002cf4:	4b21      	ldr	r3, [pc, #132]	; (8002d7c <state_motor+0x1c0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002cfa:	e039      	b.n	8002d70 <state_motor+0x1b4>
		__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	8b1b      	ldrh	r3, [r3, #24]
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d105      	bne.n	8002d10 <state_motor+0x154>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	899a      	ldrh	r2, [r3, #12]
 8002d08:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <state_motor+0x1c0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002d0e:	e02f      	b.n	8002d70 <state_motor+0x1b4>
		__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	899a      	ldrh	r2, [r3, #12]
 8002d14:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <state_motor+0x1c0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002d1a:	e029      	b.n	8002d70 <state_motor+0x1b4>
	ref->porcent = ( (2 * ref->revoluciones) );
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	791b      	ldrb	r3, [r3, #4]
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	819a      	strh	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	8b1b      	ldrh	r3, [r3, #24]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d105      	bne.n	8002d3e <state_motor+0x182>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	899a      	ldrh	r2, [r3, #12]
 8002d36:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <state_motor+0x1c0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002d3c:	e018      	b.n	8002d70 <state_motor+0x1b4>
	__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	8b1b      	ldrh	r3, [r3, #24]
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d105      	bne.n	8002d52 <state_motor+0x196>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	899a      	ldrh	r2, [r3, #12]
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <state_motor+0x1c0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002d50:	e00e      	b.n	8002d70 <state_motor+0x1b4>
	__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	8b1b      	ldrh	r3, [r3, #24]
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d105      	bne.n	8002d66 <state_motor+0x1aa>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	899a      	ldrh	r2, [r3, #12]
 8002d5e:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <state_motor+0x1c0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002d64:	e004      	b.n	8002d70 <state_motor+0x1b4>
	__HAL_TIM_SET_COMPARE(&htim1, ref->tim_chanel, ref->porcent);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	899a      	ldrh	r2, [r3, #12]
 8002d6a:	4b04      	ldr	r3, [pc, #16]	; (8002d7c <state_motor+0x1c0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd90      	pop	{r4, r7, pc}
 8002d78:	20000004 	.word	0x20000004
 8002d7c:	20000a50 	.word	0x20000a50

08002d80 <resiveRx>:
	}

}

// agragar funcin a USB_DEVICE_cdc_if CON __WEAK
void resiveRx(uint8_t* Buf, uint32_t *Len ){
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]

	memcpy( &dataResiveSerial, Buf, Buf[2] + 5);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	3305      	adds	r3, #5
 8002d92:	461a      	mov	r2, r3
 8002d94:	6879      	ldr	r1, [r7, #4]
 8002d96:	4808      	ldr	r0, [pc, #32]	; (8002db8 <resiveRx+0x38>)
 8002d98:	f008 faca 	bl	800b330 <memcpy>
	lenBuffer = dataResiveSerial[2];
 8002d9c:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <resiveRx+0x38>)
 8002d9e:	789b      	ldrb	r3, [r3, #2]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <resiveRx+0x3c>)
 8002da6:	601a      	str	r2, [r3, #0]
	resive_protocol = GPIO_PIN_SET;
 8002da8:	4b05      	ldr	r3, [pc, #20]	; (8002dc0 <resiveRx+0x40>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]

}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000998 	.word	0x20000998
 8002dbc:	20000a4c 	.word	0x20000a4c
 8002dc0:	20000465 	.word	0x20000465

08002dc4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd4:	d139      	bne.n	8002e4a <HAL_TIM_PeriodElapsedCallback+0x86>
	{
		read = 1;
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	; (8002e54 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002dd8:	2201      	movs	r2, #1
 8002dda:	701a      	strb	r2, [r3, #0]

		counterTime += 1;
 8002ddc:	4b1e      	ldr	r3, [pc, #120]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	3301      	adds	r3, #1
 8002de2:	4a1d      	ldr	r2, [pc, #116]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002de4:	6013      	str	r3, [r2, #0]
		counterPID +=1;
 8002de6:	4b1d      	ldr	r3, [pc, #116]	; (8002e5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002de8:	881b      	ldrh	r3, [r3, #0]
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	3301      	adds	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b1a      	ldr	r3, [pc, #104]	; (8002e5c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002df2:	801a      	strh	r2, [r3, #0]

		if(counterTime > 199){
 8002df4:	4b18      	ldr	r3, [pc, #96]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2bc7      	cmp	r3, #199	; 0xc7
 8002dfa:	d908      	bls.n	8002e0e <HAL_TIM_PeriodElapsedCallback+0x4a>
			waitTime += 1;
 8002dfc:	4b18      	ldr	r3, [pc, #96]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	3301      	adds	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002e06:	801a      	strh	r2, [r3, #0]
			counterTime = 0;
 8002e08:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	601a      	str	r2, [r3, #0]
		}

		if( tiempo_motor > 0 && revoluciones != 50){
 8002e0e:	4b15      	ldr	r3, [pc, #84]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d015      	beq.n	8002e42 <HAL_TIM_PeriodElapsedCallback+0x7e>
 8002e16:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b32      	cmp	r3, #50	; 0x32
 8002e1c:	d011      	beq.n	8002e42 <HAL_TIM_PeriodElapsedCallback+0x7e>
			counter_motor_time += 1;
 8002e1e:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3301      	adds	r3, #1
 8002e24:	4a11      	ldr	r2, [pc, #68]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002e26:	6013      	str	r3, [r2, #0]
			if(counter_motor_time > 19){
 8002e28:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b13      	cmp	r3, #19
 8002e2e:	d90c      	bls.n	8002e4a <HAL_TIM_PeriodElapsedCallback+0x86>
				tiempo_motor --;
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3b01      	subs	r3, #1
 8002e36:	4a0b      	ldr	r2, [pc, #44]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002e38:	6013      	str	r3, [r2, #0]
				counter_motor_time = 0;
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
			if(counter_motor_time > 19){
 8002e40:	e003      	b.n	8002e4a <HAL_TIM_PeriodElapsedCallback+0x86>
			}
		}else{
			counter_motor_time = 0;
 8002e42:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002e48:	e7ff      	b.n	8002e4a <HAL_TIM_PeriodElapsedCallback+0x86>
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	20000000 	.word	0x20000000
 8002e58:	200001ac 	.word	0x200001ac
 8002e5c:	200001b8 	.word	0x200001b8
 8002e60:	200006e2 	.word	0x200006e2
 8002e64:	20000914 	.word	0x20000914
 8002e68:	20000a9c 	.word	0x20000a9c
 8002e6c:	200001b4 	.word	0x200001b4

08002e70 <Read_ADC>:

void Read_ADC(){
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0

	HAL_ADC_Start(&hadc1);
 8002e76:	480d      	ldr	r0, [pc, #52]	; (8002eac <Read_ADC+0x3c>)
 8002e78:	f000 faca 	bl	8003410 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	480b      	ldr	r0, [pc, #44]	; (8002eac <Read_ADC+0x3c>)
 8002e80:	f000 fb74 	bl	800356c <HAL_ADC_PollForConversion>
	uint16_t adc_temp = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8002e84:	4809      	ldr	r0, [pc, #36]	; (8002eac <Read_ADC+0x3c>)
 8002e86:	f000 fc6b 	bl	8003760 <HAL_ADC_GetValue>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	80fb      	strh	r3, [r7, #6]

	adc_value = ((adc_value + adc_temp)/2);
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <Read_ADC+0x40>)
 8002e90:	881b      	ldrh	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	88fb      	ldrh	r3, [r7, #6]
 8002e96:	4413      	add	r3, r2
 8002e98:	0fda      	lsrs	r2, r3, #31
 8002e9a:	4413      	add	r3, r2
 8002e9c:	105b      	asrs	r3, r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <Read_ADC+0x40>)
 8002ea2:	801a      	strh	r2, [r3, #0]

	//ampere = (uint16_t)( ((float)adc_value ) * 0.80); // 3300/4095 = 0.80

}
 8002ea4:	bf00      	nop
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000968 	.word	0x20000968
 8002eb0:	20000964 	.word	0x20000964

08002eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,GPIO_PIN_SET);
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ec0:	4801      	ldr	r0, [pc, #4]	; (8002ec8 <Error_Handler+0x14>)
 8002ec2:	f001 f85c 	bl	8003f7e <HAL_GPIO_WritePin>
 8002ec6:	e7f8      	b.n	8002eba <Error_Handler+0x6>
 8002ec8:	40010800 	.word	0x40010800

08002ecc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ed2:	4b15      	ldr	r3, [pc, #84]	; (8002f28 <HAL_MspInit+0x5c>)
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	4a14      	ldr	r2, [pc, #80]	; (8002f28 <HAL_MspInit+0x5c>)
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	6193      	str	r3, [r2, #24]
 8002ede:	4b12      	ldr	r3, [pc, #72]	; (8002f28 <HAL_MspInit+0x5c>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eea:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <HAL_MspInit+0x5c>)
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4a0e      	ldr	r2, [pc, #56]	; (8002f28 <HAL_MspInit+0x5c>)
 8002ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	61d3      	str	r3, [r2, #28]
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	; (8002f28 <HAL_MspInit+0x5c>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efe:	607b      	str	r3, [r7, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002f02:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <HAL_MspInit+0x60>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002f0e:	60fb      	str	r3, [r7, #12]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <HAL_MspInit+0x60>)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010000 	.word	0x40010000

08002f30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f38:	f107 0310 	add.w	r3, r7, #16
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	605a      	str	r2, [r3, #4]
 8002f42:	609a      	str	r2, [r3, #8]
 8002f44:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a14      	ldr	r2, [pc, #80]	; (8002f9c <HAL_ADC_MspInit+0x6c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d121      	bne.n	8002f94 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f50:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f5a:	6193      	str	r3, [r2, #24]
 8002f5c:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f68:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	4a0c      	ldr	r2, [pc, #48]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f6e:	f043 0304 	orr.w	r3, r3, #4
 8002f72:	6193      	str	r3, [r2, #24]
 8002f74:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <HAL_ADC_MspInit+0x70>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002f80:	2301      	movs	r3, #1
 8002f82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f84:	2303      	movs	r3, #3
 8002f86:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f88:	f107 0310 	add.w	r3, r7, #16
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	4805      	ldr	r0, [pc, #20]	; (8002fa4 <HAL_ADC_MspInit+0x74>)
 8002f90:	f000 fe84 	bl	8003c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f94:	bf00      	nop
 8002f96:	3720      	adds	r7, #32
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40012400 	.word	0x40012400
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40010800 	.word	0x40010800

08002fa8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a23      	ldr	r2, [pc, #140]	; (8003044 <HAL_TIM_Base_MspInit+0x9c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fba:	4b23      	ldr	r3, [pc, #140]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	4a22      	ldr	r2, [pc, #136]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fc4:	6193      	str	r3, [r2, #24]
 8002fc6:	4b20      	ldr	r3, [pc, #128]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fce:	617b      	str	r3, [r7, #20]
 8002fd0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002fd2:	e032      	b.n	800303a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fdc:	d114      	bne.n	8003008 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fde:	4b1a      	ldr	r3, [pc, #104]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	4a19      	ldr	r2, [pc, #100]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	61d3      	str	r3, [r2, #28]
 8002fea:	4b17      	ldr	r3, [pc, #92]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	201c      	movs	r0, #28
 8002ffc:	f000 fe17 	bl	8003c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003000:	201c      	movs	r0, #28
 8003002:	f000 fe30 	bl	8003c66 <HAL_NVIC_EnableIRQ>
}
 8003006:	e018      	b.n	800303a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a0f      	ldr	r2, [pc, #60]	; (800304c <HAL_TIM_Base_MspInit+0xa4>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d113      	bne.n	800303a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003012:	4b0d      	ldr	r3, [pc, #52]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8003018:	f043 0302 	orr.w	r3, r3, #2
 800301c:	61d3      	str	r3, [r2, #28]
 800301e:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <HAL_TIM_Base_MspInit+0xa0>)
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800302a:	2200      	movs	r2, #0
 800302c:	2100      	movs	r1, #0
 800302e:	201d      	movs	r0, #29
 8003030:	f000 fdfd 	bl	8003c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003034:	201d      	movs	r0, #29
 8003036:	f000 fe16 	bl	8003c66 <HAL_NVIC_EnableIRQ>
}
 800303a:	bf00      	nop
 800303c:	3718      	adds	r7, #24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	40012c00 	.word	0x40012c00
 8003048:	40021000 	.word	0x40021000
 800304c:	40000400 	.word	0x40000400

08003050 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b088      	sub	sp, #32
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003058:	f107 0310 	add.w	r3, r7, #16
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_TIM_MspPostInit+0x5c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d118      	bne.n	80030a2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003070:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <HAL_TIM_MspPostInit+0x60>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <HAL_TIM_MspPostInit+0x60>)
 8003076:	f043 0304 	orr.w	r3, r3, #4
 800307a:	6193      	str	r3, [r2, #24]
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <HAL_TIM_MspPostInit+0x60>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003088:	f44f 7340 	mov.w	r3, #768	; 0x300
 800308c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800308e:	2302      	movs	r3, #2
 8003090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003092:	2302      	movs	r3, #2
 8003094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003096:	f107 0310 	add.w	r3, r7, #16
 800309a:	4619      	mov	r1, r3
 800309c:	4805      	ldr	r0, [pc, #20]	; (80030b4 <HAL_TIM_MspPostInit+0x64>)
 800309e:	f000 fdfd 	bl	8003c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80030a2:	bf00      	nop
 80030a4:	3720      	adds	r7, #32
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40012c00 	.word	0x40012c00
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40010800 	.word	0x40010800

080030b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030bc:	e7fe      	b.n	80030bc <NMI_Handler+0x4>

080030be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030be:	b480      	push	{r7}
 80030c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c2:	e7fe      	b.n	80030c2 <HardFault_Handler+0x4>

080030c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030c8:	e7fe      	b.n	80030c8 <MemManage_Handler+0x4>

080030ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ce:	e7fe      	b.n	80030ce <BusFault_Handler+0x4>

080030d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030d4:	e7fe      	b.n	80030d4 <UsageFault_Handler+0x4>

080030d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030d6:	b480      	push	{r7}
 80030d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr

080030e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr

080030fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030fe:	f000 f893 	bl	8003228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
	...

08003108 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800310c:	4802      	ldr	r0, [pc, #8]	; (8003118 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800310e:	f001 f87f 	bl	8004210 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000178c 	.word	0x2000178c

0800311c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003120:	4802      	ldr	r0, [pc, #8]	; (800312c <TIM2_IRQHandler+0x10>)
 8003122:	f003 fa27 	bl	8006574 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000aa0 	.word	0x20000aa0

08003130 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003134:	4802      	ldr	r0, [pc, #8]	; (8003140 <TIM3_IRQHandler+0x10>)
 8003136:	f003 fa1d 	bl	8006574 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2000091c 	.word	0x2000091c

08003144 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003150:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003152:	e003      	b.n	800315c <LoopCopyDataInit>

08003154 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003154:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003156:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003158:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800315a:	3104      	adds	r1, #4

0800315c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800315c:	480a      	ldr	r0, [pc, #40]	; (8003188 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800315e:	4b0b      	ldr	r3, [pc, #44]	; (800318c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003160:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003162:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003164:	d3f6      	bcc.n	8003154 <CopyDataInit>
  ldr r2, =_sbss
 8003166:	4a0a      	ldr	r2, [pc, #40]	; (8003190 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003168:	e002      	b.n	8003170 <LoopFillZerobss>

0800316a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800316a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800316c:	f842 3b04 	str.w	r3, [r2], #4

08003170 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003170:	4b08      	ldr	r3, [pc, #32]	; (8003194 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003172:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003174:	d3f9      	bcc.n	800316a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003176:	f7ff ffe5 	bl	8003144 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800317a:	f008 f8b5 	bl	800b2e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800317e:	f7fe ff1b 	bl	8001fb8 <main>
  bx lr
 8003182:	4770      	bx	lr
  ldr r3, =_sidata
 8003184:	0800b400 	.word	0x0800b400
  ldr r0, =_sdata
 8003188:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800318c:	20000184 	.word	0x20000184
  ldr r2, =_sbss
 8003190:	20000184 	.word	0x20000184
  ldr r3, = _ebss
 8003194:	20001a78 	.word	0x20001a78

08003198 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003198:	e7fe      	b.n	8003198 <ADC1_2_IRQHandler>
	...

0800319c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <HAL_Init+0x28>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a07      	ldr	r2, [pc, #28]	; (80031c4 <HAL_Init+0x28>)
 80031a6:	f043 0310 	orr.w	r3, r3, #16
 80031aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031ac:	2003      	movs	r0, #3
 80031ae:	f000 fd33 	bl	8003c18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031b2:	2000      	movs	r0, #0
 80031b4:	f000 f808 	bl	80031c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031b8:	f7ff fe88 	bl	8002ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	40022000 	.word	0x40022000

080031c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031d0:	4b12      	ldr	r3, [pc, #72]	; (800321c <HAL_InitTick+0x54>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	4b12      	ldr	r3, [pc, #72]	; (8003220 <HAL_InitTick+0x58>)
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	4619      	mov	r1, r3
 80031da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031de:	fbb3 f3f1 	udiv	r3, r3, r1
 80031e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 fd4b 	bl	8003c82 <HAL_SYSTICK_Config>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e00e      	b.n	8003214 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b0f      	cmp	r3, #15
 80031fa:	d80a      	bhi.n	8003212 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031fc:	2200      	movs	r2, #0
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	f04f 30ff 	mov.w	r0, #4294967295
 8003204:	f000 fd13 	bl	8003c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003208:	4a06      	ldr	r2, [pc, #24]	; (8003224 <HAL_InitTick+0x5c>)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	e000      	b.n	8003214 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
}
 8003214:	4618      	mov	r0, r3
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20000008 	.word	0x20000008
 8003220:	20000010 	.word	0x20000010
 8003224:	2000000c 	.word	0x2000000c

08003228 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800322c:	4b05      	ldr	r3, [pc, #20]	; (8003244 <HAL_IncTick+0x1c>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	461a      	mov	r2, r3
 8003232:	4b05      	ldr	r3, [pc, #20]	; (8003248 <HAL_IncTick+0x20>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4413      	add	r3, r2
 8003238:	4a03      	ldr	r2, [pc, #12]	; (8003248 <HAL_IncTick+0x20>)
 800323a:	6013      	str	r3, [r2, #0]
}
 800323c:	bf00      	nop
 800323e:	46bd      	mov	sp, r7
 8003240:	bc80      	pop	{r7}
 8003242:	4770      	bx	lr
 8003244:	20000010 	.word	0x20000010
 8003248:	20000af4 	.word	0x20000af4

0800324c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  return uwTick;
 8003250:	4b02      	ldr	r3, [pc, #8]	; (800325c <HAL_GetTick+0x10>)
 8003252:	681b      	ldr	r3, [r3, #0]
}
 8003254:	4618      	mov	r0, r3
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr
 800325c:	20000af4 	.word	0x20000af4

08003260 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003270:	2300      	movs	r3, #0
 8003272:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e0be      	b.n	8003400 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328c:	2b00      	cmp	r3, #0
 800328e:	d109      	bne.n	80032a4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7ff fe46 	bl	8002f30 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 fbb1 	bl	8003a0c <ADC_ConversionStop_Disable>
 80032aa:	4603      	mov	r3, r0
 80032ac:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	f003 0310 	and.w	r3, r3, #16
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f040 8099 	bne.w	80033ee <HAL_ADC_Init+0x18e>
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f040 8095 	bne.w	80033ee <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032cc:	f023 0302 	bic.w	r3, r3, #2
 80032d0:	f043 0202 	orr.w	r2, r3, #2
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032e0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	7b1b      	ldrb	r3, [r3, #12]
 80032e6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032e8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f8:	d003      	beq.n	8003302 <HAL_ADC_Init+0xa2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d102      	bne.n	8003308 <HAL_ADC_Init+0xa8>
 8003302:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003306:	e000      	b.n	800330a <HAL_ADC_Init+0xaa>
 8003308:	2300      	movs	r3, #0
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	7d1b      	ldrb	r3, [r3, #20]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d119      	bne.n	800334c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	7b1b      	ldrb	r3, [r3, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d109      	bne.n	8003334 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	3b01      	subs	r3, #1
 8003326:	035a      	lsls	r2, r3, #13
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	4313      	orrs	r3, r2
 800332c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	e00b      	b.n	800334c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003338:	f043 0220 	orr.w	r2, r3, #32
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	f043 0201 	orr.w	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	430a      	orrs	r2, r1
 800335e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	4b28      	ldr	r3, [pc, #160]	; (8003408 <HAL_ADC_Init+0x1a8>)
 8003368:	4013      	ands	r3, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	68b9      	ldr	r1, [r7, #8]
 8003370:	430b      	orrs	r3, r1
 8003372:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800337c:	d003      	beq.n	8003386 <HAL_ADC_Init+0x126>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d104      	bne.n	8003390 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	3b01      	subs	r3, #1
 800338c:	051b      	lsls	r3, r3, #20
 800338e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	4b18      	ldr	r3, [pc, #96]	; (800340c <HAL_ADC_Init+0x1ac>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d10b      	bne.n	80033cc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033be:	f023 0303 	bic.w	r3, r3, #3
 80033c2:	f043 0201 	orr.w	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033ca:	e018      	b.n	80033fe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	f023 0312 	bic.w	r3, r3, #18
 80033d4:	f043 0210 	orr.w	r2, r3, #16
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	f043 0201 	orr.w	r2, r3, #1
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033ec:	e007      	b.n	80033fe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f2:	f043 0210 	orr.w	r2, r3, #16
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80033fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003400:	4618      	mov	r0, r3
 8003402:	3718      	adds	r7, #24
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	ffe1f7fd 	.word	0xffe1f7fd
 800340c:	ff1f0efe 	.word	0xff1f0efe

08003410 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003422:	2b01      	cmp	r3, #1
 8003424:	d101      	bne.n	800342a <HAL_ADC_Start+0x1a>
 8003426:	2302      	movs	r3, #2
 8003428:	e098      	b.n	800355c <HAL_ADC_Start+0x14c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa98 	bl	8003968 <ADC_Enable>
 8003438:	4603      	mov	r3, r0
 800343a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f040 8087 	bne.w	8003552 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a41      	ldr	r2, [pc, #260]	; (8003564 <HAL_ADC_Start+0x154>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d105      	bne.n	800346e <HAL_ADC_Start+0x5e>
 8003462:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_ADC_Start+0x158>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d115      	bne.n	800349a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003472:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003484:	2b00      	cmp	r3, #0
 8003486:	d026      	beq.n	80034d6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003490:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003498:	e01d      	b.n	80034d6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a2f      	ldr	r2, [pc, #188]	; (8003568 <HAL_ADC_Start+0x158>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d004      	beq.n	80034ba <HAL_ADC_Start+0xaa>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a2b      	ldr	r2, [pc, #172]	; (8003564 <HAL_ADC_Start+0x154>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d10d      	bne.n	80034d6 <HAL_ADC_Start+0xc6>
 80034ba:	4b2b      	ldr	r3, [pc, #172]	; (8003568 <HAL_ADC_Start+0x158>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d007      	beq.n	80034d6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d006      	beq.n	80034f0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e6:	f023 0206 	bic.w	r2, r3, #6
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80034ee:	e002      	b.n	80034f6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f06f 0202 	mvn.w	r2, #2
 8003506:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003512:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003516:	d113      	bne.n	8003540 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800351c:	4a11      	ldr	r2, [pc, #68]	; (8003564 <HAL_ADC_Start+0x154>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d105      	bne.n	800352e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003522:	4b11      	ldr	r3, [pc, #68]	; (8003568 <HAL_ADC_Start+0x158>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800352a:	2b00      	cmp	r3, #0
 800352c:	d108      	bne.n	8003540 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800353c:	609a      	str	r2, [r3, #8]
 800353e:	e00c      	b.n	800355a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689a      	ldr	r2, [r3, #8]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	e003      	b.n	800355a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40012800 	.word	0x40012800
 8003568:	40012400 	.word	0x40012400

0800356c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800356c:	b590      	push	{r4, r7, lr}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003582:	f7ff fe63 	bl	800324c <HAL_GetTick>
 8003586:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00b      	beq.n	80035ae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359a:	f043 0220 	orr.w	r2, r3, #32
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e0c8      	b.n	8003740 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d12a      	bne.n	8003612 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d123      	bne.n	8003612 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80035ca:	e01a      	b.n	8003602 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d2:	d016      	beq.n	8003602 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d007      	beq.n	80035ea <HAL_ADC_PollForConversion+0x7e>
 80035da:	f7ff fe37 	bl	800324c <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d20b      	bcs.n	8003602 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ee:	f043 0204 	orr.w	r2, r3, #4
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e09e      	b.n	8003740 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0dd      	beq.n	80035cc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003610:	e06c      	b.n	80036ec <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003612:	4b4d      	ldr	r3, [pc, #308]	; (8003748 <HAL_ADC_PollForConversion+0x1dc>)
 8003614:	681c      	ldr	r4, [r3, #0]
 8003616:	2002      	movs	r0, #2
 8003618:	f002 fd0a 	bl	8006030 <HAL_RCCEx_GetPeriphCLKFreq>
 800361c:	4603      	mov	r3, r0
 800361e:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6919      	ldr	r1, [r3, #16]
 8003628:	4b48      	ldr	r3, [pc, #288]	; (800374c <HAL_ADC_PollForConversion+0x1e0>)
 800362a:	400b      	ands	r3, r1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d118      	bne.n	8003662 <HAL_ADC_PollForConversion+0xf6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68d9      	ldr	r1, [r3, #12]
 8003636:	4b46      	ldr	r3, [pc, #280]	; (8003750 <HAL_ADC_PollForConversion+0x1e4>)
 8003638:	400b      	ands	r3, r1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d111      	bne.n	8003662 <HAL_ADC_PollForConversion+0xf6>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6919      	ldr	r1, [r3, #16]
 8003644:	4b43      	ldr	r3, [pc, #268]	; (8003754 <HAL_ADC_PollForConversion+0x1e8>)
 8003646:	400b      	ands	r3, r1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d108      	bne.n	800365e <HAL_ADC_PollForConversion+0xf2>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68d9      	ldr	r1, [r3, #12]
 8003652:	4b41      	ldr	r3, [pc, #260]	; (8003758 <HAL_ADC_PollForConversion+0x1ec>)
 8003654:	400b      	ands	r3, r1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_ADC_PollForConversion+0xf2>
 800365a:	2314      	movs	r3, #20
 800365c:	e020      	b.n	80036a0 <HAL_ADC_PollForConversion+0x134>
 800365e:	2329      	movs	r3, #41	; 0x29
 8003660:	e01e      	b.n	80036a0 <HAL_ADC_PollForConversion+0x134>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6919      	ldr	r1, [r3, #16]
 8003668:	4b3a      	ldr	r3, [pc, #232]	; (8003754 <HAL_ADC_PollForConversion+0x1e8>)
 800366a:	400b      	ands	r3, r1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d106      	bne.n	800367e <HAL_ADC_PollForConversion+0x112>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	68d9      	ldr	r1, [r3, #12]
 8003676:	4b38      	ldr	r3, [pc, #224]	; (8003758 <HAL_ADC_PollForConversion+0x1ec>)
 8003678:	400b      	ands	r3, r1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00d      	beq.n	800369a <HAL_ADC_PollForConversion+0x12e>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6919      	ldr	r1, [r3, #16]
 8003684:	4b35      	ldr	r3, [pc, #212]	; (800375c <HAL_ADC_PollForConversion+0x1f0>)
 8003686:	400b      	ands	r3, r1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d108      	bne.n	800369e <HAL_ADC_PollForConversion+0x132>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68d9      	ldr	r1, [r3, #12]
 8003692:	4b32      	ldr	r3, [pc, #200]	; (800375c <HAL_ADC_PollForConversion+0x1f0>)
 8003694:	400b      	ands	r3, r1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_ADC_PollForConversion+0x132>
 800369a:	2354      	movs	r3, #84	; 0x54
 800369c:	e000      	b.n	80036a0 <HAL_ADC_PollForConversion+0x134>
 800369e:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80036a0:	fb02 f303 	mul.w	r3, r2, r3
 80036a4:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80036a6:	e01d      	b.n	80036e4 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ae:	d016      	beq.n	80036de <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_ADC_PollForConversion+0x15a>
 80036b6:	f7ff fdc9 	bl	800324c <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d20b      	bcs.n	80036de <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	f043 0204 	orr.w	r2, r3, #4
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e030      	b.n	8003740 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3301      	adds	r3, #1
 80036e2:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d8dd      	bhi.n	80036a8 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f06f 0212 	mvn.w	r2, #18
 80036f4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800370c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003710:	d115      	bne.n	800373e <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003716:	2b00      	cmp	r3, #0
 8003718:	d111      	bne.n	800373e <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d105      	bne.n	800373e <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	371c      	adds	r7, #28
 8003744:	46bd      	mov	sp, r7
 8003746:	bd90      	pop	{r4, r7, pc}
 8003748:	20000008 	.word	0x20000008
 800374c:	24924924 	.word	0x24924924
 8003750:	00924924 	.word	0x00924924
 8003754:	12492492 	.word	0x12492492
 8003758:	00492492 	.word	0x00492492
 800375c:	00249249 	.word	0x00249249

08003760 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800376e:	4618      	mov	r0, r3
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003782:	2300      	movs	r3, #0
 8003784:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003790:	2b01      	cmp	r3, #1
 8003792:	d101      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x20>
 8003794:	2302      	movs	r3, #2
 8003796:	e0dc      	b.n	8003952 <HAL_ADC_ConfigChannel+0x1da>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b06      	cmp	r3, #6
 80037a6:	d81c      	bhi.n	80037e2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	3b05      	subs	r3, #5
 80037ba:	221f      	movs	r2, #31
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43db      	mvns	r3, r3
 80037c2:	4019      	ands	r1, r3
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	6818      	ldr	r0, [r3, #0]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	3b05      	subs	r3, #5
 80037d4:	fa00 f203 	lsl.w	r2, r0, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	635a      	str	r2, [r3, #52]	; 0x34
 80037e0:	e03c      	b.n	800385c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2b0c      	cmp	r3, #12
 80037e8:	d81c      	bhi.n	8003824 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	3b23      	subs	r3, #35	; 0x23
 80037fc:	221f      	movs	r2, #31
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43db      	mvns	r3, r3
 8003804:	4019      	ands	r1, r3
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	3b23      	subs	r3, #35	; 0x23
 8003816:	fa00 f203 	lsl.w	r2, r0, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	631a      	str	r2, [r3, #48]	; 0x30
 8003822:	e01b      	b.n	800385c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685a      	ldr	r2, [r3, #4]
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	3b41      	subs	r3, #65	; 0x41
 8003836:	221f      	movs	r2, #31
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	4019      	ands	r1, r3
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	3b41      	subs	r3, #65	; 0x41
 8003850:	fa00 f203 	lsl.w	r2, r0, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	430a      	orrs	r2, r1
 800385a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2b09      	cmp	r3, #9
 8003862:	d91c      	bls.n	800389e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68d9      	ldr	r1, [r3, #12]
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	4613      	mov	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	4413      	add	r3, r2
 8003874:	3b1e      	subs	r3, #30
 8003876:	2207      	movs	r2, #7
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	4019      	ands	r1, r3
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	6898      	ldr	r0, [r3, #8]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4613      	mov	r3, r2
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	4413      	add	r3, r2
 800388e:	3b1e      	subs	r3, #30
 8003890:	fa00 f203 	lsl.w	r2, r0, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	60da      	str	r2, [r3, #12]
 800389c:	e019      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6919      	ldr	r1, [r3, #16]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	4413      	add	r3, r2
 80038ae:	2207      	movs	r2, #7
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	43db      	mvns	r3, r3
 80038b6:	4019      	ands	r1, r3
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	6898      	ldr	r0, [r3, #8]
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	4413      	add	r3, r2
 80038c6:	fa00 f203 	lsl.w	r2, r0, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d003      	beq.n	80038e2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80038de:	2b11      	cmp	r3, #17
 80038e0:	d132      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1d      	ldr	r2, [pc, #116]	; (800395c <HAL_ADC_ConfigChannel+0x1e4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d125      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d126      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003908:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b10      	cmp	r3, #16
 8003910:	d11a      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003912:	4b13      	ldr	r3, [pc, #76]	; (8003960 <HAL_ADC_ConfigChannel+0x1e8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a13      	ldr	r2, [pc, #76]	; (8003964 <HAL_ADC_ConfigChannel+0x1ec>)
 8003918:	fba2 2303 	umull	r2, r3, r2, r3
 800391c:	0c9a      	lsrs	r2, r3, #18
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003928:	e002      	b.n	8003930 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	3b01      	subs	r3, #1
 800392e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f9      	bne.n	800392a <HAL_ADC_ConfigChannel+0x1b2>
 8003936:	e007      	b.n	8003948 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393c:	f043 0220 	orr.w	r2, r3, #32
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003950:	7bfb      	ldrb	r3, [r7, #15]
}
 8003952:	4618      	mov	r0, r3
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr
 800395c:	40012400 	.word	0x40012400
 8003960:	20000008 	.word	0x20000008
 8003964:	431bde83 	.word	0x431bde83

08003968 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b01      	cmp	r3, #1
 8003984:	d039      	beq.n	80039fa <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f042 0201 	orr.w	r2, r2, #1
 8003994:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003996:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <ADC_Enable+0x9c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a1b      	ldr	r2, [pc, #108]	; (8003a08 <ADC_Enable+0xa0>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	0c9b      	lsrs	r3, r3, #18
 80039a2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039a4:	e002      	b.n	80039ac <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f9      	bne.n	80039a6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039b2:	f7ff fc4b 	bl	800324c <HAL_GetTick>
 80039b6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80039b8:	e018      	b.n	80039ec <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039ba:	f7ff fc47 	bl	800324c <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d911      	bls.n	80039ec <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039cc:	f043 0210 	orr.w	r2, r3, #16
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	f043 0201 	orr.w	r2, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e007      	b.n	80039fc <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d1df      	bne.n	80039ba <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20000008 	.word	0x20000008
 8003a08:	431bde83 	.word	0x431bde83

08003a0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d127      	bne.n	8003a76 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0201 	bic.w	r2, r2, #1
 8003a34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a36:	f7ff fc09 	bl	800324c <HAL_GetTick>
 8003a3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a3c:	e014      	b.n	8003a68 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a3e:	f7ff fc05 	bl	800324c <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d90d      	bls.n	8003a68 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a50:	f043 0210 	orr.w	r2, r3, #16
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e007      	b.n	8003a78 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d0e3      	beq.n	8003a3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f003 0307 	and.w	r3, r3, #7
 8003a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a90:	4b0c      	ldr	r3, [pc, #48]	; (8003ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ab2:	4a04      	ldr	r2, [pc, #16]	; (8003ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	60d3      	str	r3, [r2, #12]
}
 8003ab8:	bf00      	nop
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc80      	pop	{r7}
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	e000ed00 	.word	0xe000ed00

08003ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003acc:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	0a1b      	lsrs	r3, r3, #8
 8003ad2:	f003 0307 	and.w	r3, r3, #7
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	db0b      	blt.n	8003b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003af6:	79fb      	ldrb	r3, [r7, #7]
 8003af8:	f003 021f 	and.w	r2, r3, #31
 8003afc:	4906      	ldr	r1, [pc, #24]	; (8003b18 <__NVIC_EnableIRQ+0x34>)
 8003afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b02:	095b      	lsrs	r3, r3, #5
 8003b04:	2001      	movs	r0, #1
 8003b06:	fa00 f202 	lsl.w	r2, r0, r2
 8003b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b0e:	bf00      	nop
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr
 8003b18:	e000e100 	.word	0xe000e100

08003b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	6039      	str	r1, [r7, #0]
 8003b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	db0a      	blt.n	8003b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	490c      	ldr	r1, [pc, #48]	; (8003b68 <__NVIC_SetPriority+0x4c>)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	0112      	lsls	r2, r2, #4
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	440b      	add	r3, r1
 8003b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b44:	e00a      	b.n	8003b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	4908      	ldr	r1, [pc, #32]	; (8003b6c <__NVIC_SetPriority+0x50>)
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	f003 030f 	and.w	r3, r3, #15
 8003b52:	3b04      	subs	r3, #4
 8003b54:	0112      	lsls	r2, r2, #4
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	440b      	add	r3, r1
 8003b5a:	761a      	strb	r2, [r3, #24]
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	e000e100 	.word	0xe000e100
 8003b6c:	e000ed00 	.word	0xe000ed00

08003b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b089      	sub	sp, #36	; 0x24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f1c3 0307 	rsb	r3, r3, #7
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	bf28      	it	cs
 8003b8e:	2304      	movcs	r3, #4
 8003b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	3304      	adds	r3, #4
 8003b96:	2b06      	cmp	r3, #6
 8003b98:	d902      	bls.n	8003ba0 <NVIC_EncodePriority+0x30>
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	3b03      	subs	r3, #3
 8003b9e:	e000      	b.n	8003ba2 <NVIC_EncodePriority+0x32>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43da      	mvns	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc2:	43d9      	mvns	r1, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc8:	4313      	orrs	r3, r2
         );
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3724      	adds	r7, #36	; 0x24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bc80      	pop	{r7}
 8003bd2:	4770      	bx	lr

08003bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003be4:	d301      	bcc.n	8003bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003be6:	2301      	movs	r3, #1
 8003be8:	e00f      	b.n	8003c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bea:	4a0a      	ldr	r2, [pc, #40]	; (8003c14 <SysTick_Config+0x40>)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bf2:	210f      	movs	r1, #15
 8003bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf8:	f7ff ff90 	bl	8003b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bfc:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <SysTick_Config+0x40>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c02:	4b04      	ldr	r3, [pc, #16]	; (8003c14 <SysTick_Config+0x40>)
 8003c04:	2207      	movs	r2, #7
 8003c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	e000e010 	.word	0xe000e010

08003c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff ff2d 	bl	8003a80 <__NVIC_SetPriorityGrouping>
}
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b086      	sub	sp, #24
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	4603      	mov	r3, r0
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c40:	f7ff ff42 	bl	8003ac8 <__NVIC_GetPriorityGrouping>
 8003c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	6978      	ldr	r0, [r7, #20]
 8003c4c:	f7ff ff90 	bl	8003b70 <NVIC_EncodePriority>
 8003c50:	4602      	mov	r2, r0
 8003c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c56:	4611      	mov	r1, r2
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff ff5f 	bl	8003b1c <__NVIC_SetPriority>
}
 8003c5e:	bf00      	nop
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b082      	sub	sp, #8
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff ff35 	bl	8003ae4 <__NVIC_EnableIRQ>
}
 8003c7a:	bf00      	nop
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7ff ffa2 	bl	8003bd4 <SysTick_Config>
 8003c90:	4603      	mov	r3, r0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b08b      	sub	sp, #44	; 0x2c
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003caa:	2300      	movs	r3, #0
 8003cac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cae:	e127      	b.n	8003f00 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69fa      	ldr	r2, [r7, #28]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	f040 8116 	bne.w	8003efa <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2b12      	cmp	r3, #18
 8003cd4:	d034      	beq.n	8003d40 <HAL_GPIO_Init+0xa4>
 8003cd6:	2b12      	cmp	r3, #18
 8003cd8:	d80d      	bhi.n	8003cf6 <HAL_GPIO_Init+0x5a>
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d02b      	beq.n	8003d36 <HAL_GPIO_Init+0x9a>
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d804      	bhi.n	8003cec <HAL_GPIO_Init+0x50>
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d031      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d01c      	beq.n	8003d24 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cea:	e048      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d043      	beq.n	8003d78 <HAL_GPIO_Init+0xdc>
 8003cf0:	2b11      	cmp	r3, #17
 8003cf2:	d01b      	beq.n	8003d2c <HAL_GPIO_Init+0x90>
          break;
 8003cf4:	e043      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003cf6:	4a89      	ldr	r2, [pc, #548]	; (8003f1c <HAL_GPIO_Init+0x280>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d026      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
 8003cfc:	4a87      	ldr	r2, [pc, #540]	; (8003f1c <HAL_GPIO_Init+0x280>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d806      	bhi.n	8003d10 <HAL_GPIO_Init+0x74>
 8003d02:	4a87      	ldr	r2, [pc, #540]	; (8003f20 <HAL_GPIO_Init+0x284>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d020      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
 8003d08:	4a86      	ldr	r2, [pc, #536]	; (8003f24 <HAL_GPIO_Init+0x288>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01d      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
          break;
 8003d0e:	e036      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003d10:	4a85      	ldr	r2, [pc, #532]	; (8003f28 <HAL_GPIO_Init+0x28c>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d019      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
 8003d16:	4a85      	ldr	r2, [pc, #532]	; (8003f2c <HAL_GPIO_Init+0x290>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d016      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
 8003d1c:	4a84      	ldr	r2, [pc, #528]	; (8003f30 <HAL_GPIO_Init+0x294>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_GPIO_Init+0xae>
          break;
 8003d22:	e02c      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	623b      	str	r3, [r7, #32]
          break;
 8003d2a:	e028      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	3304      	adds	r3, #4
 8003d32:	623b      	str	r3, [r7, #32]
          break;
 8003d34:	e023      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	3308      	adds	r3, #8
 8003d3c:	623b      	str	r3, [r7, #32]
          break;
 8003d3e:	e01e      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	330c      	adds	r3, #12
 8003d46:	623b      	str	r3, [r7, #32]
          break;
 8003d48:	e019      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d52:	2304      	movs	r3, #4
 8003d54:	623b      	str	r3, [r7, #32]
          break;
 8003d56:	e012      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d105      	bne.n	8003d6c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d60:	2308      	movs	r3, #8
 8003d62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69fa      	ldr	r2, [r7, #28]
 8003d68:	611a      	str	r2, [r3, #16]
          break;
 8003d6a:	e008      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d6c:	2308      	movs	r3, #8
 8003d6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69fa      	ldr	r2, [r7, #28]
 8003d74:	615a      	str	r2, [r3, #20]
          break;
 8003d76:	e002      	b.n	8003d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	623b      	str	r3, [r7, #32]
          break;
 8003d7c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2bff      	cmp	r3, #255	; 0xff
 8003d82:	d801      	bhi.n	8003d88 <HAL_GPIO_Init+0xec>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	e001      	b.n	8003d8c <HAL_GPIO_Init+0xf0>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	2bff      	cmp	r3, #255	; 0xff
 8003d92:	d802      	bhi.n	8003d9a <HAL_GPIO_Init+0xfe>
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	e002      	b.n	8003da0 <HAL_GPIO_Init+0x104>
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	3b08      	subs	r3, #8
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	210f      	movs	r1, #15
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dae:	43db      	mvns	r3, r3
 8003db0:	401a      	ands	r2, r3
 8003db2:	6a39      	ldr	r1, [r7, #32]
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f000 8096 	beq.w	8003efa <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003dce:	4b59      	ldr	r3, [pc, #356]	; (8003f34 <HAL_GPIO_Init+0x298>)
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	4a58      	ldr	r2, [pc, #352]	; (8003f34 <HAL_GPIO_Init+0x298>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	6193      	str	r3, [r2, #24]
 8003dda:	4b56      	ldr	r3, [pc, #344]	; (8003f34 <HAL_GPIO_Init+0x298>)
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	60bb      	str	r3, [r7, #8]
 8003de4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003de6:	4a54      	ldr	r2, [pc, #336]	; (8003f38 <HAL_GPIO_Init+0x29c>)
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	089b      	lsrs	r3, r3, #2
 8003dec:	3302      	adds	r3, #2
 8003dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	220f      	movs	r2, #15
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43db      	mvns	r3, r3
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	4013      	ands	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4b      	ldr	r2, [pc, #300]	; (8003f3c <HAL_GPIO_Init+0x2a0>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d013      	beq.n	8003e3a <HAL_GPIO_Init+0x19e>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a4a      	ldr	r2, [pc, #296]	; (8003f40 <HAL_GPIO_Init+0x2a4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00d      	beq.n	8003e36 <HAL_GPIO_Init+0x19a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a49      	ldr	r2, [pc, #292]	; (8003f44 <HAL_GPIO_Init+0x2a8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d007      	beq.n	8003e32 <HAL_GPIO_Init+0x196>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a48      	ldr	r2, [pc, #288]	; (8003f48 <HAL_GPIO_Init+0x2ac>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d101      	bne.n	8003e2e <HAL_GPIO_Init+0x192>
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e006      	b.n	8003e3c <HAL_GPIO_Init+0x1a0>
 8003e2e:	2304      	movs	r3, #4
 8003e30:	e004      	b.n	8003e3c <HAL_GPIO_Init+0x1a0>
 8003e32:	2302      	movs	r3, #2
 8003e34:	e002      	b.n	8003e3c <HAL_GPIO_Init+0x1a0>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_GPIO_Init+0x1a0>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e3e:	f002 0203 	and.w	r2, r2, #3
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4093      	lsls	r3, r2
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e4c:	493a      	ldr	r1, [pc, #232]	; (8003f38 <HAL_GPIO_Init+0x29c>)
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	3302      	adds	r3, #2
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d006      	beq.n	8003e74 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e66:	4b39      	ldr	r3, [pc, #228]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	4938      	ldr	r1, [pc, #224]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]
 8003e72:	e006      	b.n	8003e82 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e74:	4b35      	ldr	r3, [pc, #212]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	4933      	ldr	r1, [pc, #204]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d006      	beq.n	8003e9c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e8e:	4b2f      	ldr	r3, [pc, #188]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	492e      	ldr	r1, [pc, #184]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	604b      	str	r3, [r1, #4]
 8003e9a:	e006      	b.n	8003eaa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e9c:	4b2b      	ldr	r3, [pc, #172]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	4929      	ldr	r1, [pc, #164]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d006      	beq.n	8003ec4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003eb6:	4b25      	ldr	r3, [pc, #148]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	4924      	ldr	r1, [pc, #144]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
 8003ec2:	e006      	b.n	8003ed2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ec4:	4b21      	ldr	r3, [pc, #132]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	491f      	ldr	r1, [pc, #124]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ede:	4b1b      	ldr	r3, [pc, #108]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	491a      	ldr	r1, [pc, #104]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	60cb      	str	r3, [r1, #12]
 8003eea:	e006      	b.n	8003efa <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003eec:	4b17      	ldr	r3, [pc, #92]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	4915      	ldr	r1, [pc, #84]	; (8003f4c <HAL_GPIO_Init+0x2b0>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efc:	3301      	adds	r3, #1
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f06:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f47f aed0 	bne.w	8003cb0 <HAL_GPIO_Init+0x14>
  }
}
 8003f10:	bf00      	nop
 8003f12:	372c      	adds	r7, #44	; 0x2c
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bc80      	pop	{r7}
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	10210000 	.word	0x10210000
 8003f20:	10110000 	.word	0x10110000
 8003f24:	10120000 	.word	0x10120000
 8003f28:	10310000 	.word	0x10310000
 8003f2c:	10320000 	.word	0x10320000
 8003f30:	10220000 	.word	0x10220000
 8003f34:	40021000 	.word	0x40021000
 8003f38:	40010000 	.word	0x40010000
 8003f3c:	40010800 	.word	0x40010800
 8003f40:	40010c00 	.word	0x40010c00
 8003f44:	40011000 	.word	0x40011000
 8003f48:	40011400 	.word	0x40011400
 8003f4c:	40010400 	.word	0x40010400

08003f50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	887b      	ldrh	r3, [r7, #2]
 8003f62:	4013      	ands	r3, r2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	73fb      	strb	r3, [r7, #15]
 8003f6c:	e001      	b.n	8003f72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr

08003f7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	460b      	mov	r3, r1
 8003f88:	807b      	strh	r3, [r7, #2]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f8e:	787b      	ldrb	r3, [r7, #1]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f94:	887a      	ldrh	r2, [r7, #2]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f9a:	e003      	b.n	8003fa4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f9c:	887b      	ldrh	r3, [r7, #2]
 8003f9e:	041a      	lsls	r2, r3, #16
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	611a      	str	r2, [r3, #16]
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fb0:	b08b      	sub	sp, #44	; 0x2c
 8003fb2:	af06      	add	r7, sp, #24
 8003fb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e0fd      	b.n	80041bc <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d106      	bne.n	8003fda <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f006 fedd 	bl	800ad94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2203      	movs	r2, #3
 8003fde:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f003 f8f1 	bl	80071ce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	603b      	str	r3, [r7, #0]
 8003ff2:	687e      	ldr	r6, [r7, #4]
 8003ff4:	466d      	mov	r5, sp
 8003ff6:	f106 0410 	add.w	r4, r6, #16
 8003ffa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ffc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	602b      	str	r3, [r5, #0]
 8004002:	1d33      	adds	r3, r6, #4
 8004004:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004006:	6838      	ldr	r0, [r7, #0]
 8004008:	f003 f8bb 	bl	8007182 <USB_CoreInit>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2202      	movs	r2, #2
 8004016:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e0ce      	b.n	80041bc <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f003 f8ec 	bl	8007202 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800402a:	2300      	movs	r3, #0
 800402c:	73fb      	strb	r3, [r7, #15]
 800402e:	e04c      	b.n	80040ca <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	4613      	mov	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	440b      	add	r3, r1
 8004040:	3301      	adds	r3, #1
 8004042:	2201      	movs	r2, #1
 8004044:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004046:	7bfb      	ldrb	r3, [r7, #15]
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	4613      	mov	r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	440b      	add	r3, r1
 8004056:	7bfa      	ldrb	r2, [r7, #15]
 8004058:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	b298      	uxth	r0, r3
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	440b      	add	r3, r1
 800406c:	3336      	adds	r3, #54	; 0x36
 800406e:	4602      	mov	r2, r0
 8004070:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	1c5a      	adds	r2, r3, #1
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	440b      	add	r3, r1
 8004082:	3303      	adds	r3, #3
 8004084:	2200      	movs	r2, #0
 8004086:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004088:	7bfa      	ldrb	r2, [r7, #15]
 800408a:	6879      	ldr	r1, [r7, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	440b      	add	r3, r1
 8004096:	3338      	adds	r3, #56	; 0x38
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800409c:	7bfa      	ldrb	r2, [r7, #15]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	440b      	add	r3, r1
 80040aa:	333c      	adds	r3, #60	; 0x3c
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040b0:	7bfa      	ldrb	r2, [r7, #15]
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	440b      	add	r3, r1
 80040be:	3340      	adds	r3, #64	; 0x40
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	3301      	adds	r3, #1
 80040c8:	73fb      	strb	r3, [r7, #15]
 80040ca:	7bfa      	ldrb	r2, [r7, #15]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d3ad      	bcc.n	8004030 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040d4:	2300      	movs	r3, #0
 80040d6:	73fb      	strb	r3, [r7, #15]
 80040d8:	e044      	b.n	8004164 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80040da:	7bfa      	ldrb	r2, [r7, #15]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	440b      	add	r3, r1
 80040e8:	f203 1369 	addw	r3, r3, #361	; 0x169
 80040ec:	2200      	movs	r2, #0
 80040ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80040f0:	7bfa      	ldrb	r2, [r7, #15]
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	440b      	add	r3, r1
 80040fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004102:	7bfa      	ldrb	r2, [r7, #15]
 8004104:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004106:	7bfa      	ldrb	r2, [r7, #15]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004118:	2200      	movs	r2, #0
 800411a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800411c:	7bfa      	ldrb	r2, [r7, #15]
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	440b      	add	r3, r1
 800412a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004132:	7bfa      	ldrb	r2, [r7, #15]
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	4613      	mov	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	440b      	add	r3, r1
 8004140:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004148:	7bfa      	ldrb	r2, [r7, #15]
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	440b      	add	r3, r1
 8004156:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	3301      	adds	r3, #1
 8004162:	73fb      	strb	r3, [r7, #15]
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	429a      	cmp	r2, r3
 800416c:	d3b5      	bcc.n	80040da <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	687e      	ldr	r6, [r7, #4]
 8004176:	466d      	mov	r5, sp
 8004178:	f106 0410 	add.w	r4, r6, #16
 800417c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800417e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004180:	6823      	ldr	r3, [r4, #0]
 8004182:	602b      	str	r3, [r5, #0]
 8004184:	1d33      	adds	r3, r6, #4
 8004186:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004188:	6838      	ldr	r0, [r7, #0]
 800418a:	f003 f846 	bl	800721a <USB_DevInit>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e00d      	b.n	80041bc <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f004 ffe1 	bl	800917c <USB_DevDisconnect>

  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080041c4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d101      	bne.n	80041da <HAL_PCD_Start+0x16>
 80041d6:	2302      	movs	r3, #2
 80041d8:	e016      	b.n	8004208 <HAL_PCD_Start+0x44>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f002 ffdb 	bl	80071a2 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80041ec:	2101      	movs	r1, #1
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f007 f843 	bl	800b27a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f004 ffb5 	bl	8009168 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3708      	adds	r7, #8
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b088      	sub	sp, #32
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f004 ffb7 	bl	8009190 <USB_ReadInterrupts>
 8004222:	4603      	mov	r3, r0
 8004224:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800422c:	d102      	bne.n	8004234 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 fb61 	bl	80048f6 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4618      	mov	r0, r3
 800423a:	f004 ffa9 	bl	8009190 <USB_ReadInterrupts>
 800423e:	4603      	mov	r3, r0
 8004240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004248:	d112      	bne.n	8004270 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004252:	b29a      	uxth	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800425c:	b292      	uxth	r2, r2
 800425e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f006 fe11 	bl	800ae8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004268:	2100      	movs	r1, #0
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f925 	bl	80044ba <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f004 ff8b 	bl	8009190 <USB_ReadInterrupts>
 800427a:	4603      	mov	r3, r0
 800427c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004280:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004284:	d10b      	bne.n	800429e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800428e:	b29a      	uxth	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004298:	b292      	uxth	r2, r2
 800429a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f004 ff74 	bl	8009190 <USB_ReadInterrupts>
 80042a8:	4603      	mov	r3, r0
 80042aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042b2:	d10b      	bne.n	80042cc <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042bc:	b29a      	uxth	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042c6:	b292      	uxth	r2, r2
 80042c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f004 ff5d 	bl	8009190 <USB_ReadInterrupts>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e0:	d126      	bne.n	8004330 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0204 	bic.w	r2, r2, #4
 80042f4:	b292      	uxth	r2, r2
 80042f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004302:	b29a      	uxth	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0208 	bic.w	r2, r2, #8
 800430c:	b292      	uxth	r2, r2
 800430e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f006 fdf2 	bl	800aefc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004320:	b29a      	uxth	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800432a:	b292      	uxth	r2, r2
 800432c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f004 ff2b 	bl	8009190 <USB_ReadInterrupts>
 800433a:	4603      	mov	r3, r0
 800433c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004340:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004344:	f040 8084 	bne.w	8004450 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8004348:	2300      	movs	r3, #0
 800434a:	77fb      	strb	r3, [r7, #31]
 800434c:	e011      	b.n	8004372 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	7ffb      	ldrb	r3, [r7, #31]
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	441a      	add	r2, r3
 800435a:	7ffb      	ldrb	r3, [r7, #31]
 800435c:	8812      	ldrh	r2, [r2, #0]
 800435e:	b292      	uxth	r2, r2
 8004360:	005b      	lsls	r3, r3, #1
 8004362:	f107 0120 	add.w	r1, r7, #32
 8004366:	440b      	add	r3, r1
 8004368:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 800436c:	7ffb      	ldrb	r3, [r7, #31]
 800436e:	3301      	adds	r3, #1
 8004370:	77fb      	strb	r3, [r7, #31]
 8004372:	7ffb      	ldrb	r3, [r7, #31]
 8004374:	2b07      	cmp	r3, #7
 8004376:	d9ea      	bls.n	800434e <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004380:	b29a      	uxth	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0201 	orr.w	r2, r2, #1
 800438a:	b292      	uxth	r2, r2
 800438c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004398:	b29a      	uxth	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0201 	bic.w	r2, r2, #1
 80043a2:	b292      	uxth	r2, r2
 80043a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80043a8:	bf00      	nop
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d0f6      	beq.n	80043aa <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ce:	b292      	uxth	r2, r2
 80043d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80043d4:	2300      	movs	r3, #0
 80043d6:	77fb      	strb	r3, [r7, #31]
 80043d8:	e010      	b.n	80043fc <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80043da:	7ffb      	ldrb	r3, [r7, #31]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	4611      	mov	r1, r2
 80043e2:	7ffa      	ldrb	r2, [r7, #31]
 80043e4:	0092      	lsls	r2, r2, #2
 80043e6:	440a      	add	r2, r1
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	f107 0120 	add.w	r1, r7, #32
 80043ee:	440b      	add	r3, r1
 80043f0:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80043f4:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80043f6:	7ffb      	ldrb	r3, [r7, #31]
 80043f8:	3301      	adds	r3, #1
 80043fa:	77fb      	strb	r3, [r7, #31]
 80043fc:	7ffb      	ldrb	r3, [r7, #31]
 80043fe:	2b07      	cmp	r3, #7
 8004400:	d9eb      	bls.n	80043da <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800440a:	b29a      	uxth	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 0208 	orr.w	r2, r2, #8
 8004414:	b292      	uxth	r2, r2
 8004416:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004422:	b29a      	uxth	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800442c:	b292      	uxth	r2, r2
 800442e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800443a:	b29a      	uxth	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0204 	orr.w	r2, r2, #4
 8004444:	b292      	uxth	r2, r2
 8004446:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f006 fd3c 	bl	800aec8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f004 fe9b 	bl	8009190 <USB_ReadInterrupts>
 800445a:	4603      	mov	r3, r0
 800445c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004464:	d10e      	bne.n	8004484 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800446e:	b29a      	uxth	r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004478:	b292      	uxth	r2, r2
 800447a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f006 fcf5 	bl	800ae6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4618      	mov	r0, r3
 800448a:	f004 fe81 	bl	8009190 <USB_ReadInterrupts>
 800448e:	4603      	mov	r3, r0
 8004490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004494:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004498:	d10b      	bne.n	80044b2 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044ac:	b292      	uxth	r2, r2
 80044ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80044b2:	bf00      	nop
 80044b4:	3720      	adds	r7, #32
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	460b      	mov	r3, r1
 80044c4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_PCD_SetAddress+0x1a>
 80044d0:	2302      	movs	r3, #2
 80044d2:	e013      	b.n	80044fc <HAL_PCD_SetAddress+0x42>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	78fa      	ldrb	r2, [r7, #3]
 80044e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	78fa      	ldrb	r2, [r7, #3]
 80044ea:	4611      	mov	r1, r2
 80044ec:	4618      	mov	r0, r3
 80044ee:	f004 fe28 	bl	8009142 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3708      	adds	r7, #8
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	4608      	mov	r0, r1
 800450e:	4611      	mov	r1, r2
 8004510:	461a      	mov	r2, r3
 8004512:	4603      	mov	r3, r0
 8004514:	70fb      	strb	r3, [r7, #3]
 8004516:	460b      	mov	r3, r1
 8004518:	803b      	strh	r3, [r7, #0]
 800451a:	4613      	mov	r3, r2
 800451c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800451e:	2300      	movs	r3, #0
 8004520:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004522:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004526:	2b00      	cmp	r3, #0
 8004528:	da0e      	bge.n	8004548 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800452a:	78fb      	ldrb	r3, [r7, #3]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	4613      	mov	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	4413      	add	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	705a      	strb	r2, [r3, #1]
 8004546:	e00e      	b.n	8004566 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004548:	78fb      	ldrb	r3, [r7, #3]
 800454a:	f003 0207 	and.w	r2, r3, #7
 800454e:	4613      	mov	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	4413      	add	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004566:	78fb      	ldrb	r3, [r7, #3]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	b2da      	uxtb	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004572:	883a      	ldrh	r2, [r7, #0]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	78ba      	ldrb	r2, [r7, #2]
 800457c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	785b      	ldrb	r3, [r3, #1]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d004      	beq.n	8004590 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004590:	78bb      	ldrb	r3, [r7, #2]
 8004592:	2b02      	cmp	r3, #2
 8004594:	d102      	bne.n	800459c <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <HAL_PCD_EP_Open+0xa6>
 80045a6:	2302      	movs	r3, #2
 80045a8:	e00e      	b.n	80045c8 <HAL_PCD_EP_Open+0xc4>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68f9      	ldr	r1, [r7, #12]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f002 fe4f 	bl	800725c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80045c6:	7afb      	ldrb	r3, [r7, #11]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	da0e      	bge.n	8004602 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045e4:	78fb      	ldrb	r3, [r7, #3]
 80045e6:	f003 0307 	and.w	r3, r3, #7
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	4613      	mov	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	4413      	add	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	705a      	strb	r2, [r3, #1]
 8004600:	e00e      	b.n	8004620 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004602:	78fb      	ldrb	r3, [r7, #3]
 8004604:	f003 0207 	and.w	r2, r3, #7
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	4413      	add	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	f003 0307 	and.w	r3, r3, #7
 8004626:	b2da      	uxtb	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004632:	2b01      	cmp	r3, #1
 8004634:	d101      	bne.n	800463a <HAL_PCD_EP_Close+0x6a>
 8004636:	2302      	movs	r3, #2
 8004638:	e00e      	b.n	8004658 <HAL_PCD_EP_Close+0x88>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68f9      	ldr	r1, [r7, #12]
 8004648:	4618      	mov	r0, r3
 800464a:	f003 f971 	bl	8007930 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	603b      	str	r3, [r7, #0]
 800466c:	460b      	mov	r3, r1
 800466e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004670:	7afb      	ldrb	r3, [r7, #11]
 8004672:	f003 0207 	and.w	r2, r3, #7
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	4413      	add	r3, r2
 8004686:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	2200      	movs	r2, #0
 8004698:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	2200      	movs	r2, #0
 800469e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046a0:	7afb      	ldrb	r3, [r7, #11]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046ac:	7afb      	ldrb	r3, [r7, #11]
 80046ae:	f003 0307 	and.w	r3, r3, #7
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d106      	bne.n	80046c4 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6979      	ldr	r1, [r7, #20]
 80046bc:	4618      	mov	r0, r3
 80046be:	f003 fb23 	bl	8007d08 <USB_EPStartXfer>
 80046c2:	e005      	b.n	80046d0 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	6979      	ldr	r1, [r7, #20]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f003 fb1c 	bl	8007d08 <USB_EPStartXfer>
  }

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80046da:	b480      	push	{r7}
 80046dc:	b083      	sub	sp, #12
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
 80046e2:	460b      	mov	r3, r1
 80046e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80046e6:	78fb      	ldrb	r3, [r7, #3]
 80046e8:	f003 0207 	and.w	r2, r3, #7
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	440b      	add	r3, r1
 80046f8:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80046fc:	681b      	ldr	r3, [r3, #0]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	607a      	str	r2, [r7, #4]
 8004712:	603b      	str	r3, [r7, #0]
 8004714:	460b      	mov	r3, r1
 8004716:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004718:	7afb      	ldrb	r3, [r7, #11]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	4613      	mov	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4413      	add	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4413      	add	r3, r2
 800472c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	2200      	movs	r2, #0
 800474c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2201      	movs	r2, #1
 8004752:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004754:	7afb      	ldrb	r3, [r7, #11]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	b2da      	uxtb	r2, r3
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004760:	7afb      	ldrb	r3, [r7, #11]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6979      	ldr	r1, [r7, #20]
 8004770:	4618      	mov	r0, r3
 8004772:	f003 fac9 	bl	8007d08 <USB_EPStartXfer>
 8004776:	e005      	b.n	8004784 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6979      	ldr	r1, [r7, #20]
 800477e:	4618      	mov	r0, r3
 8004780:	f003 fac2 	bl	8007d08 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
 8004796:	460b      	mov	r3, r1
 8004798:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800479a:	78fb      	ldrb	r3, [r7, #3]
 800479c:	f003 0207 	and.w	r2, r3, #7
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d901      	bls.n	80047ac <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e04c      	b.n	8004846 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80047ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	da0e      	bge.n	80047d2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047b4:	78fb      	ldrb	r3, [r7, #3]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	4413      	add	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2201      	movs	r2, #1
 80047ce:	705a      	strb	r2, [r3, #1]
 80047d0:	e00c      	b.n	80047ec <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80047d2:	78fa      	ldrb	r2, [r7, #3]
 80047d4:	4613      	mov	r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047f2:	78fb      	ldrb	r3, [r7, #3]
 80047f4:	f003 0307 	and.w	r3, r3, #7
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004804:	2b01      	cmp	r3, #1
 8004806:	d101      	bne.n	800480c <HAL_PCD_EP_SetStall+0x7e>
 8004808:	2302      	movs	r3, #2
 800480a:	e01c      	b.n	8004846 <HAL_PCD_EP_SetStall+0xb8>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68f9      	ldr	r1, [r7, #12]
 800481a:	4618      	mov	r0, r3
 800481c:	f004 fb94 	bl	8008f48 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	2b00      	cmp	r3, #0
 8004828:	d108      	bne.n	800483c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004834:	4619      	mov	r1, r3
 8004836:	4610      	mov	r0, r2
 8004838:	f004 fcb9 	bl	80091ae <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b084      	sub	sp, #16
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	460b      	mov	r3, r1
 8004858:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800485a:	78fb      	ldrb	r3, [r7, #3]
 800485c:	f003 020f 	and.w	r2, r3, #15
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	429a      	cmp	r2, r3
 8004866:	d901      	bls.n	800486c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e040      	b.n	80048ee <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800486c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004870:	2b00      	cmp	r3, #0
 8004872:	da0e      	bge.n	8004892 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004874:	78fb      	ldrb	r3, [r7, #3]
 8004876:	f003 0307 	and.w	r3, r3, #7
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	4413      	add	r3, r2
 8004888:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2201      	movs	r2, #1
 800488e:	705a      	strb	r2, [r3, #1]
 8004890:	e00e      	b.n	80048b0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004892:	78fb      	ldrb	r3, [r7, #3]
 8004894:	f003 0207 	and.w	r2, r3, #7
 8004898:	4613      	mov	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	4413      	add	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048b6:	78fb      	ldrb	r3, [r7, #3]
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d101      	bne.n	80048d0 <HAL_PCD_EP_ClrStall+0x82>
 80048cc:	2302      	movs	r3, #2
 80048ce:	e00e      	b.n	80048ee <HAL_PCD_EP_ClrStall+0xa0>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68f9      	ldr	r1, [r7, #12]
 80048de:	4618      	mov	r0, r3
 80048e0:	f004 fb82 	bl	8008fe8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b08e      	sub	sp, #56	; 0x38
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80048fe:	e2df      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004908:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800490a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800490c:	b2db      	uxtb	r3, r3
 800490e:	f003 030f 	and.w	r3, r3, #15
 8004912:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004916:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800491a:	2b00      	cmp	r3, #0
 800491c:	f040 8158 	bne.w	8004bd0 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004920:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	2b00      	cmp	r3, #0
 8004928:	d152      	bne.n	80049d0 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	b29b      	uxth	r3, r3
 8004932:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	81fb      	strh	r3, [r7, #14]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	89fb      	ldrh	r3, [r7, #14]
 8004942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800494a:	b29b      	uxth	r3, r3
 800494c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3328      	adds	r3, #40	; 0x28
 8004952:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800495c:	b29b      	uxth	r3, r3
 800495e:	461a      	mov	r2, r3
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	00db      	lsls	r3, r3, #3
 8004966:	4413      	add	r3, r2
 8004968:	3302      	adds	r3, #2
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	4413      	add	r3, r2
 8004972:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800497c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	695a      	ldr	r2, [r3, #20]
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	441a      	add	r2, r3
 800498a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800498e:	2100      	movs	r1, #0
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f006 fa52 	bl	800ae3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 828e 	beq.w	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f040 8289 	bne.w	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	b292      	uxth	r2, r2
 80049c2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80049ce:	e277      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80049d6:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	881b      	ldrh	r3, [r3, #0]
 80049de:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80049e0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80049e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d034      	beq.n	8004a54 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	461a      	mov	r2, r3
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	00db      	lsls	r3, r3, #3
 80049fc:	4413      	add	r3, r2
 80049fe:	3306      	adds	r3, #6
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6812      	ldr	r2, [r2, #0]
 8004a06:	4413      	add	r3, r2
 8004a08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f004 fc0f 	bl	800924c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	823b      	strh	r3, [r7, #16]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	8a3a      	ldrh	r2, [r7, #16]
 8004a44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a48:	b292      	uxth	r2, r2
 8004a4a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f006 f9c7 	bl	800ade0 <HAL_PCD_SetupStageCallback>
 8004a52:	e235      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004a54:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f280 8231 	bge.w	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	881b      	ldrh	r3, [r3, #0]
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	83bb      	strh	r3, [r7, #28]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	8bba      	ldrh	r2, [r7, #28]
 8004a74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a78:	b292      	uxth	r2, r2
 8004a7a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	4413      	add	r3, r2
 8004a90:	3306      	adds	r3, #6
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6812      	ldr	r2, [r2, #0]
 8004a98:	4413      	add	r3, r2
 8004a9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d019      	beq.n	8004ae4 <PCD_EP_ISR_Handler+0x1ee>
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d015      	beq.n	8004ae4 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6818      	ldr	r0, [r3, #0]
 8004abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abe:	6959      	ldr	r1, [r3, #20]
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	f004 fbbf 	bl	800924c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad0:	695a      	ldr	r2, [r3, #20]
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	441a      	add	r2, r3
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ada:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004adc:	2100      	movs	r1, #0
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f006 f990 	bl	800ae04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	461a      	mov	r2, r3
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	4413      	add	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d112      	bne.n	8004b32 <PCD_EP_ISR_Handler+0x23c>
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	881b      	ldrh	r3, [r3, #0]
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	801a      	strh	r2, [r3, #0]
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	881b      	ldrh	r3, [r3, #0]
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	801a      	strh	r2, [r3, #0]
 8004b30:	e02f      	b.n	8004b92 <PCD_EP_ISR_Handler+0x29c>
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	2b3e      	cmp	r3, #62	; 0x3e
 8004b38:	d813      	bhi.n	8004b62 <PCD_EP_ISR_Handler+0x26c>
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	633b      	str	r3, [r7, #48]	; 0x30
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d002      	beq.n	8004b54 <PCD_EP_ISR_Handler+0x25e>
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b50:	3301      	adds	r3, #1
 8004b52:	633b      	str	r3, [r7, #48]	; 0x30
 8004b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	029b      	lsls	r3, r3, #10
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	801a      	strh	r2, [r3, #0]
 8004b60:	e017      	b.n	8004b92 <PCD_EP_ISR_Handler+0x29c>
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	095b      	lsrs	r3, r3, #5
 8004b68:	633b      	str	r3, [r7, #48]	; 0x30
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	f003 031f 	and.w	r3, r3, #31
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d102      	bne.n	8004b7c <PCD_EP_ISR_Handler+0x286>
 8004b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	633b      	str	r3, [r7, #48]	; 0x30
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	029b      	lsls	r3, r3, #10
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	881b      	ldrh	r3, [r3, #0]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ba2:	827b      	strh	r3, [r7, #18]
 8004ba4:	8a7b      	ldrh	r3, [r7, #18]
 8004ba6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004baa:	827b      	strh	r3, [r7, #18]
 8004bac:	8a7b      	ldrh	r3, [r7, #18]
 8004bae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004bb2:	827b      	strh	r3, [r7, #18]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	8a7b      	ldrh	r3, [r7, #18]
 8004bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	8013      	strh	r3, [r2, #0]
 8004bce:	e177      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4413      	add	r3, r2
 8004bde:	881b      	ldrh	r3, [r3, #0]
 8004be0:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004be2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f280 80ea 	bge.w	8004dc0 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004c02:	4013      	ands	r3, r2
 8004c04:	853b      	strh	r3, [r7, #40]	; 0x28
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004c16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c1a:	b292      	uxth	r2, r2
 8004c1c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004c1e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004c22:	4613      	mov	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4413      	add	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	4413      	add	r3, r2
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c36:	7b1b      	ldrb	r3, [r3, #12]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d122      	bne.n	8004c82 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	461a      	mov	r2, r3
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	00db      	lsls	r3, r3, #3
 8004c4e:	4413      	add	r3, r2
 8004c50:	3306      	adds	r3, #6
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	6812      	ldr	r2, [r2, #0]
 8004c58:	4413      	add	r3, r2
 8004c5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c64:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8004c66:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 8087 	beq.w	8004d7c <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6818      	ldr	r0, [r3, #0]
 8004c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c74:	6959      	ldr	r1, [r3, #20]
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	88da      	ldrh	r2, [r3, #6]
 8004c7a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004c7c:	f004 fae6 	bl	800924c <USB_ReadPMA>
 8004c80:	e07c      	b.n	8004d7c <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c84:	78db      	ldrb	r3, [r3, #3]
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d108      	bne.n	8004c9c <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004c8a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f923 	bl	8004edc <HAL_PCD_EP_DB_Receive>
 8004c96:	4603      	mov	r3, r0
 8004c98:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004c9a:	e06f      	b.n	8004d7c <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	881b      	ldrh	r3, [r3, #0]
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cb6:	847b      	strh	r3, [r7, #34]	; 0x22
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	441a      	add	r2, r3
 8004cc6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004cc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ccc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cd4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d021      	beq.n	8004d3a <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	461a      	mov	r2, r3
 8004d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	4413      	add	r3, r2
 8004d0a:	3302      	adds	r3, #2
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6812      	ldr	r2, [r2, #0]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d1e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004d20:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d02a      	beq.n	8004d7c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6818      	ldr	r0, [r3, #0]
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2c:	6959      	ldr	r1, [r3, #20]
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	891a      	ldrh	r2, [r3, #8]
 8004d32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d34:	f004 fa8a 	bl	800924c <USB_ReadPMA>
 8004d38:	e020      	b.n	8004d7c <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	00db      	lsls	r3, r3, #3
 8004d4c:	4413      	add	r3, r2
 8004d4e:	3306      	adds	r3, #6
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6812      	ldr	r2, [r2, #0]
 8004d56:	4413      	add	r3, r2
 8004d58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d5c:	881b      	ldrh	r3, [r3, #0]
 8004d5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d62:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004d64:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d008      	beq.n	8004d7c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d70:	6959      	ldr	r1, [r3, #20]
 8004d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d74:	895a      	ldrh	r2, [r3, #10]
 8004d76:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d78:	f004 fa68 	bl	800924c <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d82:	441a      	add	r2, r3
 8004d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d86:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	695a      	ldr	r2, [r3, #20]
 8004d8c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d8e:	441a      	add	r2, r3
 8004d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d92:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d004      	beq.n	8004da6 <PCD_EP_ISR_Handler+0x4b0>
 8004d9c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d206      	bcs.n	8004db4 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	4619      	mov	r1, r3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f006 f829 	bl	800ae04 <HAL_PCD_DataOutStageCallback>
 8004db2:	e005      	b.n	8004dc0 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f002 ffa4 	bl	8007d08 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004dc0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d07a      	beq.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 8004dca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	00db      	lsls	r3, r3, #3
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	4413      	add	r3, r2
 8004ddc:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004df4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df8:	843b      	strh	r3, [r7, #32]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	441a      	add	r2, r3
 8004e08:	8c3b      	ldrh	r3, [r7, #32]
 8004e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	78db      	ldrb	r3, [r3, #3]
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d108      	bne.n	8004e30 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d146      	bne.n	8004eb4 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004e26:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d141      	bne.n	8004eb4 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	00db      	lsls	r3, r3, #3
 8004e42:	4413      	add	r3, r2
 8004e44:	3302      	adds	r3, #2
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6812      	ldr	r2, [r2, #0]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e52:	881b      	ldrh	r3, [r3, #0]
 8004e54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e58:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	8bfb      	ldrh	r3, [r7, #30]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d906      	bls.n	8004e72 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	699a      	ldr	r2, [r3, #24]
 8004e68:	8bfb      	ldrh	r3, [r7, #30]
 8004e6a:	1ad2      	subs	r2, r2, r3
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	619a      	str	r2, [r3, #24]
 8004e70:	e002      	b.n	8004e78 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	2200      	movs	r2, #0
 8004e76:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d106      	bne.n	8004e8e <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	4619      	mov	r1, r3
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f005 ffd7 	bl	800ae3a <HAL_PCD_DataInStageCallback>
 8004e8c:	e018      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	8bfb      	ldrh	r3, [r7, #30]
 8004e94:	441a      	add	r2, r3
 8004e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e98:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	69da      	ldr	r2, [r3, #28]
 8004e9e:	8bfb      	ldrh	r3, [r7, #30]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004eac:	4618      	mov	r0, r3
 8004eae:	f002 ff2b 	bl	8007d08 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8004eb2:	e005      	b.n	8004ec0 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004eb4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f91b 	bl	80050f6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	b21b      	sxth	r3, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f6ff ad17 	blt.w	8004900 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3738      	adds	r7, #56	; 0x38
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004eea:	88fb      	ldrh	r3, [r7, #6]
 8004eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d07e      	beq.n	8004ff2 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	461a      	mov	r2, r3
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	4413      	add	r3, r2
 8004f08:	3302      	adds	r3, #2
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	6812      	ldr	r2, [r2, #0]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f1c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	699a      	ldr	r2, [r3, #24]
 8004f22:	8b7b      	ldrh	r3, [r7, #26]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d306      	bcc.n	8004f36 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	699a      	ldr	r2, [r3, #24]
 8004f2c:	8b7b      	ldrh	r3, [r7, #26]
 8004f2e:	1ad2      	subs	r2, r2, r3
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	619a      	str	r2, [r3, #24]
 8004f34:	e002      	b.n	8004f3c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d123      	bne.n	8004f8c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	881b      	ldrh	r3, [r3, #0]
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5e:	833b      	strh	r3, [r7, #24]
 8004f60:	8b3b      	ldrh	r3, [r7, #24]
 8004f62:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004f66:	833b      	strh	r3, [r7, #24]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	441a      	add	r2, r3
 8004f76:	8b3b      	ldrh	r3, [r7, #24]
 8004f78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004f8c:	88fb      	ldrh	r3, [r7, #6]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d01f      	beq.n	8004fd6 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4413      	add	r3, r2
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fb0:	82fb      	strh	r3, [r7, #22]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	441a      	add	r2, r3
 8004fc0:	8afb      	ldrh	r3, [r7, #22]
 8004fc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004fce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004fd6:	8b7b      	ldrh	r3, [r7, #26]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 8087 	beq.w	80050ec <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6818      	ldr	r0, [r3, #0]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	6959      	ldr	r1, [r3, #20]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	891a      	ldrh	r2, [r3, #8]
 8004fea:	8b7b      	ldrh	r3, [r7, #26]
 8004fec:	f004 f92e 	bl	800924c <USB_ReadPMA>
 8004ff0:	e07c      	b.n	80050ec <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	00db      	lsls	r3, r3, #3
 8005004:	4413      	add	r3, r2
 8005006:	3306      	adds	r3, #6
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	6812      	ldr	r2, [r2, #0]
 800500e:	4413      	add	r3, r2
 8005010:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800501a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	699a      	ldr	r2, [r3, #24]
 8005020:	8b7b      	ldrh	r3, [r7, #26]
 8005022:	429a      	cmp	r2, r3
 8005024:	d306      	bcc.n	8005034 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	699a      	ldr	r2, [r3, #24]
 800502a:	8b7b      	ldrh	r3, [r7, #26]
 800502c:	1ad2      	subs	r2, r2, r3
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	619a      	str	r2, [r3, #24]
 8005032:	e002      	b.n	800503a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2200      	movs	r2, #0
 8005038:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d123      	bne.n	800508a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	4413      	add	r3, r2
 8005050:	881b      	ldrh	r3, [r3, #0]
 8005052:	b29b      	uxth	r3, r3
 8005054:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505c:	83fb      	strh	r3, [r7, #30]
 800505e:	8bfb      	ldrh	r3, [r7, #30]
 8005060:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005064:	83fb      	strh	r3, [r7, #30]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	461a      	mov	r2, r3
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	441a      	add	r2, r3
 8005074:	8bfb      	ldrh	r3, [r7, #30]
 8005076:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800507a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800507e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005086:	b29b      	uxth	r3, r3
 8005088:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800508a:	88fb      	ldrh	r3, [r7, #6]
 800508c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005090:	2b00      	cmp	r3, #0
 8005092:	d11f      	bne.n	80050d4 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	461a      	mov	r2, r3
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4413      	add	r3, r2
 80050a2:	881b      	ldrh	r3, [r3, #0]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ae:	83bb      	strh	r3, [r7, #28]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	461a      	mov	r2, r3
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	441a      	add	r2, r3
 80050be:	8bbb      	ldrh	r3, [r7, #28]
 80050c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80050d4:	8b7b      	ldrh	r3, [r7, #26]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d008      	beq.n	80050ec <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6818      	ldr	r0, [r3, #0]
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	6959      	ldr	r1, [r3, #20]
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	895a      	ldrh	r2, [r3, #10]
 80050e6:	8b7b      	ldrh	r3, [r7, #26]
 80050e8:	f004 f8b0 	bl	800924c <USB_ReadPMA>
    }
  }

  return count;
 80050ec:	8b7b      	ldrh	r3, [r7, #26]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3720      	adds	r7, #32
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b092      	sub	sp, #72	; 0x48
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	4613      	mov	r3, r2
 8005102:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005104:	88fb      	ldrh	r3, [r7, #6]
 8005106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 8132 	beq.w	8005374 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005118:	b29b      	uxth	r3, r3
 800511a:	461a      	mov	r2, r3
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	4413      	add	r3, r2
 8005124:	3302      	adds	r3, #2
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	6812      	ldr	r2, [r2, #0]
 800512c:	4413      	add	r3, r2
 800512e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005132:	881b      	ldrh	r3, [r3, #0]
 8005134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005138:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	699a      	ldr	r2, [r3, #24]
 800513e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005140:	429a      	cmp	r2, r3
 8005142:	d906      	bls.n	8005152 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	699a      	ldr	r2, [r3, #24]
 8005148:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800514a:	1ad2      	subs	r2, r2, r3
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	619a      	str	r2, [r3, #24]
 8005150:	e002      	b.n	8005158 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2200      	movs	r2, #0
 8005156:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d12c      	bne.n	80051ba <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	4619      	mov	r1, r3
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f005 fe67 	bl	800ae3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800516c:	88fb      	ldrh	r3, [r7, #6]
 800516e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005172:	2b00      	cmp	r3, #0
 8005174:	f000 822f 	beq.w	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	461a      	mov	r2, r3
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	b29b      	uxth	r3, r3
 800518a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800518e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005192:	827b      	strh	r3, [r7, #18]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	461a      	mov	r2, r3
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	441a      	add	r2, r3
 80051a2:	8a7b      	ldrh	r3, [r7, #18]
 80051a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	8013      	strh	r3, [r2, #0]
 80051b8:	e20d      	b.n	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d01f      	beq.n	8005204 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	461a      	mov	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	881b      	ldrh	r3, [r3, #0]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051de:	84bb      	strh	r3, [r7, #36]	; 0x24
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	461a      	mov	r2, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	441a      	add	r2, r3
 80051ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80051f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005200:	b29b      	uxth	r3, r3
 8005202:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800520a:	2b01      	cmp	r3, #1
 800520c:	f040 81e3 	bne.w	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	695a      	ldr	r2, [r3, #20]
 8005214:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005216:	441a      	add	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005222:	441a      	add	r2, r3
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	6a1a      	ldr	r2, [r3, #32]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	429a      	cmp	r2, r3
 8005232:	d309      	bcc.n	8005248 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	6a1a      	ldr	r2, [r3, #32]
 800523e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005240:	1ad2      	subs	r2, r2, r3
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	621a      	str	r2, [r3, #32]
 8005246:	e014      	b.n	8005272 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d106      	bne.n	800525e <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 8005250:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005252:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800525c:	e009      	b.n	8005272 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2200      	movs	r2, #0
 8005270:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	785b      	ldrb	r3, [r3, #1]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d155      	bne.n	8005326 <HAL_PCD_EP_DB_Transmit+0x230>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	61bb      	str	r3, [r7, #24]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005288:	b29b      	uxth	r3, r3
 800528a:	461a      	mov	r2, r3
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	4413      	add	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	011a      	lsls	r2, r3, #4
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	4413      	add	r3, r2
 800529c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d112      	bne.n	80052ce <HAL_PCD_EP_DB_Transmit+0x1d8>
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	801a      	strh	r2, [r3, #0]
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	881b      	ldrh	r3, [r3, #0]
 80052bc:	b29b      	uxth	r3, r3
 80052be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	801a      	strh	r2, [r3, #0]
 80052cc:	e047      	b.n	800535e <HAL_PCD_EP_DB_Transmit+0x268>
 80052ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d0:	2b3e      	cmp	r3, #62	; 0x3e
 80052d2:	d811      	bhi.n	80052f8 <HAL_PCD_EP_DB_Transmit+0x202>
 80052d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80052da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_PCD_EP_DB_Transmit+0x1f4>
 80052e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e6:	3301      	adds	r3, #1
 80052e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80052ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	029b      	lsls	r3, r3, #10
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	801a      	strh	r2, [r3, #0]
 80052f6:	e032      	b.n	800535e <HAL_PCD_EP_DB_Transmit+0x268>
 80052f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80052fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005300:	f003 031f 	and.w	r3, r3, #31
 8005304:	2b00      	cmp	r3, #0
 8005306:	d102      	bne.n	800530e <HAL_PCD_EP_DB_Transmit+0x218>
 8005308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530a:	3b01      	subs	r3, #1
 800530c:	62bb      	str	r3, [r7, #40]	; 0x28
 800530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005310:	b29b      	uxth	r3, r3
 8005312:	029b      	lsls	r3, r3, #10
 8005314:	b29b      	uxth	r3, r3
 8005316:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800531a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800531e:	b29a      	uxth	r2, r3
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	801a      	strh	r2, [r3, #0]
 8005324:	e01b      	b.n	800535e <HAL_PCD_EP_DB_Transmit+0x268>
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	785b      	ldrb	r3, [r3, #1]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d117      	bne.n	800535e <HAL_PCD_EP_DB_Transmit+0x268>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	623b      	str	r3, [r7, #32]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800533c:	b29b      	uxth	r3, r3
 800533e:	461a      	mov	r2, r3
 8005340:	6a3b      	ldr	r3, [r7, #32]
 8005342:	4413      	add	r3, r2
 8005344:	623b      	str	r3, [r7, #32]
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	011a      	lsls	r2, r3, #4
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	4413      	add	r3, r2
 8005350:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005354:	61fb      	str	r3, [r7, #28]
 8005356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005358:	b29a      	uxth	r2, r3
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	6959      	ldr	r1, [r3, #20]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	891a      	ldrh	r2, [r3, #8]
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	b29b      	uxth	r3, r3
 800536e:	f003 ff29 	bl	80091c4 <USB_WritePMA>
 8005372:	e130      	b.n	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800537c:	b29b      	uxth	r3, r3
 800537e:	461a      	mov	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	4413      	add	r3, r2
 8005388:	3306      	adds	r3, #6
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	6812      	ldr	r2, [r2, #0]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005396:	881b      	ldrh	r3, [r3, #0]
 8005398:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800539c:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	699a      	ldr	r2, [r3, #24]
 80053a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d306      	bcc.n	80053b6 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	699a      	ldr	r2, [r3, #24]
 80053ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80053ae:	1ad2      	subs	r2, r2, r3
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	619a      	str	r2, [r3, #24]
 80053b4:	e002      	b.n	80053bc <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2200      	movs	r2, #0
 80053ba:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d12c      	bne.n	800541e <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	4619      	mov	r1, r3
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f005 fd35 	bl	800ae3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80053d0:	88fb      	ldrh	r3, [r7, #6]
 80053d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f040 80fd 	bne.w	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	461a      	mov	r2, r3
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053f6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	461a      	mov	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	441a      	add	r2, r3
 8005406:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005408:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800540c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005410:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005418:	b29b      	uxth	r3, r3
 800541a:	8013      	strh	r3, [r2, #0]
 800541c:	e0db      	b.n	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d11f      	bne.n	8005468 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	461a      	mov	r2, r3
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	881b      	ldrh	r3, [r3, #0]
 8005438:	b29b      	uxth	r3, r3
 800543a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800543e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005442:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	461a      	mov	r2, r3
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	441a      	add	r2, r3
 8005452:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005454:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005458:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800545c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005464:	b29b      	uxth	r3, r3
 8005466:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800546e:	2b01      	cmp	r3, #1
 8005470:	f040 80b1 	bne.w	80055d6 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	695a      	ldr	r2, [r3, #20]
 8005478:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800547a:	441a      	add	r2, r3
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005486:	441a      	add	r2, r3
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	6a1a      	ldr	r2, [r3, #32]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	429a      	cmp	r2, r3
 8005496:	d309      	bcc.n	80054ac <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6a1a      	ldr	r2, [r3, #32]
 80054a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054a4:	1ad2      	subs	r2, r2, r3
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	621a      	str	r2, [r3, #32]
 80054aa:	e014      	b.n	80054d6 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d106      	bne.n	80054c2 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 80054b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80054b6:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80054c0:	e009      	b.n	80054d6 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2200      	movs	r2, #0
 80054cc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	637b      	str	r3, [r7, #52]	; 0x34
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	785b      	ldrb	r3, [r3, #1]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d155      	bne.n	8005590 <HAL_PCD_EP_DB_Transmit+0x49a>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	647b      	str	r3, [r7, #68]	; 0x44
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	461a      	mov	r2, r3
 80054f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054f8:	4413      	add	r3, r2
 80054fa:	647b      	str	r3, [r7, #68]	; 0x44
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	011a      	lsls	r2, r3, #4
 8005502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005504:	4413      	add	r3, r2
 8005506:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800550a:	643b      	str	r3, [r7, #64]	; 0x40
 800550c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800550e:	2b00      	cmp	r3, #0
 8005510:	d112      	bne.n	8005538 <HAL_PCD_EP_DB_Transmit+0x442>
 8005512:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005514:	881b      	ldrh	r3, [r3, #0]
 8005516:	b29b      	uxth	r3, r3
 8005518:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800551c:	b29a      	uxth	r2, r3
 800551e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005520:	801a      	strh	r2, [r3, #0]
 8005522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	b29b      	uxth	r3, r3
 8005528:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800552c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005530:	b29a      	uxth	r2, r3
 8005532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005534:	801a      	strh	r2, [r3, #0]
 8005536:	e044      	b.n	80055c2 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553a:	2b3e      	cmp	r3, #62	; 0x3e
 800553c:	d811      	bhi.n	8005562 <HAL_PCD_EP_DB_Transmit+0x46c>
 800553e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005540:	085b      	lsrs	r3, r3, #1
 8005542:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	d002      	beq.n	8005554 <HAL_PCD_EP_DB_Transmit+0x45e>
 800554e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005550:	3301      	adds	r3, #1
 8005552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005556:	b29b      	uxth	r3, r3
 8005558:	029b      	lsls	r3, r3, #10
 800555a:	b29a      	uxth	r2, r3
 800555c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800555e:	801a      	strh	r2, [r3, #0]
 8005560:	e02f      	b.n	80055c2 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800556a:	f003 031f 	and.w	r3, r3, #31
 800556e:	2b00      	cmp	r3, #0
 8005570:	d102      	bne.n	8005578 <HAL_PCD_EP_DB_Transmit+0x482>
 8005572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005574:	3b01      	subs	r3, #1
 8005576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800557a:	b29b      	uxth	r3, r3
 800557c:	029b      	lsls	r3, r3, #10
 800557e:	b29b      	uxth	r3, r3
 8005580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005588:	b29a      	uxth	r2, r3
 800558a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800558c:	801a      	strh	r2, [r3, #0]
 800558e:	e018      	b.n	80055c2 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	785b      	ldrb	r3, [r3, #1]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d114      	bne.n	80055c2 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a6:	4413      	add	r3, r2
 80055a8:	637b      	str	r3, [r7, #52]	; 0x34
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	011a      	lsls	r2, r3, #4
 80055b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055b2:	4413      	add	r3, r2
 80055b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80055b8:	633b      	str	r3, [r7, #48]	; 0x30
 80055ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055bc:	b29a      	uxth	r2, r3
 80055be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6959      	ldr	r1, [r3, #20]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	895a      	ldrh	r2, [r3, #10]
 80055ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	f003 fdf7 	bl	80091c4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	461a      	mov	r2, r3
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	881b      	ldrh	r3, [r3, #0]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055f0:	823b      	strh	r3, [r7, #16]
 80055f2:	8a3b      	ldrh	r3, [r7, #16]
 80055f4:	f083 0310 	eor.w	r3, r3, #16
 80055f8:	823b      	strh	r3, [r7, #16]
 80055fa:	8a3b      	ldrh	r3, [r7, #16]
 80055fc:	f083 0320 	eor.w	r3, r3, #32
 8005600:	823b      	strh	r3, [r7, #16]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	441a      	add	r2, r3
 8005610:	8a3b      	ldrh	r3, [r7, #16]
 8005612:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005616:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800561a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800561e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005622:	b29b      	uxth	r3, r3
 8005624:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3748      	adds	r7, #72	; 0x48
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}

08005630 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005630:	b480      	push	{r7}
 8005632:	b087      	sub	sp, #28
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	607b      	str	r3, [r7, #4]
 800563a:	460b      	mov	r3, r1
 800563c:	817b      	strh	r3, [r7, #10]
 800563e:	4613      	mov	r3, r2
 8005640:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005642:	897b      	ldrh	r3, [r7, #10]
 8005644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800564e:	897b      	ldrh	r3, [r7, #10]
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	4613      	mov	r3, r2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	00db      	lsls	r3, r3, #3
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	4413      	add	r3, r2
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	e009      	b.n	800567a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005666:	897a      	ldrh	r2, [r7, #10]
 8005668:	4613      	mov	r3, r2
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4413      	add	r3, r2
 8005678:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800567a:	893b      	ldrh	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d107      	bne.n	8005690 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	2200      	movs	r2, #0
 8005684:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	b29a      	uxth	r2, r3
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	80da      	strh	r2, [r3, #6]
 800568e:	e00b      	b.n	80056a8 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2201      	movs	r2, #1
 8005694:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	b29a      	uxth	r2, r3
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	0c1b      	lsrs	r3, r3, #16
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr

080056b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e26c      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 8087 	beq.w	80057e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056d4:	4b92      	ldr	r3, [pc, #584]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 030c 	and.w	r3, r3, #12
 80056dc:	2b04      	cmp	r3, #4
 80056de:	d00c      	beq.n	80056fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056e0:	4b8f      	ldr	r3, [pc, #572]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f003 030c 	and.w	r3, r3, #12
 80056e8:	2b08      	cmp	r3, #8
 80056ea:	d112      	bne.n	8005712 <HAL_RCC_OscConfig+0x5e>
 80056ec:	4b8c      	ldr	r3, [pc, #560]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f8:	d10b      	bne.n	8005712 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056fa:	4b89      	ldr	r3, [pc, #548]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d06c      	beq.n	80057e0 <HAL_RCC_OscConfig+0x12c>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d168      	bne.n	80057e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e246      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800571a:	d106      	bne.n	800572a <HAL_RCC_OscConfig+0x76>
 800571c:	4b80      	ldr	r3, [pc, #512]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a7f      	ldr	r2, [pc, #508]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	e02e      	b.n	8005788 <HAL_RCC_OscConfig+0xd4>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0x98>
 8005732:	4b7b      	ldr	r3, [pc, #492]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a7a      	ldr	r2, [pc, #488]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b78      	ldr	r3, [pc, #480]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a77      	ldr	r2, [pc, #476]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005744:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e01d      	b.n	8005788 <HAL_RCC_OscConfig+0xd4>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005754:	d10c      	bne.n	8005770 <HAL_RCC_OscConfig+0xbc>
 8005756:	4b72      	ldr	r3, [pc, #456]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a71      	ldr	r2, [pc, #452]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800575c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	4b6f      	ldr	r3, [pc, #444]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a6e      	ldr	r2, [pc, #440]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	e00b      	b.n	8005788 <HAL_RCC_OscConfig+0xd4>
 8005770:	4b6b      	ldr	r3, [pc, #428]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a6a      	ldr	r2, [pc, #424]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	4b68      	ldr	r3, [pc, #416]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a67      	ldr	r2, [pc, #412]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005786:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d013      	beq.n	80057b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fd fd5c 	bl	800324c <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005798:	f7fd fd58 	bl	800324c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b64      	cmp	r3, #100	; 0x64
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e1fa      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057aa:	4b5d      	ldr	r3, [pc, #372]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0f0      	beq.n	8005798 <HAL_RCC_OscConfig+0xe4>
 80057b6:	e014      	b.n	80057e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b8:	f7fd fd48 	bl	800324c <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057c0:	f7fd fd44 	bl	800324c <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b64      	cmp	r3, #100	; 0x64
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e1e6      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057d2:	4b53      	ldr	r3, [pc, #332]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x10c>
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d063      	beq.n	80058b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057ee:	4b4c      	ldr	r3, [pc, #304]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00b      	beq.n	8005812 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80057fa:	4b49      	ldr	r3, [pc, #292]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f003 030c 	and.w	r3, r3, #12
 8005802:	2b08      	cmp	r3, #8
 8005804:	d11c      	bne.n	8005840 <HAL_RCC_OscConfig+0x18c>
 8005806:	4b46      	ldr	r3, [pc, #280]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d116      	bne.n	8005840 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005812:	4b43      	ldr	r3, [pc, #268]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d005      	beq.n	800582a <HAL_RCC_OscConfig+0x176>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d001      	beq.n	800582a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e1ba      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582a:	4b3d      	ldr	r3, [pc, #244]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	4939      	ldr	r1, [pc, #228]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800583a:	4313      	orrs	r3, r2
 800583c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800583e:	e03a      	b.n	80058b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d020      	beq.n	800588a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005848:	4b36      	ldr	r3, [pc, #216]	; (8005924 <HAL_RCC_OscConfig+0x270>)
 800584a:	2201      	movs	r2, #1
 800584c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800584e:	f7fd fcfd 	bl	800324c <HAL_GetTick>
 8005852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005854:	e008      	b.n	8005868 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005856:	f7fd fcf9 	bl	800324c <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b02      	cmp	r3, #2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e19b      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005868:	4b2d      	ldr	r3, [pc, #180]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d0f0      	beq.n	8005856 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005874:	4b2a      	ldr	r3, [pc, #168]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	00db      	lsls	r3, r3, #3
 8005882:	4927      	ldr	r1, [pc, #156]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 8005884:	4313      	orrs	r3, r2
 8005886:	600b      	str	r3, [r1, #0]
 8005888:	e015      	b.n	80058b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800588a:	4b26      	ldr	r3, [pc, #152]	; (8005924 <HAL_RCC_OscConfig+0x270>)
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005890:	f7fd fcdc 	bl	800324c <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005898:	f7fd fcd8 	bl	800324c <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e17a      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058aa:	4b1d      	ldr	r3, [pc, #116]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1f0      	bne.n	8005898 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d03a      	beq.n	8005938 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d019      	beq.n	80058fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058ca:	4b17      	ldr	r3, [pc, #92]	; (8005928 <HAL_RCC_OscConfig+0x274>)
 80058cc:	2201      	movs	r2, #1
 80058ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d0:	f7fd fcbc 	bl	800324c <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d8:	f7fd fcb8 	bl	800324c <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e15a      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ea:	4b0d      	ldr	r3, [pc, #52]	; (8005920 <HAL_RCC_OscConfig+0x26c>)
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f0      	beq.n	80058d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80058f6:	2001      	movs	r0, #1
 80058f8:	f000 fac6 	bl	8005e88 <RCC_Delay>
 80058fc:	e01c      	b.n	8005938 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058fe:	4b0a      	ldr	r3, [pc, #40]	; (8005928 <HAL_RCC_OscConfig+0x274>)
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005904:	f7fd fca2 	bl	800324c <HAL_GetTick>
 8005908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800590a:	e00f      	b.n	800592c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800590c:	f7fd fc9e 	bl	800324c <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	2b02      	cmp	r3, #2
 8005918:	d908      	bls.n	800592c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e140      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
 800591e:	bf00      	nop
 8005920:	40021000 	.word	0x40021000
 8005924:	42420000 	.word	0x42420000
 8005928:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800592c:	4b9e      	ldr	r3, [pc, #632]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	f003 0302 	and.w	r3, r3, #2
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e9      	bne.n	800590c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 80a6 	beq.w	8005a92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005946:	2300      	movs	r3, #0
 8005948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800594a:	4b97      	ldr	r3, [pc, #604]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 800594c:	69db      	ldr	r3, [r3, #28]
 800594e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10d      	bne.n	8005972 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005956:	4b94      	ldr	r3, [pc, #592]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	4a93      	ldr	r2, [pc, #588]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 800595c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005960:	61d3      	str	r3, [r2, #28]
 8005962:	4b91      	ldr	r3, [pc, #580]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800596a:	60bb      	str	r3, [r7, #8]
 800596c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596e:	2301      	movs	r3, #1
 8005970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005972:	4b8e      	ldr	r3, [pc, #568]	; (8005bac <HAL_RCC_OscConfig+0x4f8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d118      	bne.n	80059b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800597e:	4b8b      	ldr	r3, [pc, #556]	; (8005bac <HAL_RCC_OscConfig+0x4f8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a8a      	ldr	r2, [pc, #552]	; (8005bac <HAL_RCC_OscConfig+0x4f8>)
 8005984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800598a:	f7fd fc5f 	bl	800324c <HAL_GetTick>
 800598e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005992:	f7fd fc5b 	bl	800324c <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b64      	cmp	r3, #100	; 0x64
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e0fd      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a4:	4b81      	ldr	r3, [pc, #516]	; (8005bac <HAL_RCC_OscConfig+0x4f8>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0f0      	beq.n	8005992 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d106      	bne.n	80059c6 <HAL_RCC_OscConfig+0x312>
 80059b8:	4b7b      	ldr	r3, [pc, #492]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	4a7a      	ldr	r2, [pc, #488]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	6213      	str	r3, [r2, #32]
 80059c4:	e02d      	b.n	8005a22 <HAL_RCC_OscConfig+0x36e>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10c      	bne.n	80059e8 <HAL_RCC_OscConfig+0x334>
 80059ce:	4b76      	ldr	r3, [pc, #472]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	4a75      	ldr	r2, [pc, #468]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	6213      	str	r3, [r2, #32]
 80059da:	4b73      	ldr	r3, [pc, #460]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	4a72      	ldr	r2, [pc, #456]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059e0:	f023 0304 	bic.w	r3, r3, #4
 80059e4:	6213      	str	r3, [r2, #32]
 80059e6:	e01c      	b.n	8005a22 <HAL_RCC_OscConfig+0x36e>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	2b05      	cmp	r3, #5
 80059ee:	d10c      	bne.n	8005a0a <HAL_RCC_OscConfig+0x356>
 80059f0:	4b6d      	ldr	r3, [pc, #436]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	4a6c      	ldr	r2, [pc, #432]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059f6:	f043 0304 	orr.w	r3, r3, #4
 80059fa:	6213      	str	r3, [r2, #32]
 80059fc:	4b6a      	ldr	r3, [pc, #424]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	4a69      	ldr	r2, [pc, #420]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a02:	f043 0301 	orr.w	r3, r3, #1
 8005a06:	6213      	str	r3, [r2, #32]
 8005a08:	e00b      	b.n	8005a22 <HAL_RCC_OscConfig+0x36e>
 8005a0a:	4b67      	ldr	r3, [pc, #412]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	4a66      	ldr	r2, [pc, #408]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a10:	f023 0301 	bic.w	r3, r3, #1
 8005a14:	6213      	str	r3, [r2, #32]
 8005a16:	4b64      	ldr	r3, [pc, #400]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	4a63      	ldr	r2, [pc, #396]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a1c:	f023 0304 	bic.w	r3, r3, #4
 8005a20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d015      	beq.n	8005a56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a2a:	f7fd fc0f 	bl	800324c <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a30:	e00a      	b.n	8005a48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a32:	f7fd fc0b 	bl	800324c <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d901      	bls.n	8005a48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e0ab      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a48:	4b57      	ldr	r3, [pc, #348]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ee      	beq.n	8005a32 <HAL_RCC_OscConfig+0x37e>
 8005a54:	e014      	b.n	8005a80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a56:	f7fd fbf9 	bl	800324c <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5c:	e00a      	b.n	8005a74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5e:	f7fd fbf5 	bl	800324c <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e095      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a74:	4b4c      	ldr	r3, [pc, #304]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1ee      	bne.n	8005a5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a80:	7dfb      	ldrb	r3, [r7, #23]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d105      	bne.n	8005a92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a86:	4b48      	ldr	r3, [pc, #288]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	4a47      	ldr	r2, [pc, #284]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f000 8081 	beq.w	8005b9e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a9c:	4b42      	ldr	r3, [pc, #264]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f003 030c 	and.w	r3, r3, #12
 8005aa4:	2b08      	cmp	r3, #8
 8005aa6:	d061      	beq.n	8005b6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69db      	ldr	r3, [r3, #28]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d146      	bne.n	8005b3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ab0:	4b3f      	ldr	r3, [pc, #252]	; (8005bb0 <HAL_RCC_OscConfig+0x4fc>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab6:	f7fd fbc9 	bl	800324c <HAL_GetTick>
 8005aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005abc:	e008      	b.n	8005ad0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abe:	f7fd fbc5 	bl	800324c <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d901      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e067      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ad0:	4b35      	ldr	r3, [pc, #212]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1f0      	bne.n	8005abe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ae4:	d108      	bne.n	8005af8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ae6:	4b30      	ldr	r3, [pc, #192]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	492d      	ldr	r1, [pc, #180]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005af8:	4b2b      	ldr	r3, [pc, #172]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a19      	ldr	r1, [r3, #32]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	430b      	orrs	r3, r1
 8005b0a:	4927      	ldr	r1, [pc, #156]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b10:	4b27      	ldr	r3, [pc, #156]	; (8005bb0 <HAL_RCC_OscConfig+0x4fc>)
 8005b12:	2201      	movs	r2, #1
 8005b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b16:	f7fd fb99 	bl	800324c <HAL_GetTick>
 8005b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b1c:	e008      	b.n	8005b30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1e:	f7fd fb95 	bl	800324c <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e037      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b30:	4b1d      	ldr	r3, [pc, #116]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0f0      	beq.n	8005b1e <HAL_RCC_OscConfig+0x46a>
 8005b3c:	e02f      	b.n	8005b9e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b3e:	4b1c      	ldr	r3, [pc, #112]	; (8005bb0 <HAL_RCC_OscConfig+0x4fc>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b44:	f7fd fb82 	bl	800324c <HAL_GetTick>
 8005b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b4a:	e008      	b.n	8005b5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b4c:	f7fd fb7e 	bl	800324c <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	d901      	bls.n	8005b5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e020      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b5e:	4b12      	ldr	r3, [pc, #72]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1f0      	bne.n	8005b4c <HAL_RCC_OscConfig+0x498>
 8005b6a:	e018      	b.n	8005b9e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d101      	bne.n	8005b78 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e013      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b78:	4b0b      	ldr	r3, [pc, #44]	; (8005ba8 <HAL_RCC_OscConfig+0x4f4>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d001      	beq.n	8005b9e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e000      	b.n	8005ba0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3718      	adds	r7, #24
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	40021000 	.word	0x40021000
 8005bac:	40007000 	.word	0x40007000
 8005bb0:	42420060 	.word	0x42420060

08005bb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0d0      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc8:	4b6a      	ldr	r3, [pc, #424]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	683a      	ldr	r2, [r7, #0]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d910      	bls.n	8005bf8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd6:	4b67      	ldr	r3, [pc, #412]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f023 0207 	bic.w	r2, r3, #7
 8005bde:	4965      	ldr	r1, [pc, #404]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be6:	4b63      	ldr	r3, [pc, #396]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d001      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e0b8      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d020      	beq.n	8005c46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c10:	4b59      	ldr	r3, [pc, #356]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4a58      	ldr	r2, [pc, #352]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c28:	4b53      	ldr	r3, [pc, #332]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	4a52      	ldr	r2, [pc, #328]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005c32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c34:	4b50      	ldr	r3, [pc, #320]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	494d      	ldr	r1, [pc, #308]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d040      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d107      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c5a:	4b47      	ldr	r3, [pc, #284]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d115      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e07f      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d107      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c72:	4b41      	ldr	r3, [pc, #260]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d109      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e073      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c82:	4b3d      	ldr	r3, [pc, #244]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e06b      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c92:	4b39      	ldr	r3, [pc, #228]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f023 0203 	bic.w	r2, r3, #3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	4936      	ldr	r1, [pc, #216]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca4:	f7fd fad2 	bl	800324c <HAL_GetTick>
 8005ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cac:	f7fd face 	bl	800324c <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d901      	bls.n	8005cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e053      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc2:	4b2d      	ldr	r3, [pc, #180]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f003 020c 	and.w	r2, r3, #12
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d1eb      	bne.n	8005cac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b27      	ldr	r3, [pc, #156]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d210      	bcs.n	8005d04 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	4b24      	ldr	r3, [pc, #144]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f023 0207 	bic.w	r2, r3, #7
 8005cea:	4922      	ldr	r1, [pc, #136]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf2:	4b20      	ldr	r3, [pc, #128]	; (8005d74 <HAL_RCC_ClockConfig+0x1c0>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d001      	beq.n	8005d04 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e032      	b.n	8005d6a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d008      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d10:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	4916      	ldr	r1, [pc, #88]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d009      	beq.n	8005d42 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d2e:	4b12      	ldr	r3, [pc, #72]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	490e      	ldr	r1, [pc, #56]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d42:	f000 f821 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8005d46:	4601      	mov	r1, r0
 8005d48:	4b0b      	ldr	r3, [pc, #44]	; (8005d78 <HAL_RCC_ClockConfig+0x1c4>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	f003 030f 	and.w	r3, r3, #15
 8005d52:	4a0a      	ldr	r2, [pc, #40]	; (8005d7c <HAL_RCC_ClockConfig+0x1c8>)
 8005d54:	5cd3      	ldrb	r3, [r2, r3]
 8005d56:	fa21 f303 	lsr.w	r3, r1, r3
 8005d5a:	4a09      	ldr	r2, [pc, #36]	; (8005d80 <HAL_RCC_ClockConfig+0x1cc>)
 8005d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d5e:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <HAL_RCC_ClockConfig+0x1d0>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7fd fa30 	bl	80031c8 <HAL_InitTick>

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	40022000 	.word	0x40022000
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	0800b3e0 	.word	0x0800b3e0
 8005d80:	20000008 	.word	0x20000008
 8005d84:	2000000c 	.word	0x2000000c

08005d88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d88:	b490      	push	{r4, r7}
 8005d8a:	b08a      	sub	sp, #40	; 0x28
 8005d8c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005d8e:	4b2a      	ldr	r3, [pc, #168]	; (8005e38 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005d90:	1d3c      	adds	r4, r7, #4
 8005d92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005d98:	4b28      	ldr	r3, [pc, #160]	; (8005e3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8005d9a:	881b      	ldrh	r3, [r3, #0]
 8005d9c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61fb      	str	r3, [r7, #28]
 8005da2:	2300      	movs	r3, #0
 8005da4:	61bb      	str	r3, [r7, #24]
 8005da6:	2300      	movs	r3, #0
 8005da8:	627b      	str	r3, [r7, #36]	; 0x24
 8005daa:	2300      	movs	r3, #0
 8005dac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005db2:	4b23      	ldr	r3, [pc, #140]	; (8005e40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	f003 030c 	and.w	r3, r3, #12
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d002      	beq.n	8005dc8 <HAL_RCC_GetSysClockFreq+0x40>
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d003      	beq.n	8005dce <HAL_RCC_GetSysClockFreq+0x46>
 8005dc6:	e02d      	b.n	8005e24 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005dc8:	4b1e      	ldr	r3, [pc, #120]	; (8005e44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005dca:	623b      	str	r3, [r7, #32]
      break;
 8005dcc:	e02d      	b.n	8005e2a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	0c9b      	lsrs	r3, r3, #18
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005dda:	4413      	add	r3, r2
 8005ddc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005de0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d013      	beq.n	8005e14 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005dec:	4b14      	ldr	r3, [pc, #80]	; (8005e40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	0c5b      	lsrs	r3, r3, #17
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005e00:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	4a0f      	ldr	r2, [pc, #60]	; (8005e44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e06:	fb02 f203 	mul.w	r2, r2, r3
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e10:	627b      	str	r3, [r7, #36]	; 0x24
 8005e12:	e004      	b.n	8005e1e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	4a0c      	ldr	r2, [pc, #48]	; (8005e48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e18:	fb02 f303 	mul.w	r3, r2, r3
 8005e1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e20:	623b      	str	r3, [r7, #32]
      break;
 8005e22:	e002      	b.n	8005e2a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e24:	4b07      	ldr	r3, [pc, #28]	; (8005e44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e26:	623b      	str	r3, [r7, #32]
      break;
 8005e28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3728      	adds	r7, #40	; 0x28
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bc90      	pop	{r4, r7}
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	0800b370 	.word	0x0800b370
 8005e3c:	0800b380 	.word	0x0800b380
 8005e40:	40021000 	.word	0x40021000
 8005e44:	007a1200 	.word	0x007a1200
 8005e48:	003d0900 	.word	0x003d0900

08005e4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e50:	4b02      	ldr	r3, [pc, #8]	; (8005e5c <HAL_RCC_GetHCLKFreq+0x10>)
 8005e52:	681b      	ldr	r3, [r3, #0]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bc80      	pop	{r7}
 8005e5a:	4770      	bx	lr
 8005e5c:	20000008 	.word	0x20000008

08005e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e64:	f7ff fff2 	bl	8005e4c <HAL_RCC_GetHCLKFreq>
 8005e68:	4601      	mov	r1, r0
 8005e6a:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	0adb      	lsrs	r3, r3, #11
 8005e70:	f003 0307 	and.w	r3, r3, #7
 8005e74:	4a03      	ldr	r2, [pc, #12]	; (8005e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e76:	5cd3      	ldrb	r3, [r2, r3]
 8005e78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	40021000 	.word	0x40021000
 8005e84:	0800b3f0 	.word	0x0800b3f0

08005e88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005e90:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <RCC_Delay+0x34>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a0a      	ldr	r2, [pc, #40]	; (8005ec0 <RCC_Delay+0x38>)
 8005e96:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9a:	0a5b      	lsrs	r3, r3, #9
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ea2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005ea4:	bf00      	nop
  }
  while (Delay --);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	1e5a      	subs	r2, r3, #1
 8005eaa:	60fa      	str	r2, [r7, #12]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1f9      	bne.n	8005ea4 <RCC_Delay+0x1c>
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bc80      	pop	{r7}
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	20000008 	.word	0x20000008
 8005ec0:	10624dd3 	.word	0x10624dd3

08005ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	613b      	str	r3, [r7, #16]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d07d      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ee4:	4b4f      	ldr	r3, [pc, #316]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10d      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ef0:	4b4c      	ldr	r3, [pc, #304]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ef2:	69db      	ldr	r3, [r3, #28]
 8005ef4:	4a4b      	ldr	r2, [pc, #300]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005efa:	61d3      	str	r3, [r2, #28]
 8005efc:	4b49      	ldr	r3, [pc, #292]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f04:	60bb      	str	r3, [r7, #8]
 8005f06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f0c:	4b46      	ldr	r3, [pc, #280]	; (8006028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d118      	bne.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f18:	4b43      	ldr	r3, [pc, #268]	; (8006028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a42      	ldr	r2, [pc, #264]	; (8006028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f24:	f7fd f992 	bl	800324c <HAL_GetTick>
 8005f28:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f2a:	e008      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f2c:	f7fd f98e 	bl	800324c <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b64      	cmp	r3, #100	; 0x64
 8005f38:	d901      	bls.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e06d      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f3e:	4b3a      	ldr	r3, [pc, #232]	; (8006028 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d0f0      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f4a:	4b36      	ldr	r3, [pc, #216]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f52:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d02e      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d027      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f68:	4b2e      	ldr	r3, [pc, #184]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f70:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f72:	4b2e      	ldr	r3, [pc, #184]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f74:	2201      	movs	r2, #1
 8005f76:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f78:	4b2c      	ldr	r3, [pc, #176]	; (800602c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f7e:	4a29      	ldr	r2, [pc, #164]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d014      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f8e:	f7fd f95d 	bl	800324c <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f94:	e00a      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f96:	f7fd f959 	bl	800324c <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d901      	bls.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e036      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fac:	4b1d      	ldr	r3, [pc, #116]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0ee      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fb8:	4b1a      	ldr	r3, [pc, #104]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	4917      	ldr	r1, [pc, #92]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005fca:	7dfb      	ldrb	r3, [r7, #23]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d105      	bne.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd0:	4b14      	ldr	r3, [pc, #80]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	4a13      	ldr	r2, [pc, #76]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fda:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d008      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005fe8:	4b0e      	ldr	r3, [pc, #56]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	490b      	ldr	r1, [pc, #44]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0310 	and.w	r3, r3, #16
 8006002:	2b00      	cmp	r3, #0
 8006004:	d008      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006006:	4b07      	ldr	r3, [pc, #28]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	4904      	ldr	r1, [pc, #16]	; (8006024 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006014:	4313      	orrs	r3, r2
 8006016:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3718      	adds	r7, #24
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	40021000 	.word	0x40021000
 8006028:	40007000 	.word	0x40007000
 800602c:	42420440 	.word	0x42420440

08006030 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006030:	b590      	push	{r4, r7, lr}
 8006032:	b08d      	sub	sp, #52	; 0x34
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006038:	4b55      	ldr	r3, [pc, #340]	; (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800603a:	f107 040c 	add.w	r4, r7, #12
 800603e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006044:	4b53      	ldr	r3, [pc, #332]	; (8006194 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800604a:	2300      	movs	r3, #0
 800604c:	627b      	str	r3, [r7, #36]	; 0x24
 800604e:	2300      	movs	r3, #0
 8006050:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006052:	2300      	movs	r3, #0
 8006054:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	61fb      	str	r3, [r7, #28]
 800605a:	2300      	movs	r3, #0
 800605c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b02      	cmp	r3, #2
 8006062:	d07f      	beq.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006064:	2b10      	cmp	r3, #16
 8006066:	d002      	beq.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8006068:	2b01      	cmp	r3, #1
 800606a:	d048      	beq.n	80060fe <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800606c:	e08b      	b.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800606e:	4b4a      	ldr	r3, [pc, #296]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006074:	4b48      	ldr	r3, [pc, #288]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d07f      	beq.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	0c9b      	lsrs	r3, r3, #18
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800608c:	4413      	add	r3, r2
 800608e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006092:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d018      	beq.n	80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800609e:	4b3e      	ldr	r3, [pc, #248]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	0c5b      	lsrs	r3, r3, #17
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80060ac:	4413      	add	r3, r2
 80060ae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80060b2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00d      	beq.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80060be:	4a37      	ldr	r2, [pc, #220]	; (800619c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80060c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	fb02 f303 	mul.w	r3, r2, r3
 80060cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060ce:	e004      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	4a33      	ldr	r2, [pc, #204]	; (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80060d4:	fb02 f303 	mul.w	r3, r2, r3
 80060d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80060da:	4b2f      	ldr	r3, [pc, #188]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060e6:	d102      	bne.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80060e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80060ec:	e048      	b.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80060ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	4a2c      	ldr	r2, [pc, #176]	; (80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80060f4:	fba2 2303 	umull	r2, r3, r2, r3
 80060f8:	085b      	lsrs	r3, r3, #1
 80060fa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80060fc:	e040      	b.n	8006180 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80060fe:	4b26      	ldr	r3, [pc, #152]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800610a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800610e:	d108      	bne.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800611a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800611e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006120:	e01f      	b.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800612c:	d109      	bne.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800612e:	4b1a      	ldr	r3, [pc, #104]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800613a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800613e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006140:	e00f      	b.n	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006148:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800614c:	d11a      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800614e:	4b12      	ldr	r3, [pc, #72]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d014      	beq.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800615a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800615e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006160:	e010      	b.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8006162:	e00f      	b.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006164:	f7ff fe7c 	bl	8005e60 <HAL_RCC_GetPCLK2Freq>
 8006168:	4602      	mov	r2, r0
 800616a:	4b0b      	ldr	r3, [pc, #44]	; (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	0b9b      	lsrs	r3, r3, #14
 8006170:	f003 0303 	and.w	r3, r3, #3
 8006174:	3301      	adds	r3, #1
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	fbb2 f3f3 	udiv	r3, r2, r3
 800617c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800617e:	e002      	b.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8006180:	bf00      	nop
 8006182:	e000      	b.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8006184:	bf00      	nop
    }
  }
  return (frequency);
 8006186:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006188:	4618      	mov	r0, r3
 800618a:	3734      	adds	r7, #52	; 0x34
 800618c:	46bd      	mov	sp, r7
 800618e:	bd90      	pop	{r4, r7, pc}
 8006190:	0800b384 	.word	0x0800b384
 8006194:	0800b394 	.word	0x0800b394
 8006198:	40021000 	.word	0x40021000
 800619c:	007a1200 	.word	0x007a1200
 80061a0:	003d0900 	.word	0x003d0900
 80061a4:	aaaaaaab 	.word	0xaaaaaaab

080061a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e041      	b.n	800623e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d106      	bne.n	80061d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7fc feea 	bl	8002fa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	3304      	adds	r3, #4
 80061e4:	4619      	mov	r1, r3
 80061e6:	4610      	mov	r0, r2
 80061e8:	f000 fc66 	bl	8006ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
	...

08006248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d001      	beq.n	8006260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e032      	b.n	80062c6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a18      	ldr	r2, [pc, #96]	; (80062d0 <HAL_TIM_Base_Start+0x88>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d00e      	beq.n	8006290 <HAL_TIM_Base_Start+0x48>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800627a:	d009      	beq.n	8006290 <HAL_TIM_Base_Start+0x48>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a14      	ldr	r2, [pc, #80]	; (80062d4 <HAL_TIM_Base_Start+0x8c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d004      	beq.n	8006290 <HAL_TIM_Base_Start+0x48>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a13      	ldr	r2, [pc, #76]	; (80062d8 <HAL_TIM_Base_Start+0x90>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d111      	bne.n	80062b4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b06      	cmp	r3, #6
 80062a0:	d010      	beq.n	80062c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f042 0201 	orr.w	r2, r2, #1
 80062b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b2:	e007      	b.n	80062c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f042 0201 	orr.w	r2, r2, #1
 80062c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40000400 	.word	0x40000400
 80062d8:	40000800 	.word	0x40000800

080062dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d001      	beq.n	80062f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e03a      	b.n	800636a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2202      	movs	r2, #2
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f042 0201 	orr.w	r2, r2, #1
 800630a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a18      	ldr	r2, [pc, #96]	; (8006374 <HAL_TIM_Base_Start_IT+0x98>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d00e      	beq.n	8006334 <HAL_TIM_Base_Start_IT+0x58>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800631e:	d009      	beq.n	8006334 <HAL_TIM_Base_Start_IT+0x58>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a14      	ldr	r2, [pc, #80]	; (8006378 <HAL_TIM_Base_Start_IT+0x9c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d004      	beq.n	8006334 <HAL_TIM_Base_Start_IT+0x58>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a13      	ldr	r2, [pc, #76]	; (800637c <HAL_TIM_Base_Start_IT+0xa0>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d111      	bne.n	8006358 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2b06      	cmp	r3, #6
 8006344:	d010      	beq.n	8006368 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0201 	orr.w	r2, r2, #1
 8006354:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006356:	e007      	b.n	8006368 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f042 0201 	orr.w	r2, r2, #1
 8006366:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	bc80      	pop	{r7}
 8006372:	4770      	bx	lr
 8006374:	40012c00 	.word	0x40012c00
 8006378:	40000400 	.word	0x40000400
 800637c:	40000800 	.word	0x40000800

08006380 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d101      	bne.n	8006392 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e041      	b.n	8006416 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b00      	cmp	r3, #0
 800639c:	d106      	bne.n	80063ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f839 	bl	800641e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2202      	movs	r2, #2
 80063b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3304      	adds	r3, #4
 80063bc:	4619      	mov	r1, r3
 80063be:	4610      	mov	r0, r2
 80063c0:	f000 fb7a 	bl	8006ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}

0800641e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800641e:	b480      	push	{r7}
 8006420:	b083      	sub	sp, #12
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006426:	bf00      	nop
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b084      	sub	sp, #16
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d109      	bne.n	8006454 <HAL_TIM_PWM_Start+0x24>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2b01      	cmp	r3, #1
 800644a:	bf14      	ite	ne
 800644c:	2301      	movne	r3, #1
 800644e:	2300      	moveq	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	e022      	b.n	800649a <HAL_TIM_PWM_Start+0x6a>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2b04      	cmp	r3, #4
 8006458:	d109      	bne.n	800646e <HAL_TIM_PWM_Start+0x3e>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b01      	cmp	r3, #1
 8006464:	bf14      	ite	ne
 8006466:	2301      	movne	r3, #1
 8006468:	2300      	moveq	r3, #0
 800646a:	b2db      	uxtb	r3, r3
 800646c:	e015      	b.n	800649a <HAL_TIM_PWM_Start+0x6a>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b08      	cmp	r3, #8
 8006472:	d109      	bne.n	8006488 <HAL_TIM_PWM_Start+0x58>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800647a:	b2db      	uxtb	r3, r3
 800647c:	2b01      	cmp	r3, #1
 800647e:	bf14      	ite	ne
 8006480:	2301      	movne	r3, #1
 8006482:	2300      	moveq	r3, #0
 8006484:	b2db      	uxtb	r3, r3
 8006486:	e008      	b.n	800649a <HAL_TIM_PWM_Start+0x6a>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b01      	cmp	r3, #1
 8006492:	bf14      	ite	ne
 8006494:	2301      	movne	r3, #1
 8006496:	2300      	moveq	r3, #0
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e05e      	b.n	8006560 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <HAL_TIM_PWM_Start+0x82>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2202      	movs	r2, #2
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064b0:	e013      	b.n	80064da <HAL_TIM_PWM_Start+0xaa>
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d104      	bne.n	80064c2 <HAL_TIM_PWM_Start+0x92>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064c0:	e00b      	b.n	80064da <HAL_TIM_PWM_Start+0xaa>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b08      	cmp	r3, #8
 80064c6:	d104      	bne.n	80064d2 <HAL_TIM_PWM_Start+0xa2>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064d0:	e003      	b.n	80064da <HAL_TIM_PWM_Start+0xaa>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2202      	movs	r2, #2
 80064d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2201      	movs	r2, #1
 80064e0:	6839      	ldr	r1, [r7, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fd68 	bl	8006fb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a1e      	ldr	r2, [pc, #120]	; (8006568 <HAL_TIM_PWM_Start+0x138>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d107      	bne.n	8006502 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006500:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a18      	ldr	r2, [pc, #96]	; (8006568 <HAL_TIM_PWM_Start+0x138>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d00e      	beq.n	800652a <HAL_TIM_PWM_Start+0xfa>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006514:	d009      	beq.n	800652a <HAL_TIM_PWM_Start+0xfa>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a14      	ldr	r2, [pc, #80]	; (800656c <HAL_TIM_PWM_Start+0x13c>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d004      	beq.n	800652a <HAL_TIM_PWM_Start+0xfa>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a12      	ldr	r2, [pc, #72]	; (8006570 <HAL_TIM_PWM_Start+0x140>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d111      	bne.n	800654e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f003 0307 	and.w	r3, r3, #7
 8006534:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2b06      	cmp	r3, #6
 800653a:	d010      	beq.n	800655e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0201 	orr.w	r2, r2, #1
 800654a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654c:	e007      	b.n	800655e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f042 0201 	orr.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	40012c00 	.word	0x40012c00
 800656c:	40000400 	.word	0x40000400
 8006570:	40000800 	.word	0x40000800

08006574 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b02      	cmp	r3, #2
 8006588:	d122      	bne.n	80065d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0302 	and.w	r3, r3, #2
 8006594:	2b02      	cmp	r3, #2
 8006596:	d11b      	bne.n	80065d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0202 	mvn.w	r2, #2
 80065a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699b      	ldr	r3, [r3, #24]
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fa62 	bl	8006a80 <HAL_TIM_IC_CaptureCallback>
 80065bc:	e005      	b.n	80065ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 fa55 	bl	8006a6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fa64 	bl	8006a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	f003 0304 	and.w	r3, r3, #4
 80065da:	2b04      	cmp	r3, #4
 80065dc:	d122      	bne.n	8006624 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d11b      	bne.n	8006624 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f06f 0204 	mvn.w	r2, #4
 80065f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2202      	movs	r2, #2
 80065fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fa38 	bl	8006a80 <HAL_TIM_IC_CaptureCallback>
 8006610:	e005      	b.n	800661e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fa2b 	bl	8006a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 fa3a 	bl	8006a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	f003 0308 	and.w	r3, r3, #8
 800662e:	2b08      	cmp	r3, #8
 8006630:	d122      	bne.n	8006678 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68db      	ldr	r3, [r3, #12]
 8006638:	f003 0308 	and.w	r3, r3, #8
 800663c:	2b08      	cmp	r3, #8
 800663e:	d11b      	bne.n	8006678 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f06f 0208 	mvn.w	r2, #8
 8006648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2204      	movs	r2, #4
 800664e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	f003 0303 	and.w	r3, r3, #3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d003      	beq.n	8006666 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fa0e 	bl	8006a80 <HAL_TIM_IC_CaptureCallback>
 8006664:	e005      	b.n	8006672 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fa01 	bl	8006a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 fa10 	bl	8006a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f003 0310 	and.w	r3, r3, #16
 8006682:	2b10      	cmp	r3, #16
 8006684:	d122      	bne.n	80066cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f003 0310 	and.w	r3, r3, #16
 8006690:	2b10      	cmp	r3, #16
 8006692:	d11b      	bne.n	80066cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0210 	mvn.w	r2, #16
 800669c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2208      	movs	r2, #8
 80066a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f9e4 	bl	8006a80 <HAL_TIM_IC_CaptureCallback>
 80066b8:	e005      	b.n	80066c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f9d7 	bl	8006a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f9e6 	bl	8006a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d10e      	bne.n	80066f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	f003 0301 	and.w	r3, r3, #1
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d107      	bne.n	80066f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f06f 0201 	mvn.w	r2, #1
 80066f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7fc fb66 	bl	8002dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006702:	2b80      	cmp	r3, #128	; 0x80
 8006704:	d10e      	bne.n	8006724 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006710:	2b80      	cmp	r3, #128	; 0x80
 8006712:	d107      	bne.n	8006724 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800671c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fd26 	bl	8007170 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800672e:	2b40      	cmp	r3, #64	; 0x40
 8006730:	d10e      	bne.n	8006750 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673c:	2b40      	cmp	r3, #64	; 0x40
 800673e:	d107      	bne.n	8006750 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f9aa 	bl	8006aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b20      	cmp	r3, #32
 800675c:	d10e      	bne.n	800677c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	f003 0320 	and.w	r3, r3, #32
 8006768:	2b20      	cmp	r3, #32
 800676a:	d107      	bne.n	800677c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f06f 0220 	mvn.w	r2, #32
 8006774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fcf1 	bl	800715e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800677c:	bf00      	nop
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800679a:	2302      	movs	r3, #2
 800679c:	e0ac      	b.n	80068f8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2b0c      	cmp	r3, #12
 80067aa:	f200 809f 	bhi.w	80068ec <HAL_TIM_PWM_ConfigChannel+0x168>
 80067ae:	a201      	add	r2, pc, #4	; (adr r2, 80067b4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80067b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b4:	080067e9 	.word	0x080067e9
 80067b8:	080068ed 	.word	0x080068ed
 80067bc:	080068ed 	.word	0x080068ed
 80067c0:	080068ed 	.word	0x080068ed
 80067c4:	08006829 	.word	0x08006829
 80067c8:	080068ed 	.word	0x080068ed
 80067cc:	080068ed 	.word	0x080068ed
 80067d0:	080068ed 	.word	0x080068ed
 80067d4:	0800686b 	.word	0x0800686b
 80067d8:	080068ed 	.word	0x080068ed
 80067dc:	080068ed 	.word	0x080068ed
 80067e0:	080068ed 	.word	0x080068ed
 80067e4:	080068ab 	.word	0x080068ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68b9      	ldr	r1, [r7, #8]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 f9c4 	bl	8006b7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699a      	ldr	r2, [r3, #24]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0208 	orr.w	r2, r2, #8
 8006802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	699a      	ldr	r2, [r3, #24]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0204 	bic.w	r2, r2, #4
 8006812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6999      	ldr	r1, [r3, #24]
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	691a      	ldr	r2, [r3, #16]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	619a      	str	r2, [r3, #24]
      break;
 8006826:	e062      	b.n	80068ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68b9      	ldr	r1, [r7, #8]
 800682e:	4618      	mov	r0, r3
 8006830:	f000 fa0a 	bl	8006c48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699a      	ldr	r2, [r3, #24]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	699a      	ldr	r2, [r3, #24]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6999      	ldr	r1, [r3, #24]
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	021a      	lsls	r2, r3, #8
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	619a      	str	r2, [r3, #24]
      break;
 8006868:	e041      	b.n	80068ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	4618      	mov	r0, r3
 8006872:	f000 fa53 	bl	8006d1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f042 0208 	orr.w	r2, r2, #8
 8006884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	69da      	ldr	r2, [r3, #28]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0204 	bic.w	r2, r2, #4
 8006894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	69d9      	ldr	r1, [r3, #28]
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	691a      	ldr	r2, [r3, #16]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	61da      	str	r2, [r3, #28]
      break;
 80068a8:	e021      	b.n	80068ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f000 fa9d 	bl	8006df0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69da      	ldr	r2, [r3, #28]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	69da      	ldr	r2, [r3, #28]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	69d9      	ldr	r1, [r3, #28]
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	021a      	lsls	r2, r3, #8
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	61da      	str	r2, [r3, #28]
      break;
 80068ea:	e000      	b.n	80068ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80068ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006910:	2b01      	cmp	r3, #1
 8006912:	d101      	bne.n	8006918 <HAL_TIM_ConfigClockSource+0x18>
 8006914:	2302      	movs	r3, #2
 8006916:	e0a6      	b.n	8006a66 <HAL_TIM_ConfigClockSource+0x166>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2202      	movs	r2, #2
 8006924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006936:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800693e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b40      	cmp	r3, #64	; 0x40
 800694e:	d067      	beq.n	8006a20 <HAL_TIM_ConfigClockSource+0x120>
 8006950:	2b40      	cmp	r3, #64	; 0x40
 8006952:	d80b      	bhi.n	800696c <HAL_TIM_ConfigClockSource+0x6c>
 8006954:	2b10      	cmp	r3, #16
 8006956:	d073      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x140>
 8006958:	2b10      	cmp	r3, #16
 800695a:	d802      	bhi.n	8006962 <HAL_TIM_ConfigClockSource+0x62>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d06f      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006960:	e078      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006962:	2b20      	cmp	r3, #32
 8006964:	d06c      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x140>
 8006966:	2b30      	cmp	r3, #48	; 0x30
 8006968:	d06a      	beq.n	8006a40 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800696a:	e073      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800696c:	2b70      	cmp	r3, #112	; 0x70
 800696e:	d00d      	beq.n	800698c <HAL_TIM_ConfigClockSource+0x8c>
 8006970:	2b70      	cmp	r3, #112	; 0x70
 8006972:	d804      	bhi.n	800697e <HAL_TIM_ConfigClockSource+0x7e>
 8006974:	2b50      	cmp	r3, #80	; 0x50
 8006976:	d033      	beq.n	80069e0 <HAL_TIM_ConfigClockSource+0xe0>
 8006978:	2b60      	cmp	r3, #96	; 0x60
 800697a:	d041      	beq.n	8006a00 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800697c:	e06a      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800697e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006982:	d066      	beq.n	8006a52 <HAL_TIM_ConfigClockSource+0x152>
 8006984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006988:	d017      	beq.n	80069ba <HAL_TIM_ConfigClockSource+0xba>
      break;
 800698a:	e063      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	6899      	ldr	r1, [r3, #8]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f000 faed 	bl	8006f7a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	609a      	str	r2, [r3, #8]
      break;
 80069b8:	e04c      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6818      	ldr	r0, [r3, #0]
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	6899      	ldr	r1, [r3, #8]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f000 fad6 	bl	8006f7a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689a      	ldr	r2, [r3, #8]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069dc:	609a      	str	r2, [r3, #8]
      break;
 80069de:	e039      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6818      	ldr	r0, [r3, #0]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	6859      	ldr	r1, [r3, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	461a      	mov	r2, r3
 80069ee:	f000 fa4d 	bl	8006e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2150      	movs	r1, #80	; 0x50
 80069f8:	4618      	mov	r0, r3
 80069fa:	f000 faa4 	bl	8006f46 <TIM_ITRx_SetConfig>
      break;
 80069fe:	e029      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6818      	ldr	r0, [r3, #0]
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	6859      	ldr	r1, [r3, #4]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f000 fa6b 	bl	8006ee8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2160      	movs	r1, #96	; 0x60
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 fa94 	bl	8006f46 <TIM_ITRx_SetConfig>
      break;
 8006a1e:	e019      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6818      	ldr	r0, [r3, #0]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	6859      	ldr	r1, [r3, #4]
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	f000 fa2d 	bl	8006e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2140      	movs	r1, #64	; 0x40
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f000 fa84 	bl	8006f46 <TIM_ITRx_SetConfig>
      break;
 8006a3e:	e009      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4619      	mov	r1, r3
 8006a4a:	4610      	mov	r0, r2
 8006a4c:	f000 fa7b 	bl	8006f46 <TIM_ITRx_SetConfig>
        break;
 8006a50:	e000      	b.n	8006a54 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006a52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bc80      	pop	{r7}
 8006a90:	4770      	bx	lr

08006a92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a92:	b480      	push	{r7}
 8006a94:	b083      	sub	sp, #12
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a9a:	bf00      	nop
 8006a9c:	370c      	adds	r7, #12
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bc80      	pop	{r7}
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bc80      	pop	{r7}
 8006ab4:	4770      	bx	lr
	...

08006ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a29      	ldr	r2, [pc, #164]	; (8006b70 <TIM_Base_SetConfig+0xb8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d00b      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad6:	d007      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a26      	ldr	r2, [pc, #152]	; (8006b74 <TIM_Base_SetConfig+0xbc>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d003      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a25      	ldr	r2, [pc, #148]	; (8006b78 <TIM_Base_SetConfig+0xc0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d108      	bne.n	8006afa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a1c      	ldr	r2, [pc, #112]	; (8006b70 <TIM_Base_SetConfig+0xb8>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00b      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b08:	d007      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a19      	ldr	r2, [pc, #100]	; (8006b74 <TIM_Base_SetConfig+0xbc>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d003      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a18      	ldr	r2, [pc, #96]	; (8006b78 <TIM_Base_SetConfig+0xc0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d108      	bne.n	8006b2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a07      	ldr	r2, [pc, #28]	; (8006b70 <TIM_Base_SetConfig+0xb8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d103      	bne.n	8006b60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	691a      	ldr	r2, [r3, #16]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	615a      	str	r2, [r3, #20]
}
 8006b66:	bf00      	nop
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bc80      	pop	{r7}
 8006b6e:	4770      	bx	lr
 8006b70:	40012c00 	.word	0x40012c00
 8006b74:	40000400 	.word	0x40000400
 8006b78:	40000800 	.word	0x40000800

08006b7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b087      	sub	sp, #28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f023 0201 	bic.w	r2, r3, #1
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0303 	bic.w	r3, r3, #3
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f023 0302 	bic.w	r3, r3, #2
 8006bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a1c      	ldr	r2, [pc, #112]	; (8006c44 <TIM_OC1_SetConfig+0xc8>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d10c      	bne.n	8006bf2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f023 0308 	bic.w	r3, r3, #8
 8006bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	697a      	ldr	r2, [r7, #20]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f023 0304 	bic.w	r3, r3, #4
 8006bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a13      	ldr	r2, [pc, #76]	; (8006c44 <TIM_OC1_SetConfig+0xc8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d111      	bne.n	8006c1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	693a      	ldr	r2, [r7, #16]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	699b      	ldr	r3, [r3, #24]
 8006c18:	693a      	ldr	r2, [r7, #16]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	68fa      	ldr	r2, [r7, #12]
 8006c28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	685a      	ldr	r2, [r3, #4]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	621a      	str	r2, [r3, #32]
}
 8006c38:	bf00      	nop
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bc80      	pop	{r7}
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	40012c00 	.word	0x40012c00

08006c48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b087      	sub	sp, #28
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f023 0210 	bic.w	r2, r3, #16
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	021b      	lsls	r3, r3, #8
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f023 0320 	bic.w	r3, r3, #32
 8006c92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	011b      	lsls	r3, r3, #4
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a1d      	ldr	r2, [pc, #116]	; (8006d18 <TIM_OC2_SetConfig+0xd0>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d10d      	bne.n	8006cc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	011b      	lsls	r3, r3, #4
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a14      	ldr	r2, [pc, #80]	; (8006d18 <TIM_OC2_SetConfig+0xd0>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d113      	bne.n	8006cf4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	693a      	ldr	r2, [r7, #16]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	685a      	ldr	r2, [r3, #4]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr
 8006d18:	40012c00 	.word	0x40012c00

08006d1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b087      	sub	sp, #28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6a1b      	ldr	r3, [r3, #32]
 8006d2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	69db      	ldr	r3, [r3, #28]
 8006d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f023 0303 	bic.w	r3, r3, #3
 8006d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	021b      	lsls	r3, r3, #8
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a1d      	ldr	r2, [pc, #116]	; (8006dec <TIM_OC3_SetConfig+0xd0>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d10d      	bne.n	8006d96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	021b      	lsls	r3, r3, #8
 8006d88:	697a      	ldr	r2, [r7, #20]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a14      	ldr	r2, [pc, #80]	; (8006dec <TIM_OC3_SetConfig+0xd0>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d113      	bne.n	8006dc6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc80      	pop	{r7}
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40012c00 	.word	0x40012c00

08006df0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	021b      	lsls	r3, r3, #8
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	031b      	lsls	r3, r3, #12
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a0f      	ldr	r2, [pc, #60]	; (8006e88 <TIM_OC4_SetConfig+0x98>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d109      	bne.n	8006e64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	695b      	ldr	r3, [r3, #20]
 8006e5c:	019b      	lsls	r3, r3, #6
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	697a      	ldr	r2, [r7, #20]
 8006e68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	621a      	str	r2, [r3, #32]
}
 8006e7e:	bf00      	nop
 8006e80:	371c      	adds	r7, #28
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bc80      	pop	{r7}
 8006e86:	4770      	bx	lr
 8006e88:	40012c00 	.word	0x40012c00

08006e8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f023 0201 	bic.w	r2, r3, #1
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	011b      	lsls	r3, r3, #4
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f023 030a 	bic.w	r3, r3, #10
 8006ec8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	621a      	str	r2, [r3, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bc80      	pop	{r7}
 8006ee6:	4770      	bx	lr

08006ee8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b087      	sub	sp, #28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6a1b      	ldr	r3, [r3, #32]
 8006ef8:	f023 0210 	bic.w	r2, r3, #16
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6a1b      	ldr	r3, [r3, #32]
 8006f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	031b      	lsls	r3, r3, #12
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	011b      	lsls	r3, r3, #4
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	693a      	ldr	r2, [r7, #16]
 8006f3a:	621a      	str	r2, [r3, #32]
}
 8006f3c:	bf00      	nop
 8006f3e:	371c      	adds	r7, #28
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bc80      	pop	{r7}
 8006f44:	4770      	bx	lr

08006f46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f46:	b480      	push	{r7}
 8006f48:	b085      	sub	sp, #20
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
 8006f4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	f043 0307 	orr.w	r3, r3, #7
 8006f68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	609a      	str	r2, [r3, #8]
}
 8006f70:	bf00      	nop
 8006f72:	3714      	adds	r7, #20
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bc80      	pop	{r7}
 8006f78:	4770      	bx	lr

08006f7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b087      	sub	sp, #28
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]
 8006f86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	021a      	lsls	r2, r3, #8
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	697a      	ldr	r2, [r7, #20]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	609a      	str	r2, [r3, #8]
}
 8006fae:	bf00      	nop
 8006fb0:	371c      	adds	r7, #28
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bc80      	pop	{r7}
 8006fb6:	4770      	bx	lr

08006fb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f003 031f 	and.w	r3, r3, #31
 8006fca:	2201      	movs	r2, #1
 8006fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6a1a      	ldr	r2, [r3, #32]
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	43db      	mvns	r3, r3
 8006fda:	401a      	ands	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6a1a      	ldr	r2, [r3, #32]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	f003 031f 	and.w	r3, r3, #31
 8006fea:	6879      	ldr	r1, [r7, #4]
 8006fec:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	621a      	str	r2, [r3, #32]
}
 8006ff6:	bf00      	nop
 8006ff8:	371c      	adds	r7, #28
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bc80      	pop	{r7}
 8006ffe:	4770      	bx	lr

08007000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007010:	2b01      	cmp	r3, #1
 8007012:	d101      	bne.n	8007018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007014:	2302      	movs	r3, #2
 8007016:	e046      	b.n	80070a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800703e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	4313      	orrs	r3, r2
 8007048:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a16      	ldr	r2, [pc, #88]	; (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d00e      	beq.n	800707a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007064:	d009      	beq.n	800707a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a12      	ldr	r2, [pc, #72]	; (80070b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d004      	beq.n	800707a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a10      	ldr	r2, [pc, #64]	; (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d10c      	bne.n	8007094 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	4313      	orrs	r3, r2
 800708a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bc80      	pop	{r7}
 80070ae:	4770      	bx	lr
 80070b0:	40012c00 	.word	0x40012c00
 80070b4:	40000400 	.word	0x40000400
 80070b8:	40000800 	.word	0x40000800

080070bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80070c6:	2300      	movs	r3, #0
 80070c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d101      	bne.n	80070d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80070d4:	2302      	movs	r3, #2
 80070d6:	e03d      	b.n	8007154 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4313      	orrs	r3, r2
 8007116:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	4313      	orrs	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	4313      	orrs	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	4313      	orrs	r3, r2
 8007140:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3714      	adds	r7, #20
 8007158:	46bd      	mov	sp, r7
 800715a:	bc80      	pop	{r7}
 800715c:	4770      	bx	lr

0800715e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007166:	bf00      	nop
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	bc80      	pop	{r7}
 800716e:	4770      	bx	lr

08007170 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007182:	b084      	sub	sp, #16
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	f107 0014 	add.w	r0, r7, #20
 8007190:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	370c      	adds	r7, #12
 800719a:	46bd      	mov	sp, r7
 800719c:	bc80      	pop	{r7}
 800719e:	b004      	add	sp, #16
 80071a0:	4770      	bx	lr

080071a2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80071a2:	b480      	push	{r7}
 80071a4:	b085      	sub	sp, #20
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80071b2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80071b6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80071c2:	2300      	movs	r3, #0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3714      	adds	r7, #20
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bc80      	pop	{r7}
 80071cc:	4770      	bx	lr

080071ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b085      	sub	sp, #20
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80071d6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80071da:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	43db      	mvns	r3, r3
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	4013      	ands	r3, r2
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc80      	pop	{r7}
 8007200:	4770      	bx	lr

08007202 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
 800720a:	460b      	mov	r3, r1
 800720c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800720e:	2300      	movs	r3, #0
}
 8007210:	4618      	mov	r0, r3
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr

0800721a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800721a:	b084      	sub	sp, #16
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	f107 0014 	add.w	r0, r7, #20
 8007228:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	370c      	adds	r7, #12
 8007252:	46bd      	mov	sp, r7
 8007254:	bc80      	pop	{r7}
 8007256:	b004      	add	sp, #16
 8007258:	4770      	bx	lr
	...

0800725c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800725c:	b480      	push	{r7}
 800725e:	b09b      	sub	sp, #108	; 0x6c
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	881b      	ldrh	r3, [r3, #0]
 8007278:	b29b      	uxth	r3, r3
 800727a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800727e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007282:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	78db      	ldrb	r3, [r3, #3]
 800728a:	2b03      	cmp	r3, #3
 800728c:	d81f      	bhi.n	80072ce <USB_ActivateEndpoint+0x72>
 800728e:	a201      	add	r2, pc, #4	; (adr r2, 8007294 <USB_ActivateEndpoint+0x38>)
 8007290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007294:	080072a5 	.word	0x080072a5
 8007298:	080072c1 	.word	0x080072c1
 800729c:	080072d7 	.word	0x080072d7
 80072a0:	080072b3 	.word	0x080072b3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80072a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80072a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80072ac:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80072b0:	e012      	b.n	80072d8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80072b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80072b6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80072ba:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80072be:	e00b      	b.n	80072d8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80072c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80072c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072c8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80072cc:	e004      	b.n	80072d8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80072d4:	e000      	b.n	80072d8 <USB_ActivateEndpoint+0x7c>
      break;
 80072d6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	441a      	add	r2, r3
 80072e2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80072e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	4413      	add	r3, r2
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	b29b      	uxth	r3, r3
 8007308:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800730c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007310:	b29a      	uxth	r2, r3
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	b29b      	uxth	r3, r3
 8007318:	4313      	orrs	r3, r2
 800731a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	441a      	add	r2, r3
 8007328:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800732c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007330:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800733c:	b29b      	uxth	r3, r3
 800733e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	7b1b      	ldrb	r3, [r3, #12]
 8007344:	2b00      	cmp	r3, #0
 8007346:	f040 8149 	bne.w	80075dc <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 8084 	beq.w	800745c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800735e:	b29b      	uxth	r3, r3
 8007360:	461a      	mov	r2, r3
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	4413      	add	r3, r2
 8007366:	617b      	str	r3, [r7, #20]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	011a      	lsls	r2, r3, #4
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	4413      	add	r3, r2
 8007372:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007376:	613b      	str	r3, [r7, #16]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	88db      	ldrh	r3, [r3, #6]
 800737c:	085b      	lsrs	r3, r3, #1
 800737e:	b29b      	uxth	r3, r3
 8007380:	005b      	lsls	r3, r3, #1
 8007382:	b29a      	uxth	r2, r3
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	4413      	add	r3, r2
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	81fb      	strh	r3, [r7, #14]
 8007396:	89fb      	ldrh	r3, [r7, #14]
 8007398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01b      	beq.n	80073d8 <USB_ActivateEndpoint+0x17c>
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	881b      	ldrh	r3, [r3, #0]
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b6:	81bb      	strh	r3, [r7, #12]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	441a      	add	r2, r3
 80073c2:	89bb      	ldrh	r3, [r7, #12]
 80073c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	78db      	ldrb	r3, [r3, #3]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d020      	beq.n	8007422 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	881b      	ldrh	r3, [r3, #0]
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073f6:	813b      	strh	r3, [r7, #8]
 80073f8:	893b      	ldrh	r3, [r7, #8]
 80073fa:	f083 0320 	eor.w	r3, r3, #32
 80073fe:	813b      	strh	r3, [r7, #8]
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	441a      	add	r2, r3
 800740a:	893b      	ldrh	r3, [r7, #8]
 800740c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007410:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007414:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800741c:	b29b      	uxth	r3, r3
 800741e:	8013      	strh	r3, [r2, #0]
 8007420:	e27f      	b.n	8007922 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4413      	add	r3, r2
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	b29b      	uxth	r3, r3
 8007430:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007438:	817b      	strh	r3, [r7, #10]
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	441a      	add	r2, r3
 8007444:	897b      	ldrh	r3, [r7, #10]
 8007446:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800744a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800744e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007452:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007456:	b29b      	uxth	r3, r3
 8007458:	8013      	strh	r3, [r2, #0]
 800745a:	e262      	b.n	8007922 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007466:	b29b      	uxth	r3, r3
 8007468:	461a      	mov	r2, r3
 800746a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746c:	4413      	add	r3, r2
 800746e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	011a      	lsls	r2, r3, #4
 8007476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007478:	4413      	add	r3, r2
 800747a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800747e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	88db      	ldrh	r3, [r3, #6]
 8007484:	085b      	lsrs	r3, r3, #1
 8007486:	b29b      	uxth	r3, r3
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	627b      	str	r3, [r7, #36]	; 0x24
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800749a:	b29b      	uxth	r3, r3
 800749c:	461a      	mov	r2, r3
 800749e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a0:	4413      	add	r3, r2
 80074a2:	627b      	str	r3, [r7, #36]	; 0x24
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	011a      	lsls	r2, r3, #4
 80074aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ac:	4413      	add	r3, r2
 80074ae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074b2:	623b      	str	r3, [r7, #32]
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d112      	bne.n	80074e2 <USB_ActivateEndpoint+0x286>
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	801a      	strh	r2, [r3, #0]
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	881b      	ldrh	r3, [r3, #0]
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074da:	b29a      	uxth	r2, r3
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	801a      	strh	r2, [r3, #0]
 80074e0:	e02f      	b.n	8007542 <USB_ActivateEndpoint+0x2e6>
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	2b3e      	cmp	r3, #62	; 0x3e
 80074e8:	d813      	bhi.n	8007512 <USB_ActivateEndpoint+0x2b6>
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	085b      	lsrs	r3, r3, #1
 80074f0:	663b      	str	r3, [r7, #96]	; 0x60
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d002      	beq.n	8007504 <USB_ActivateEndpoint+0x2a8>
 80074fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007500:	3301      	adds	r3, #1
 8007502:	663b      	str	r3, [r7, #96]	; 0x60
 8007504:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007506:	b29b      	uxth	r3, r3
 8007508:	029b      	lsls	r3, r3, #10
 800750a:	b29a      	uxth	r2, r3
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	801a      	strh	r2, [r3, #0]
 8007510:	e017      	b.n	8007542 <USB_ActivateEndpoint+0x2e6>
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	095b      	lsrs	r3, r3, #5
 8007518:	663b      	str	r3, [r7, #96]	; 0x60
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	f003 031f 	and.w	r3, r3, #31
 8007522:	2b00      	cmp	r3, #0
 8007524:	d102      	bne.n	800752c <USB_ActivateEndpoint+0x2d0>
 8007526:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007528:	3b01      	subs	r3, #1
 800752a:	663b      	str	r3, [r7, #96]	; 0x60
 800752c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800752e:	b29b      	uxth	r3, r3
 8007530:	029b      	lsls	r3, r3, #10
 8007532:	b29b      	uxth	r3, r3
 8007534:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007538:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800753c:	b29a      	uxth	r2, r3
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	83fb      	strh	r3, [r7, #30]
 8007550:	8bfb      	ldrh	r3, [r7, #30]
 8007552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d01b      	beq.n	8007592 <USB_ActivateEndpoint+0x336>
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	4413      	add	r3, r2
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	b29b      	uxth	r3, r3
 8007568:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800756c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007570:	83bb      	strh	r3, [r7, #28]
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	441a      	add	r2, r3
 800757c:	8bbb      	ldrh	r3, [r7, #28]
 800757e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007582:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007586:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800758a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800758e:	b29b      	uxth	r3, r3
 8007590:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4413      	add	r3, r2
 800759c:	881b      	ldrh	r3, [r3, #0]
 800759e:	b29b      	uxth	r3, r3
 80075a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a8:	837b      	strh	r3, [r7, #26]
 80075aa:	8b7b      	ldrh	r3, [r7, #26]
 80075ac:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80075b0:	837b      	strh	r3, [r7, #26]
 80075b2:	8b7b      	ldrh	r3, [r7, #26]
 80075b4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80075b8:	837b      	strh	r3, [r7, #26]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	441a      	add	r2, r3
 80075c4:	8b7b      	ldrh	r3, [r7, #26]
 80075c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	8013      	strh	r3, [r2, #0]
 80075da:	e1a2      	b.n	8007922 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	881b      	ldrh	r3, [r3, #0]
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	441a      	add	r2, r3
 8007600:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8007604:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007608:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800760c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007614:	b29b      	uxth	r3, r3
 8007616:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	65bb      	str	r3, [r7, #88]	; 0x58
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007622:	b29b      	uxth	r3, r3
 8007624:	461a      	mov	r2, r3
 8007626:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007628:	4413      	add	r3, r2
 800762a:	65bb      	str	r3, [r7, #88]	; 0x58
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	011a      	lsls	r2, r3, #4
 8007632:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007634:	4413      	add	r3, r2
 8007636:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800763a:	657b      	str	r3, [r7, #84]	; 0x54
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	891b      	ldrh	r3, [r3, #8]
 8007640:	085b      	lsrs	r3, r3, #1
 8007642:	b29b      	uxth	r3, r3
 8007644:	005b      	lsls	r3, r3, #1
 8007646:	b29a      	uxth	r2, r3
 8007648:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800764a:	801a      	strh	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	653b      	str	r3, [r7, #80]	; 0x50
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007656:	b29b      	uxth	r3, r3
 8007658:	461a      	mov	r2, r3
 800765a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800765c:	4413      	add	r3, r2
 800765e:	653b      	str	r3, [r7, #80]	; 0x50
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	011a      	lsls	r2, r3, #4
 8007666:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007668:	4413      	add	r3, r2
 800766a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800766e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	895b      	ldrh	r3, [r3, #10]
 8007674:	085b      	lsrs	r3, r3, #1
 8007676:	b29b      	uxth	r3, r3
 8007678:	005b      	lsls	r3, r3, #1
 800767a:	b29a      	uxth	r2, r3
 800767c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800767e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	785b      	ldrb	r3, [r3, #1]
 8007684:	2b00      	cmp	r3, #0
 8007686:	f040 8091 	bne.w	80077ac <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	4413      	add	r3, r2
 8007694:	881b      	ldrh	r3, [r3, #0]
 8007696:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007698:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800769a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d01b      	beq.n	80076da <USB_ActivateEndpoint+0x47e>
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	4413      	add	r3, r2
 80076ac:	881b      	ldrh	r3, [r3, #0]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076b8:	877b      	strh	r3, [r7, #58]	; 0x3a
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	441a      	add	r2, r3
 80076c4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80076c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	4413      	add	r3, r2
 80076e4:	881b      	ldrh	r3, [r3, #0]
 80076e6:	873b      	strh	r3, [r7, #56]	; 0x38
 80076e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80076ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d01b      	beq.n	800772a <USB_ActivateEndpoint+0x4ce>
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	881b      	ldrh	r3, [r3, #0]
 80076fe:	b29b      	uxth	r3, r3
 8007700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007708:	86fb      	strh	r3, [r7, #54]	; 0x36
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	441a      	add	r2, r3
 8007714:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007716:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800771a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800771e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007722:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007726:	b29b      	uxth	r3, r3
 8007728:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	881b      	ldrh	r3, [r3, #0]
 8007736:	b29b      	uxth	r3, r3
 8007738:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800773c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007740:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007742:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007744:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007748:	86bb      	strh	r3, [r7, #52]	; 0x34
 800774a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800774c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007750:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	441a      	add	r2, r3
 800775c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800775e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007762:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007766:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800776a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800776e:	b29b      	uxth	r3, r3
 8007770:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	881b      	ldrh	r3, [r3, #0]
 800777e:	b29b      	uxth	r3, r3
 8007780:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007784:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007788:	867b      	strh	r3, [r7, #50]	; 0x32
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	009b      	lsls	r3, r3, #2
 8007792:	441a      	add	r2, r3
 8007794:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8007796:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800779a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800779e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	8013      	strh	r3, [r2, #0]
 80077aa:	e0ba      	b.n	8007922 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	4413      	add	r3, r2
 80077b6:	881b      	ldrh	r3, [r3, #0]
 80077b8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80077bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80077c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d01d      	beq.n	8007804 <USB_ActivateEndpoint+0x5a8>
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4413      	add	r3, r2
 80077d2:	881b      	ldrh	r3, [r3, #0]
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077de:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	441a      	add	r2, r3
 80077ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80077f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007800:	b29b      	uxth	r3, r3
 8007802:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4413      	add	r3, r2
 800780e:	881b      	ldrh	r3, [r3, #0]
 8007810:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007814:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01d      	beq.n	800785c <USB_ActivateEndpoint+0x600>
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	b29b      	uxth	r3, r3
 800782e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007836:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	441a      	add	r2, r3
 8007844:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007848:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800784c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007850:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007854:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007858:	b29b      	uxth	r3, r3
 800785a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	78db      	ldrb	r3, [r3, #3]
 8007860:	2b01      	cmp	r3, #1
 8007862:	d024      	beq.n	80078ae <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4413      	add	r3, r2
 800786e:	881b      	ldrh	r3, [r3, #0]
 8007870:	b29b      	uxth	r3, r3
 8007872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007876:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800787a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800787e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007882:	f083 0320 	eor.w	r3, r3, #32
 8007886:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	441a      	add	r2, r3
 8007894:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007898:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800789c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	8013      	strh	r3, [r2, #0]
 80078ac:	e01d      	b.n	80078ea <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4413      	add	r3, r2
 80078b8:	881b      	ldrh	r3, [r3, #0]
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078c4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	441a      	add	r2, r3
 80078d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80078d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4413      	add	r3, r2
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007900:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	441a      	add	r2, r3
 800790c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800790e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007912:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007916:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800791a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800791e:	b29b      	uxth	r3, r3
 8007920:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007922:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007926:	4618      	mov	r0, r3
 8007928:	376c      	adds	r7, #108	; 0x6c
 800792a:	46bd      	mov	sp, r7
 800792c:	bc80      	pop	{r7}
 800792e:	4770      	bx	lr

08007930 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007930:	b480      	push	{r7}
 8007932:	b08d      	sub	sp, #52	; 0x34
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	7b1b      	ldrb	r3, [r3, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	f040 808e 	bne.w	8007a60 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	785b      	ldrb	r3, [r3, #1]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d044      	beq.n	80079d6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	4413      	add	r3, r2
 8007956:	881b      	ldrh	r3, [r3, #0]
 8007958:	81bb      	strh	r3, [r7, #12]
 800795a:	89bb      	ldrh	r3, [r7, #12]
 800795c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007960:	2b00      	cmp	r3, #0
 8007962:	d01b      	beq.n	800799c <USB_DeactivateEndpoint+0x6c>
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	4413      	add	r3, r2
 800796e:	881b      	ldrh	r3, [r3, #0]
 8007970:	b29b      	uxth	r3, r3
 8007972:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800797a:	817b      	strh	r3, [r7, #10]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	441a      	add	r2, r3
 8007986:	897b      	ldrh	r3, [r7, #10]
 8007988:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800798c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007990:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007994:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007998:	b29b      	uxth	r3, r3
 800799a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	881b      	ldrh	r3, [r3, #0]
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079b2:	813b      	strh	r3, [r7, #8]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	441a      	add	r2, r3
 80079be:	893b      	ldrh	r3, [r7, #8]
 80079c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	8013      	strh	r3, [r2, #0]
 80079d4:	e192      	b.n	8007cfc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4413      	add	r3, r2
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	827b      	strh	r3, [r7, #18]
 80079e4:	8a7b      	ldrh	r3, [r7, #18]
 80079e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d01b      	beq.n	8007a26 <USB_DeactivateEndpoint+0xf6>
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	4413      	add	r3, r2
 80079f8:	881b      	ldrh	r3, [r3, #0]
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a04:	823b      	strh	r3, [r7, #16]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	441a      	add	r2, r3
 8007a10:	8a3b      	ldrh	r3, [r7, #16]
 8007a12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	009b      	lsls	r3, r3, #2
 8007a2e:	4413      	add	r3, r2
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a3c:	81fb      	strh	r3, [r7, #14]
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	441a      	add	r2, r3
 8007a48:	89fb      	ldrh	r3, [r7, #14]
 8007a4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	8013      	strh	r3, [r2, #0]
 8007a5e:	e14d      	b.n	8007cfc <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	785b      	ldrb	r3, [r3, #1]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f040 80a5 	bne.w	8007bb4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4413      	add	r3, r2
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	843b      	strh	r3, [r7, #32]
 8007a78:	8c3b      	ldrh	r3, [r7, #32]
 8007a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d01b      	beq.n	8007aba <USB_DeactivateEndpoint+0x18a>
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	881b      	ldrh	r3, [r3, #0]
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a98:	83fb      	strh	r3, [r7, #30]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	441a      	add	r2, r3
 8007aa4:	8bfb      	ldrh	r3, [r7, #30]
 8007aa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	4413      	add	r3, r2
 8007ac4:	881b      	ldrh	r3, [r3, #0]
 8007ac6:	83bb      	strh	r3, [r7, #28]
 8007ac8:	8bbb      	ldrh	r3, [r7, #28]
 8007aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d01b      	beq.n	8007b0a <USB_DeactivateEndpoint+0x1da>
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ae8:	837b      	strh	r3, [r7, #26]
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	009b      	lsls	r3, r3, #2
 8007af2:	441a      	add	r2, r3
 8007af4:	8b7b      	ldrh	r3, [r7, #26]
 8007af6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007afa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b02:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	4413      	add	r3, r2
 8007b14:	881b      	ldrh	r3, [r3, #0]
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b20:	833b      	strh	r3, [r7, #24]
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	441a      	add	r2, r3
 8007b2c:	8b3b      	ldrh	r3, [r7, #24]
 8007b2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b3a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	781b      	ldrb	r3, [r3, #0]
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	4413      	add	r3, r2
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b58:	82fb      	strh	r3, [r7, #22]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	441a      	add	r2, r3
 8007b64:	8afb      	ldrh	r3, [r7, #22]
 8007b66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	881b      	ldrh	r3, [r3, #0]
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b90:	82bb      	strh	r3, [r7, #20]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	441a      	add	r2, r3
 8007b9c:	8abb      	ldrh	r3, [r7, #20]
 8007b9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ba2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ba6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	8013      	strh	r3, [r2, #0]
 8007bb2:	e0a3      	b.n	8007cfc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	881b      	ldrh	r3, [r3, #0]
 8007bc0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007bc2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007bc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d01b      	beq.n	8007c04 <USB_DeactivateEndpoint+0x2d4>
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	4413      	add	r3, r2
 8007bd6:	881b      	ldrh	r3, [r3, #0]
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007be2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	441a      	add	r2, r3
 8007bee:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007bf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	4413      	add	r3, r2
 8007c0e:	881b      	ldrh	r3, [r3, #0]
 8007c10:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007c12:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d01b      	beq.n	8007c54 <USB_DeactivateEndpoint+0x324>
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4413      	add	r3, r2
 8007c26:	881b      	ldrh	r3, [r3, #0]
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c32:	853b      	strh	r3, [r7, #40]	; 0x28
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	441a      	add	r2, r3
 8007c3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007c40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	881b      	ldrh	r3, [r3, #0]
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c6a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	441a      	add	r2, r3
 8007c76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007c78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007c84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4413      	add	r3, r2
 8007c96:	881b      	ldrh	r3, [r3, #0]
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ca2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	441a      	add	r2, r3
 8007cae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007cb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	881b      	ldrh	r3, [r3, #0]
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cda:	847b      	strh	r3, [r7, #34]	; 0x22
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	441a      	add	r2, r3
 8007ce6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007ce8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3734      	adds	r7, #52	; 0x34
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bc80      	pop	{r7}
 8007d06:	4770      	bx	lr

08007d08 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b0c4      	sub	sp, #272	; 0x110
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	1d3b      	adds	r3, r7, #4
 8007d10:	6018      	str	r0, [r3, #0]
 8007d12:	463b      	mov	r3, r7
 8007d14:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007d16:	463b      	mov	r3, r7
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	785b      	ldrb	r3, [r3, #1]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	f040 8557 	bne.w	80087d0 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007d22:	463b      	mov	r3, r7
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	699a      	ldr	r2, [r3, #24]
 8007d28:	463b      	mov	r3, r7
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d905      	bls.n	8007d3e <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8007d32:	463b      	mov	r3, r7
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	691b      	ldr	r3, [r3, #16]
 8007d38:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007d3c:	e004      	b.n	8007d48 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007d3e:	463b      	mov	r3, r7
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	699b      	ldr	r3, [r3, #24]
 8007d44:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007d48:	463b      	mov	r3, r7
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	7b1b      	ldrb	r3, [r3, #12]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d12c      	bne.n	8007dac <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007d52:	463b      	mov	r3, r7
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	6959      	ldr	r1, [r3, #20]
 8007d58:	463b      	mov	r3, r7
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	88da      	ldrh	r2, [r3, #6]
 8007d5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	1d38      	adds	r0, r7, #4
 8007d66:	6800      	ldr	r0, [r0, #0]
 8007d68:	f001 fa2c 	bl	80091c4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007d6c:	1d3b      	adds	r3, r7, #4
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	617b      	str	r3, [r7, #20]
 8007d72:	1d3b      	adds	r3, r7, #4
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	4413      	add	r3, r2
 8007d82:	617b      	str	r3, [r7, #20]
 8007d84:	463b      	mov	r3, r7
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	011a      	lsls	r2, r3, #4
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007d94:	f107 0310 	add.w	r3, r7, #16
 8007d98:	601a      	str	r2, [r3, #0]
 8007d9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	f107 0310 	add.w	r3, r7, #16
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	801a      	strh	r2, [r3, #0]
 8007da8:	f000 bcdd 	b.w	8008766 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007dac:	463b      	mov	r3, r7
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	78db      	ldrb	r3, [r3, #3]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	f040 8347 	bne.w	8008446 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007db8:	463b      	mov	r3, r7
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	6a1a      	ldr	r2, [r3, #32]
 8007dbe:	463b      	mov	r3, r7
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	f240 82eb 	bls.w	80083a0 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8007dca:	1d3b      	adds	r3, r7, #4
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	463b      	mov	r3, r7
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8007de8:	1d3b      	adds	r3, r7, #4
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	463b      	mov	r3, r7
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	441a      	add	r2, r3
 8007df6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8007dfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007dfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e02:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007e06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007e0e:	463b      	mov	r3, r7
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	6a1a      	ldr	r2, [r3, #32]
 8007e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e18:	1ad2      	subs	r2, r2, r3
 8007e1a:	463b      	mov	r3, r7
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e20:	1d3b      	adds	r3, r7, #4
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	463b      	mov	r3, r7
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4413      	add	r3, r2
 8007e2e:	881b      	ldrh	r3, [r3, #0]
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f000 8159 	beq.w	80080ee <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007e3c:	1d3b      	adds	r3, r7, #4
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	637b      	str	r3, [r7, #52]	; 0x34
 8007e42:	463b      	mov	r3, r7
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	785b      	ldrb	r3, [r3, #1]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d164      	bne.n	8007f16 <USB_EPStartXfer+0x20e>
 8007e4c:	1d3b      	adds	r3, r7, #4
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e52:	1d3b      	adds	r3, r7, #4
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e60:	4413      	add	r3, r2
 8007e62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e64:	463b      	mov	r3, r7
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	011a      	lsls	r2, r3, #4
 8007e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6e:	4413      	add	r3, r2
 8007e70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d112      	bne.n	8007ea4 <USB_EPStartXfer+0x19c>
 8007e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e80:	881b      	ldrh	r3, [r3, #0]
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e8c:	801a      	strh	r2, [r3, #0]
 8007e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea0:	801a      	strh	r2, [r3, #0]
 8007ea2:	e054      	b.n	8007f4e <USB_EPStartXfer+0x246>
 8007ea4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ea8:	2b3e      	cmp	r3, #62	; 0x3e
 8007eaa:	d817      	bhi.n	8007edc <USB_EPStartXfer+0x1d4>
 8007eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007eb0:	085b      	lsrs	r3, r3, #1
 8007eb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007eb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d004      	beq.n	8007ecc <USB_EPStartXfer+0x1c4>
 8007ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	029b      	lsls	r3, r3, #10
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed8:	801a      	strh	r2, [r3, #0]
 8007eda:	e038      	b.n	8007f4e <USB_EPStartXfer+0x246>
 8007edc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ee0:	095b      	lsrs	r3, r3, #5
 8007ee2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007ee6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007eea:	f003 031f 	and.w	r3, r3, #31
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d104      	bne.n	8007efc <USB_EPStartXfer+0x1f4>
 8007ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	029b      	lsls	r3, r3, #10
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f12:	801a      	strh	r2, [r3, #0]
 8007f14:	e01b      	b.n	8007f4e <USB_EPStartXfer+0x246>
 8007f16:	463b      	mov	r3, r7
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	785b      	ldrb	r3, [r3, #1]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d116      	bne.n	8007f4e <USB_EPStartXfer+0x246>
 8007f20:	1d3b      	adds	r3, r7, #4
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f2e:	4413      	add	r3, r2
 8007f30:	637b      	str	r3, [r7, #52]	; 0x34
 8007f32:	463b      	mov	r3, r7
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	011a      	lsls	r2, r3, #4
 8007f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f42:	633b      	str	r3, [r7, #48]	; 0x30
 8007f44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007f4e:	463b      	mov	r3, r7
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	895b      	ldrh	r3, [r3, #10]
 8007f54:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f58:	463b      	mov	r3, r7
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6959      	ldr	r1, [r3, #20]
 8007f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8007f68:	1d38      	adds	r0, r7, #4
 8007f6a:	6800      	ldr	r0, [r0, #0]
 8007f6c:	f001 f92a 	bl	80091c4 <USB_WritePMA>
            ep->xfer_buff += len;
 8007f70:	463b      	mov	r3, r7
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	695a      	ldr	r2, [r3, #20]
 8007f76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f7a:	441a      	add	r2, r3
 8007f7c:	463b      	mov	r3, r7
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007f82:	463b      	mov	r3, r7
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6a1a      	ldr	r2, [r3, #32]
 8007f88:	463b      	mov	r3, r7
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d909      	bls.n	8007fa6 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8007f92:	463b      	mov	r3, r7
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6a1a      	ldr	r2, [r3, #32]
 8007f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007f9c:	1ad2      	subs	r2, r2, r3
 8007f9e:	463b      	mov	r3, r7
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	621a      	str	r2, [r3, #32]
 8007fa4:	e008      	b.n	8007fb8 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8007fa6:	463b      	mov	r3, r7
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	6a1b      	ldr	r3, [r3, #32]
 8007fac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8007fb0:	463b      	mov	r3, r7
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007fb8:	463b      	mov	r3, r7
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	785b      	ldrb	r3, [r3, #1]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d164      	bne.n	800808c <USB_EPStartXfer+0x384>
 8007fc2:	1d3b      	adds	r3, r7, #4
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	61fb      	str	r3, [r7, #28]
 8007fc8:	1d3b      	adds	r3, r7, #4
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	61fb      	str	r3, [r7, #28]
 8007fda:	463b      	mov	r3, r7
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	011a      	lsls	r2, r3, #4
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007fea:	61bb      	str	r3, [r7, #24]
 8007fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d112      	bne.n	800801a <USB_EPStartXfer+0x312>
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007ffe:	b29a      	uxth	r2, r3
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	801a      	strh	r2, [r3, #0]
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800800e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008012:	b29a      	uxth	r2, r3
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	801a      	strh	r2, [r3, #0]
 8008018:	e057      	b.n	80080ca <USB_EPStartXfer+0x3c2>
 800801a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800801e:	2b3e      	cmp	r3, #62	; 0x3e
 8008020:	d817      	bhi.n	8008052 <USB_EPStartXfer+0x34a>
 8008022:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008026:	085b      	lsrs	r3, r3, #1
 8008028:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800802c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	2b00      	cmp	r3, #0
 8008036:	d004      	beq.n	8008042 <USB_EPStartXfer+0x33a>
 8008038:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800803c:	3301      	adds	r3, #1
 800803e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008042:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008046:	b29b      	uxth	r3, r3
 8008048:	029b      	lsls	r3, r3, #10
 800804a:	b29a      	uxth	r2, r3
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	801a      	strh	r2, [r3, #0]
 8008050:	e03b      	b.n	80080ca <USB_EPStartXfer+0x3c2>
 8008052:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008056:	095b      	lsrs	r3, r3, #5
 8008058:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800805c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008060:	f003 031f 	and.w	r3, r3, #31
 8008064:	2b00      	cmp	r3, #0
 8008066:	d104      	bne.n	8008072 <USB_EPStartXfer+0x36a>
 8008068:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800806c:	3b01      	subs	r3, #1
 800806e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008072:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008076:	b29b      	uxth	r3, r3
 8008078:	029b      	lsls	r3, r3, #10
 800807a:	b29b      	uxth	r3, r3
 800807c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008080:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008084:	b29a      	uxth	r2, r3
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	801a      	strh	r2, [r3, #0]
 800808a:	e01e      	b.n	80080ca <USB_EPStartXfer+0x3c2>
 800808c:	463b      	mov	r3, r7
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	785b      	ldrb	r3, [r3, #1]
 8008092:	2b01      	cmp	r3, #1
 8008094:	d119      	bne.n	80080ca <USB_EPStartXfer+0x3c2>
 8008096:	1d3b      	adds	r3, r7, #4
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	627b      	str	r3, [r7, #36]	; 0x24
 800809c:	1d3b      	adds	r3, r7, #4
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	461a      	mov	r2, r3
 80080a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080aa:	4413      	add	r3, r2
 80080ac:	627b      	str	r3, [r7, #36]	; 0x24
 80080ae:	463b      	mov	r3, r7
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	011a      	lsls	r2, r3, #4
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	4413      	add	r3, r2
 80080ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80080be:	623b      	str	r3, [r7, #32]
 80080c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80080ca:	463b      	mov	r3, r7
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	891b      	ldrh	r3, [r3, #8]
 80080d0:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80080d4:	463b      	mov	r3, r7
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	6959      	ldr	r1, [r3, #20]
 80080da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080de:	b29b      	uxth	r3, r3
 80080e0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80080e4:	1d38      	adds	r0, r7, #4
 80080e6:	6800      	ldr	r0, [r0, #0]
 80080e8:	f001 f86c 	bl	80091c4 <USB_WritePMA>
 80080ec:	e33b      	b.n	8008766 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80080ee:	463b      	mov	r3, r7
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	785b      	ldrb	r3, [r3, #1]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d164      	bne.n	80081c2 <USB_EPStartXfer+0x4ba>
 80080f8:	1d3b      	adds	r3, r7, #4
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080fe:	1d3b      	adds	r3, r7, #4
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008106:	b29b      	uxth	r3, r3
 8008108:	461a      	mov	r2, r3
 800810a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800810c:	4413      	add	r3, r2
 800810e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008110:	463b      	mov	r3, r7
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	011a      	lsls	r2, r3, #4
 8008118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800811a:	4413      	add	r3, r2
 800811c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008120:	64bb      	str	r3, [r7, #72]	; 0x48
 8008122:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008126:	2b00      	cmp	r3, #0
 8008128:	d112      	bne.n	8008150 <USB_EPStartXfer+0x448>
 800812a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800812c:	881b      	ldrh	r3, [r3, #0]
 800812e:	b29b      	uxth	r3, r3
 8008130:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008134:	b29a      	uxth	r2, r3
 8008136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008138:	801a      	strh	r2, [r3, #0]
 800813a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800813c:	881b      	ldrh	r3, [r3, #0]
 800813e:	b29b      	uxth	r3, r3
 8008140:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008144:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008148:	b29a      	uxth	r2, r3
 800814a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800814c:	801a      	strh	r2, [r3, #0]
 800814e:	e057      	b.n	8008200 <USB_EPStartXfer+0x4f8>
 8008150:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008154:	2b3e      	cmp	r3, #62	; 0x3e
 8008156:	d817      	bhi.n	8008188 <USB_EPStartXfer+0x480>
 8008158:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800815c:	085b      	lsrs	r3, r3, #1
 800815e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008162:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008166:	f003 0301 	and.w	r3, r3, #1
 800816a:	2b00      	cmp	r3, #0
 800816c:	d004      	beq.n	8008178 <USB_EPStartXfer+0x470>
 800816e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008172:	3301      	adds	r3, #1
 8008174:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008178:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800817c:	b29b      	uxth	r3, r3
 800817e:	029b      	lsls	r3, r3, #10
 8008180:	b29a      	uxth	r2, r3
 8008182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008184:	801a      	strh	r2, [r3, #0]
 8008186:	e03b      	b.n	8008200 <USB_EPStartXfer+0x4f8>
 8008188:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800818c:	095b      	lsrs	r3, r3, #5
 800818e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008192:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008196:	f003 031f 	and.w	r3, r3, #31
 800819a:	2b00      	cmp	r3, #0
 800819c:	d104      	bne.n	80081a8 <USB_EPStartXfer+0x4a0>
 800819e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081a2:	3b01      	subs	r3, #1
 80081a4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80081a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	029b      	lsls	r3, r3, #10
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081be:	801a      	strh	r2, [r3, #0]
 80081c0:	e01e      	b.n	8008200 <USB_EPStartXfer+0x4f8>
 80081c2:	463b      	mov	r3, r7
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	785b      	ldrb	r3, [r3, #1]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d119      	bne.n	8008200 <USB_EPStartXfer+0x4f8>
 80081cc:	1d3b      	adds	r3, r7, #4
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	657b      	str	r3, [r7, #84]	; 0x54
 80081d2:	1d3b      	adds	r3, r7, #4
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081da:	b29b      	uxth	r3, r3
 80081dc:	461a      	mov	r2, r3
 80081de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081e0:	4413      	add	r3, r2
 80081e2:	657b      	str	r3, [r7, #84]	; 0x54
 80081e4:	463b      	mov	r3, r7
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	011a      	lsls	r2, r3, #4
 80081ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081ee:	4413      	add	r3, r2
 80081f0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80081f4:	653b      	str	r3, [r7, #80]	; 0x50
 80081f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081fe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008200:	463b      	mov	r3, r7
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	891b      	ldrh	r3, [r3, #8]
 8008206:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800820a:	463b      	mov	r3, r7
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	6959      	ldr	r1, [r3, #20]
 8008210:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008214:	b29b      	uxth	r3, r3
 8008216:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800821a:	1d38      	adds	r0, r7, #4
 800821c:	6800      	ldr	r0, [r0, #0]
 800821e:	f000 ffd1 	bl	80091c4 <USB_WritePMA>
            ep->xfer_buff += len;
 8008222:	463b      	mov	r3, r7
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	695a      	ldr	r2, [r3, #20]
 8008228:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800822c:	441a      	add	r2, r3
 800822e:	463b      	mov	r3, r7
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008234:	463b      	mov	r3, r7
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	6a1a      	ldr	r2, [r3, #32]
 800823a:	463b      	mov	r3, r7
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	429a      	cmp	r2, r3
 8008242:	d909      	bls.n	8008258 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8008244:	463b      	mov	r3, r7
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6a1a      	ldr	r2, [r3, #32]
 800824a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800824e:	1ad2      	subs	r2, r2, r3
 8008250:	463b      	mov	r3, r7
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	621a      	str	r2, [r3, #32]
 8008256:	e008      	b.n	800826a <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8008258:	463b      	mov	r3, r7
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6a1b      	ldr	r3, [r3, #32]
 800825e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008262:	463b      	mov	r3, r7
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2200      	movs	r2, #0
 8008268:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800826a:	1d3b      	adds	r3, r7, #4
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	647b      	str	r3, [r7, #68]	; 0x44
 8008270:	463b      	mov	r3, r7
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	785b      	ldrb	r3, [r3, #1]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d164      	bne.n	8008344 <USB_EPStartXfer+0x63c>
 800827a:	1d3b      	adds	r3, r7, #4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008280:	1d3b      	adds	r3, r7, #4
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008288:	b29b      	uxth	r3, r3
 800828a:	461a      	mov	r2, r3
 800828c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800828e:	4413      	add	r3, r2
 8008290:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008292:	463b      	mov	r3, r7
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	011a      	lsls	r2, r3, #4
 800829a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800829c:	4413      	add	r3, r2
 800829e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80082a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80082a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d112      	bne.n	80082d2 <USB_EPStartXfer+0x5ca>
 80082ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ae:	881b      	ldrh	r3, [r3, #0]
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80082b6:	b29a      	uxth	r2, r3
 80082b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ba:	801a      	strh	r2, [r3, #0]
 80082bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082be:	881b      	ldrh	r3, [r3, #0]
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082ca:	b29a      	uxth	r2, r3
 80082cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ce:	801a      	strh	r2, [r3, #0]
 80082d0:	e054      	b.n	800837c <USB_EPStartXfer+0x674>
 80082d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082d6:	2b3e      	cmp	r3, #62	; 0x3e
 80082d8:	d817      	bhi.n	800830a <USB_EPStartXfer+0x602>
 80082da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082de:	085b      	lsrs	r3, r3, #1
 80082e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80082e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082e8:	f003 0301 	and.w	r3, r3, #1
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d004      	beq.n	80082fa <USB_EPStartXfer+0x5f2>
 80082f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082f4:	3301      	adds	r3, #1
 80082f6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80082fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082fe:	b29b      	uxth	r3, r3
 8008300:	029b      	lsls	r3, r3, #10
 8008302:	b29a      	uxth	r2, r3
 8008304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008306:	801a      	strh	r2, [r3, #0]
 8008308:	e038      	b.n	800837c <USB_EPStartXfer+0x674>
 800830a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800830e:	095b      	lsrs	r3, r3, #5
 8008310:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008314:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008318:	f003 031f 	and.w	r3, r3, #31
 800831c:	2b00      	cmp	r3, #0
 800831e:	d104      	bne.n	800832a <USB_EPStartXfer+0x622>
 8008320:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008324:	3b01      	subs	r3, #1
 8008326:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800832a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800832e:	b29b      	uxth	r3, r3
 8008330:	029b      	lsls	r3, r3, #10
 8008332:	b29b      	uxth	r3, r3
 8008334:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008338:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800833c:	b29a      	uxth	r2, r3
 800833e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008340:	801a      	strh	r2, [r3, #0]
 8008342:	e01b      	b.n	800837c <USB_EPStartXfer+0x674>
 8008344:	463b      	mov	r3, r7
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	785b      	ldrb	r3, [r3, #1]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d116      	bne.n	800837c <USB_EPStartXfer+0x674>
 800834e:	1d3b      	adds	r3, r7, #4
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008356:	b29b      	uxth	r3, r3
 8008358:	461a      	mov	r2, r3
 800835a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800835c:	4413      	add	r3, r2
 800835e:	647b      	str	r3, [r7, #68]	; 0x44
 8008360:	463b      	mov	r3, r7
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	011a      	lsls	r2, r3, #4
 8008368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800836a:	4413      	add	r3, r2
 800836c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008370:	643b      	str	r3, [r7, #64]	; 0x40
 8008372:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008376:	b29a      	uxth	r2, r3
 8008378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800837a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800837c:	463b      	mov	r3, r7
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	895b      	ldrh	r3, [r3, #10]
 8008382:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008386:	463b      	mov	r3, r7
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	6959      	ldr	r1, [r3, #20]
 800838c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008390:	b29b      	uxth	r3, r3
 8008392:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008396:	1d38      	adds	r0, r7, #4
 8008398:	6800      	ldr	r0, [r0, #0]
 800839a:	f000 ff13 	bl	80091c4 <USB_WritePMA>
 800839e:	e1e2      	b.n	8008766 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80083a0:	463b      	mov	r3, r7
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	6a1b      	ldr	r3, [r3, #32]
 80083a6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80083aa:	1d3b      	adds	r3, r7, #4
 80083ac:	681a      	ldr	r2, [r3, #0]
 80083ae:	463b      	mov	r3, r7
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	4413      	add	r3, r2
 80083b8:	881b      	ldrh	r3, [r3, #0]
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80083c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083c4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80083c8:	1d3b      	adds	r3, r7, #4
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	463b      	mov	r3, r7
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	441a      	add	r2, r3
 80083d6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80083da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80083ee:	1d3b      	adds	r3, r7, #4
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	663b      	str	r3, [r7, #96]	; 0x60
 80083f4:	1d3b      	adds	r3, r7, #4
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	461a      	mov	r2, r3
 8008400:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008402:	4413      	add	r3, r2
 8008404:	663b      	str	r3, [r7, #96]	; 0x60
 8008406:	463b      	mov	r3, r7
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	011a      	lsls	r2, r3, #4
 800840e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008410:	4413      	add	r3, r2
 8008412:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008416:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008418:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800841c:	b29a      	uxth	r2, r3
 800841e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008420:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008422:	463b      	mov	r3, r7
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	891b      	ldrh	r3, [r3, #8]
 8008428:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800842c:	463b      	mov	r3, r7
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6959      	ldr	r1, [r3, #20]
 8008432:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008436:	b29b      	uxth	r3, r3
 8008438:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800843c:	1d38      	adds	r0, r7, #4
 800843e:	6800      	ldr	r0, [r0, #0]
 8008440:	f000 fec0 	bl	80091c4 <USB_WritePMA>
 8008444:	e18f      	b.n	8008766 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008446:	1d3b      	adds	r3, r7, #4
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	463b      	mov	r3, r7
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	4413      	add	r3, r2
 8008454:	881b      	ldrh	r3, [r3, #0]
 8008456:	b29b      	uxth	r3, r3
 8008458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800845c:	2b00      	cmp	r3, #0
 800845e:	f000 808f 	beq.w	8008580 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008462:	1d3b      	adds	r3, r7, #4
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	67bb      	str	r3, [r7, #120]	; 0x78
 8008468:	463b      	mov	r3, r7
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	785b      	ldrb	r3, [r3, #1]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d164      	bne.n	800853c <USB_EPStartXfer+0x834>
 8008472:	1d3b      	adds	r3, r7, #4
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	673b      	str	r3, [r7, #112]	; 0x70
 8008478:	1d3b      	adds	r3, r7, #4
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008480:	b29b      	uxth	r3, r3
 8008482:	461a      	mov	r2, r3
 8008484:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008486:	4413      	add	r3, r2
 8008488:	673b      	str	r3, [r7, #112]	; 0x70
 800848a:	463b      	mov	r3, r7
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	011a      	lsls	r2, r3, #4
 8008492:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008494:	4413      	add	r3, r2
 8008496:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800849a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800849c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d112      	bne.n	80084ca <USB_EPStartXfer+0x7c2>
 80084a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b2:	801a      	strh	r2, [r3, #0]
 80084b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b6:	881b      	ldrh	r3, [r3, #0]
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084c2:	b29a      	uxth	r2, r3
 80084c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084c6:	801a      	strh	r2, [r3, #0]
 80084c8:	e054      	b.n	8008574 <USB_EPStartXfer+0x86c>
 80084ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084ce:	2b3e      	cmp	r3, #62	; 0x3e
 80084d0:	d817      	bhi.n	8008502 <USB_EPStartXfer+0x7fa>
 80084d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084d6:	085b      	lsrs	r3, r3, #1
 80084d8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80084dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084e0:	f003 0301 	and.w	r3, r3, #1
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d004      	beq.n	80084f2 <USB_EPStartXfer+0x7ea>
 80084e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ec:	3301      	adds	r3, #1
 80084ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80084f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	029b      	lsls	r3, r3, #10
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084fe:	801a      	strh	r2, [r3, #0]
 8008500:	e038      	b.n	8008574 <USB_EPStartXfer+0x86c>
 8008502:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008506:	095b      	lsrs	r3, r3, #5
 8008508:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800850c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008510:	f003 031f 	and.w	r3, r3, #31
 8008514:	2b00      	cmp	r3, #0
 8008516:	d104      	bne.n	8008522 <USB_EPStartXfer+0x81a>
 8008518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800851c:	3b01      	subs	r3, #1
 800851e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008526:	b29b      	uxth	r3, r3
 8008528:	029b      	lsls	r3, r3, #10
 800852a:	b29b      	uxth	r3, r3
 800852c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008530:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008534:	b29a      	uxth	r2, r3
 8008536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008538:	801a      	strh	r2, [r3, #0]
 800853a:	e01b      	b.n	8008574 <USB_EPStartXfer+0x86c>
 800853c:	463b      	mov	r3, r7
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	785b      	ldrb	r3, [r3, #1]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d116      	bne.n	8008574 <USB_EPStartXfer+0x86c>
 8008546:	1d3b      	adds	r3, r7, #4
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800854e:	b29b      	uxth	r3, r3
 8008550:	461a      	mov	r2, r3
 8008552:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008554:	4413      	add	r3, r2
 8008556:	67bb      	str	r3, [r7, #120]	; 0x78
 8008558:	463b      	mov	r3, r7
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	011a      	lsls	r2, r3, #4
 8008560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008562:	4413      	add	r3, r2
 8008564:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008568:	677b      	str	r3, [r7, #116]	; 0x74
 800856a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800856e:	b29a      	uxth	r2, r3
 8008570:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008572:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008574:	463b      	mov	r3, r7
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	895b      	ldrh	r3, [r3, #10]
 800857a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 800857e:	e097      	b.n	80086b0 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008580:	463b      	mov	r3, r7
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	785b      	ldrb	r3, [r3, #1]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d168      	bne.n	800865c <USB_EPStartXfer+0x954>
 800858a:	1d3b      	adds	r3, r7, #4
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008592:	1d3b      	adds	r3, r7, #4
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800859a:	b29b      	uxth	r3, r3
 800859c:	461a      	mov	r2, r3
 800859e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80085a2:	4413      	add	r3, r2
 80085a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80085a8:	463b      	mov	r3, r7
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	011a      	lsls	r2, r3, #4
 80085b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80085b4:	4413      	add	r3, r2
 80085b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80085ba:	67fb      	str	r3, [r7, #124]	; 0x7c
 80085bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d112      	bne.n	80085ea <USB_EPStartXfer+0x8e2>
 80085c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80085c6:	881b      	ldrh	r3, [r3, #0]
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80085d2:	801a      	strh	r2, [r3, #0]
 80085d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80085d6:	881b      	ldrh	r3, [r3, #0]
 80085d8:	b29b      	uxth	r3, r3
 80085da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80085e6:	801a      	strh	r2, [r3, #0]
 80085e8:	e05d      	b.n	80086a6 <USB_EPStartXfer+0x99e>
 80085ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80085ee:	2b3e      	cmp	r3, #62	; 0x3e
 80085f0:	d817      	bhi.n	8008622 <USB_EPStartXfer+0x91a>
 80085f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80085f6:	085b      	lsrs	r3, r3, #1
 80085f8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80085fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008600:	f003 0301 	and.w	r3, r3, #1
 8008604:	2b00      	cmp	r3, #0
 8008606:	d004      	beq.n	8008612 <USB_EPStartXfer+0x90a>
 8008608:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800860c:	3301      	adds	r3, #1
 800860e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008612:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008616:	b29b      	uxth	r3, r3
 8008618:	029b      	lsls	r3, r3, #10
 800861a:	b29a      	uxth	r2, r3
 800861c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800861e:	801a      	strh	r2, [r3, #0]
 8008620:	e041      	b.n	80086a6 <USB_EPStartXfer+0x99e>
 8008622:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008626:	095b      	lsrs	r3, r3, #5
 8008628:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800862c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008630:	f003 031f 	and.w	r3, r3, #31
 8008634:	2b00      	cmp	r3, #0
 8008636:	d104      	bne.n	8008642 <USB_EPStartXfer+0x93a>
 8008638:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800863c:	3b01      	subs	r3, #1
 800863e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008642:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008646:	b29b      	uxth	r3, r3
 8008648:	029b      	lsls	r3, r3, #10
 800864a:	b29b      	uxth	r3, r3
 800864c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008650:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008654:	b29a      	uxth	r2, r3
 8008656:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008658:	801a      	strh	r2, [r3, #0]
 800865a:	e024      	b.n	80086a6 <USB_EPStartXfer+0x99e>
 800865c:	463b      	mov	r3, r7
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	785b      	ldrb	r3, [r3, #1]
 8008662:	2b01      	cmp	r3, #1
 8008664:	d11f      	bne.n	80086a6 <USB_EPStartXfer+0x99e>
 8008666:	1d3b      	adds	r3, r7, #4
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800866e:	1d3b      	adds	r3, r7, #4
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008676:	b29b      	uxth	r3, r3
 8008678:	461a      	mov	r2, r3
 800867a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800867e:	4413      	add	r3, r2
 8008680:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008684:	463b      	mov	r3, r7
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	011a      	lsls	r2, r3, #4
 800868c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008690:	4413      	add	r3, r2
 8008692:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008696:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800869a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800869e:	b29a      	uxth	r2, r3
 80086a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80086a4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80086a6:	463b      	mov	r3, r7
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	891b      	ldrh	r3, [r3, #8]
 80086ac:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086b0:	463b      	mov	r3, r7
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6959      	ldr	r1, [r3, #20]
 80086b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80086c0:	1d38      	adds	r0, r7, #4
 80086c2:	6800      	ldr	r0, [r0, #0]
 80086c4:	f000 fd7e 	bl	80091c4 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80086c8:	463b      	mov	r3, r7
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	785b      	ldrb	r3, [r3, #1]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d122      	bne.n	8008718 <USB_EPStartXfer+0xa10>
 80086d2:	1d3b      	adds	r3, r7, #4
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	463b      	mov	r3, r7
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	4413      	add	r3, r2
 80086e0:	881b      	ldrh	r3, [r3, #0]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086ec:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80086f0:	1d3b      	adds	r3, r7, #4
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	463b      	mov	r3, r7
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	441a      	add	r2, r3
 80086fe:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8008702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800870a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800870e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008712:	b29b      	uxth	r3, r3
 8008714:	8013      	strh	r3, [r2, #0]
 8008716:	e026      	b.n	8008766 <USB_EPStartXfer+0xa5e>
 8008718:	463b      	mov	r3, r7
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	785b      	ldrb	r3, [r3, #1]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d121      	bne.n	8008766 <USB_EPStartXfer+0xa5e>
 8008722:	1d3b      	adds	r3, r7, #4
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	463b      	mov	r3, r7
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4413      	add	r3, r2
 8008730:	881b      	ldrh	r3, [r3, #0]
 8008732:	b29b      	uxth	r3, r3
 8008734:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008738:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800873c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8008740:	1d3b      	adds	r3, r7, #4
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	463b      	mov	r3, r7
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	441a      	add	r2, r3
 800874e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8008752:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008756:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800875a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800875e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008762:	b29b      	uxth	r3, r3
 8008764:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008766:	1d3b      	adds	r3, r7, #4
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	463b      	mov	r3, r7
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	881b      	ldrh	r3, [r3, #0]
 8008776:	b29b      	uxth	r3, r3
 8008778:	f107 020e 	add.w	r2, r7, #14
 800877c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008780:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008784:	8013      	strh	r3, [r2, #0]
 8008786:	f107 030e 	add.w	r3, r7, #14
 800878a:	f107 020e 	add.w	r2, r7, #14
 800878e:	8812      	ldrh	r2, [r2, #0]
 8008790:	f082 0210 	eor.w	r2, r2, #16
 8008794:	801a      	strh	r2, [r3, #0]
 8008796:	f107 030e 	add.w	r3, r7, #14
 800879a:	f107 020e 	add.w	r2, r7, #14
 800879e:	8812      	ldrh	r2, [r2, #0]
 80087a0:	f082 0220 	eor.w	r2, r2, #32
 80087a4:	801a      	strh	r2, [r3, #0]
 80087a6:	1d3b      	adds	r3, r7, #4
 80087a8:	681a      	ldr	r2, [r3, #0]
 80087aa:	463b      	mov	r3, r7
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	441a      	add	r2, r3
 80087b4:	f107 030e 	add.w	r3, r7, #14
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	8013      	strh	r3, [r2, #0]
 80087ce:	e3b5      	b.n	8008f3c <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80087d0:	463b      	mov	r3, r7
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	7b1b      	ldrb	r3, [r3, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	f040 8090 	bne.w	80088fc <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80087dc:	463b      	mov	r3, r7
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	699a      	ldr	r2, [r3, #24]
 80087e2:	463b      	mov	r3, r7
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d90e      	bls.n	800880a <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80087ec:	463b      	mov	r3, r7
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80087f6:	463b      	mov	r3, r7
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	699a      	ldr	r2, [r3, #24]
 80087fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008800:	1ad2      	subs	r2, r2, r3
 8008802:	463b      	mov	r3, r7
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	619a      	str	r2, [r3, #24]
 8008808:	e008      	b.n	800881c <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 800880a:	463b      	mov	r3, r7
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8008814:	463b      	mov	r3, r7
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2200      	movs	r2, #0
 800881a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800881c:	1d3b      	adds	r3, r7, #4
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008824:	1d3b      	adds	r3, r7, #4
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800882c:	b29b      	uxth	r3, r3
 800882e:	461a      	mov	r2, r3
 8008830:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008834:	4413      	add	r3, r2
 8008836:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800883a:	463b      	mov	r3, r7
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	011a      	lsls	r2, r3, #4
 8008842:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008846:	4413      	add	r3, r2
 8008848:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800884c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008850:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d116      	bne.n	8008886 <USB_EPStartXfer+0xb7e>
 8008858:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800885c:	881b      	ldrh	r3, [r3, #0]
 800885e:	b29b      	uxth	r3, r3
 8008860:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008864:	b29a      	uxth	r2, r3
 8008866:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800886a:	801a      	strh	r2, [r3, #0]
 800886c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008870:	881b      	ldrh	r3, [r3, #0]
 8008872:	b29b      	uxth	r3, r3
 8008874:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008878:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800887c:	b29a      	uxth	r2, r3
 800887e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008882:	801a      	strh	r2, [r3, #0]
 8008884:	e32c      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
 8008886:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800888a:	2b3e      	cmp	r3, #62	; 0x3e
 800888c:	d818      	bhi.n	80088c0 <USB_EPStartXfer+0xbb8>
 800888e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008892:	085b      	lsrs	r3, r3, #1
 8008894:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008898:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d004      	beq.n	80088ae <USB_EPStartXfer+0xba6>
 80088a4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80088a8:	3301      	adds	r3, #1
 80088aa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80088ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	029b      	lsls	r3, r3, #10
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088bc:	801a      	strh	r2, [r3, #0]
 80088be:	e30f      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
 80088c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088c4:	095b      	lsrs	r3, r3, #5
 80088c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80088ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088ce:	f003 031f 	and.w	r3, r3, #31
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d104      	bne.n	80088e0 <USB_EPStartXfer+0xbd8>
 80088d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80088da:	3b01      	subs	r3, #1
 80088dc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80088e0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	029b      	lsls	r3, r3, #10
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088f8:	801a      	strh	r2, [r3, #0]
 80088fa:	e2f1      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80088fc:	463b      	mov	r3, r7
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	78db      	ldrb	r3, [r3, #3]
 8008902:	2b02      	cmp	r3, #2
 8008904:	f040 818f 	bne.w	8008c26 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008908:	463b      	mov	r3, r7
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	785b      	ldrb	r3, [r3, #1]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d175      	bne.n	80089fe <USB_EPStartXfer+0xcf6>
 8008912:	1d3b      	adds	r3, r7, #4
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800891a:	1d3b      	adds	r3, r7, #4
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008922:	b29b      	uxth	r3, r3
 8008924:	461a      	mov	r2, r3
 8008926:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800892a:	4413      	add	r3, r2
 800892c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008930:	463b      	mov	r3, r7
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	011a      	lsls	r2, r3, #4
 8008938:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800893c:	4413      	add	r3, r2
 800893e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008942:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008946:	463b      	mov	r3, r7
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d116      	bne.n	800897e <USB_EPStartXfer+0xc76>
 8008950:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008954:	881b      	ldrh	r3, [r3, #0]
 8008956:	b29b      	uxth	r3, r3
 8008958:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800895c:	b29a      	uxth	r2, r3
 800895e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008962:	801a      	strh	r2, [r3, #0]
 8008964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008968:	881b      	ldrh	r3, [r3, #0]
 800896a:	b29b      	uxth	r3, r3
 800896c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008970:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008974:	b29a      	uxth	r2, r3
 8008976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800897a:	801a      	strh	r2, [r3, #0]
 800897c:	e065      	b.n	8008a4a <USB_EPStartXfer+0xd42>
 800897e:	463b      	mov	r3, r7
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	2b3e      	cmp	r3, #62	; 0x3e
 8008986:	d81a      	bhi.n	80089be <USB_EPStartXfer+0xcb6>
 8008988:	463b      	mov	r3, r7
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	691b      	ldr	r3, [r3, #16]
 800898e:	085b      	lsrs	r3, r3, #1
 8008990:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008994:	463b      	mov	r3, r7
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d004      	beq.n	80089ac <USB_EPStartXfer+0xca4>
 80089a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80089a6:	3301      	adds	r3, #1
 80089a8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80089ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	029b      	lsls	r3, r3, #10
 80089b4:	b29a      	uxth	r2, r3
 80089b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80089ba:	801a      	strh	r2, [r3, #0]
 80089bc:	e045      	b.n	8008a4a <USB_EPStartXfer+0xd42>
 80089be:	463b      	mov	r3, r7
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	095b      	lsrs	r3, r3, #5
 80089c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80089ca:	463b      	mov	r3, r7
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	f003 031f 	and.w	r3, r3, #31
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d104      	bne.n	80089e2 <USB_EPStartXfer+0xcda>
 80089d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80089dc:	3b01      	subs	r3, #1
 80089de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80089e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	029b      	lsls	r3, r3, #10
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80089fa:	801a      	strh	r2, [r3, #0]
 80089fc:	e025      	b.n	8008a4a <USB_EPStartXfer+0xd42>
 80089fe:	463b      	mov	r3, r7
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	785b      	ldrb	r3, [r3, #1]
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d120      	bne.n	8008a4a <USB_EPStartXfer+0xd42>
 8008a08:	1d3b      	adds	r3, r7, #4
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a10:	1d3b      	adds	r3, r7, #4
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008a20:	4413      	add	r3, r2
 8008a22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008a26:	463b      	mov	r3, r7
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	011a      	lsls	r2, r3, #4
 8008a2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008a32:	4413      	add	r3, r2
 8008a34:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a3c:	463b      	mov	r3, r7
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008a48:	801a      	strh	r2, [r3, #0]
 8008a4a:	1d3b      	adds	r3, r7, #4
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008a52:	463b      	mov	r3, r7
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	785b      	ldrb	r3, [r3, #1]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d175      	bne.n	8008b48 <USB_EPStartXfer+0xe40>
 8008a5c:	1d3b      	adds	r3, r7, #4
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008a64:	1d3b      	adds	r3, r7, #4
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a6c:	b29b      	uxth	r3, r3
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a74:	4413      	add	r3, r2
 8008a76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008a7a:	463b      	mov	r3, r7
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	011a      	lsls	r2, r3, #4
 8008a82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a86:	4413      	add	r3, r2
 8008a88:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008a90:	463b      	mov	r3, r7
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d116      	bne.n	8008ac8 <USB_EPStartXfer+0xdc0>
 8008a9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008a9e:	881b      	ldrh	r3, [r3, #0]
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008aac:	801a      	strh	r2, [r3, #0]
 8008aae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ab2:	881b      	ldrh	r3, [r3, #0]
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008abe:	b29a      	uxth	r2, r3
 8008ac0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ac4:	801a      	strh	r2, [r3, #0]
 8008ac6:	e061      	b.n	8008b8c <USB_EPStartXfer+0xe84>
 8008ac8:	463b      	mov	r3, r7
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	2b3e      	cmp	r3, #62	; 0x3e
 8008ad0:	d81a      	bhi.n	8008b08 <USB_EPStartXfer+0xe00>
 8008ad2:	463b      	mov	r3, r7
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	691b      	ldr	r3, [r3, #16]
 8008ad8:	085b      	lsrs	r3, r3, #1
 8008ada:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008ade:	463b      	mov	r3, r7
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d004      	beq.n	8008af6 <USB_EPStartXfer+0xdee>
 8008aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af0:	3301      	adds	r3, #1
 8008af2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	029b      	lsls	r3, r3, #10
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b04:	801a      	strh	r2, [r3, #0]
 8008b06:	e041      	b.n	8008b8c <USB_EPStartXfer+0xe84>
 8008b08:	463b      	mov	r3, r7
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	691b      	ldr	r3, [r3, #16]
 8008b0e:	095b      	lsrs	r3, r3, #5
 8008b10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b14:	463b      	mov	r3, r7
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	f003 031f 	and.w	r3, r3, #31
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d104      	bne.n	8008b2c <USB_EPStartXfer+0xe24>
 8008b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b26:	3b01      	subs	r3, #1
 8008b28:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	029b      	lsls	r3, r3, #10
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b44:	801a      	strh	r2, [r3, #0]
 8008b46:	e021      	b.n	8008b8c <USB_EPStartXfer+0xe84>
 8008b48:	463b      	mov	r3, r7
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	785b      	ldrb	r3, [r3, #1]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d11c      	bne.n	8008b8c <USB_EPStartXfer+0xe84>
 8008b52:	1d3b      	adds	r3, r7, #4
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008b62:	4413      	add	r3, r2
 8008b64:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008b68:	463b      	mov	r3, r7
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	011a      	lsls	r2, r3, #4
 8008b70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008b74:	4413      	add	r3, r2
 8008b76:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008b7e:	463b      	mov	r3, r7
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008b8a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008b8c:	463b      	mov	r3, r7
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 81a4 	beq.w	8008ee0 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008b98:	1d3b      	adds	r3, r7, #4
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	463b      	mov	r3, r7
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	4413      	add	r3, r2
 8008ba6:	881b      	ldrh	r3, [r3, #0]
 8008ba8:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008bac:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d005      	beq.n	8008bc4 <USB_EPStartXfer+0xebc>
 8008bb8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10d      	bne.n	8008be0 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008bc4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008bc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f040 8187 	bne.w	8008ee0 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008bd2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f040 8180 	bne.w	8008ee0 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8008be0:	1d3b      	adds	r3, r7, #4
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	463b      	mov	r3, r7
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	4413      	add	r3, r2
 8008bee:	881b      	ldrh	r3, [r3, #0]
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bfa:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8008bfe:	1d3b      	adds	r3, r7, #4
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	463b      	mov	r3, r7
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	441a      	add	r2, r3
 8008c0c:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8008c10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	8013      	strh	r3, [r2, #0]
 8008c24:	e15c      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008c26:	463b      	mov	r3, r7
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	78db      	ldrb	r3, [r3, #3]
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	f040 8155 	bne.w	8008edc <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008c32:	463b      	mov	r3, r7
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	699a      	ldr	r2, [r3, #24]
 8008c38:	463b      	mov	r3, r7
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d90e      	bls.n	8008c60 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8008c42:	463b      	mov	r3, r7
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8008c4c:	463b      	mov	r3, r7
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	699a      	ldr	r2, [r3, #24]
 8008c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c56:	1ad2      	subs	r2, r2, r3
 8008c58:	463b      	mov	r3, r7
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	619a      	str	r2, [r3, #24]
 8008c5e:	e008      	b.n	8008c72 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8008c60:	463b      	mov	r3, r7
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8008c6a:	463b      	mov	r3, r7
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008c72:	463b      	mov	r3, r7
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	785b      	ldrb	r3, [r3, #1]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d16f      	bne.n	8008d5c <USB_EPStartXfer+0x1054>
 8008c7c:	1d3b      	adds	r3, r7, #4
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c84:	1d3b      	adds	r3, r7, #4
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	461a      	mov	r2, r3
 8008c90:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008c94:	4413      	add	r3, r2
 8008c96:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c9a:	463b      	mov	r3, r7
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	011a      	lsls	r2, r3, #4
 8008ca2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008cac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008cb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d116      	bne.n	8008ce6 <USB_EPStartXfer+0xfde>
 8008cb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008cbc:	881b      	ldrh	r3, [r3, #0]
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008cca:	801a      	strh	r2, [r3, #0]
 8008ccc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008ce2:	801a      	strh	r2, [r3, #0]
 8008ce4:	e05f      	b.n	8008da6 <USB_EPStartXfer+0x109e>
 8008ce6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cea:	2b3e      	cmp	r3, #62	; 0x3e
 8008cec:	d818      	bhi.n	8008d20 <USB_EPStartXfer+0x1018>
 8008cee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cf2:	085b      	lsrs	r3, r3, #1
 8008cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008cf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cfc:	f003 0301 	and.w	r3, r3, #1
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <USB_EPStartXfer+0x1006>
 8008d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d08:	3301      	adds	r3, #1
 8008d0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	029b      	lsls	r3, r3, #10
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008d1c:	801a      	strh	r2, [r3, #0]
 8008d1e:	e042      	b.n	8008da6 <USB_EPStartXfer+0x109e>
 8008d20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d24:	095b      	lsrs	r3, r3, #5
 8008d26:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d2e:	f003 031f 	and.w	r3, r3, #31
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d104      	bne.n	8008d40 <USB_EPStartXfer+0x1038>
 8008d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	029b      	lsls	r3, r3, #10
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d52:	b29a      	uxth	r2, r3
 8008d54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008d58:	801a      	strh	r2, [r3, #0]
 8008d5a:	e024      	b.n	8008da6 <USB_EPStartXfer+0x109e>
 8008d5c:	463b      	mov	r3, r7
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	785b      	ldrb	r3, [r3, #1]
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d11f      	bne.n	8008da6 <USB_EPStartXfer+0x109e>
 8008d66:	1d3b      	adds	r3, r7, #4
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008d6e:	1d3b      	adds	r3, r7, #4
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	461a      	mov	r2, r3
 8008d7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d7e:	4413      	add	r3, r2
 8008d80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008d84:	463b      	mov	r3, r7
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	011a      	lsls	r2, r3, #4
 8008d8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d90:	4413      	add	r3, r2
 8008d92:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008d9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008da4:	801a      	strh	r2, [r3, #0]
 8008da6:	1d3b      	adds	r3, r7, #4
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008dae:	463b      	mov	r3, r7
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	785b      	ldrb	r3, [r3, #1]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d16f      	bne.n	8008e98 <USB_EPStartXfer+0x1190>
 8008db8:	1d3b      	adds	r3, r7, #4
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dc0:	1d3b      	adds	r3, r7, #4
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	461a      	mov	r2, r3
 8008dcc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dd6:	463b      	mov	r3, r7
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	011a      	lsls	r2, r3, #4
 8008dde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008de2:	4413      	add	r3, r2
 8008de4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008de8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008dec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d116      	bne.n	8008e22 <USB_EPStartXfer+0x111a>
 8008df4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008df8:	881b      	ldrh	r3, [r3, #0]
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e06:	801a      	strh	r2, [r3, #0]
 8008e08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e0c:	881b      	ldrh	r3, [r3, #0]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e18:	b29a      	uxth	r2, r3
 8008e1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e1e:	801a      	strh	r2, [r3, #0]
 8008e20:	e05e      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
 8008e22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e26:	2b3e      	cmp	r3, #62	; 0x3e
 8008e28:	d818      	bhi.n	8008e5c <USB_EPStartXfer+0x1154>
 8008e2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e2e:	085b      	lsrs	r3, r3, #1
 8008e30:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e38:	f003 0301 	and.w	r3, r3, #1
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d004      	beq.n	8008e4a <USB_EPStartXfer+0x1142>
 8008e40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e44:	3301      	adds	r3, #1
 8008e46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	029b      	lsls	r3, r3, #10
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e58:	801a      	strh	r2, [r3, #0]
 8008e5a:	e041      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
 8008e5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e60:	095b      	lsrs	r3, r3, #5
 8008e62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008e66:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e6a:	f003 031f 	and.w	r3, r3, #31
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d104      	bne.n	8008e7c <USB_EPStartXfer+0x1174>
 8008e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e76:	3b01      	subs	r3, #1
 8008e78:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008e7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e80:	b29b      	uxth	r3, r3
 8008e82:	029b      	lsls	r3, r3, #10
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8008e94:	801a      	strh	r2, [r3, #0]
 8008e96:	e023      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
 8008e98:	463b      	mov	r3, r7
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	785b      	ldrb	r3, [r3, #1]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d11e      	bne.n	8008ee0 <USB_EPStartXfer+0x11d8>
 8008ea2:	1d3b      	adds	r3, r7, #4
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	461a      	mov	r2, r3
 8008eae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008eb2:	4413      	add	r3, r2
 8008eb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008eb8:	463b      	mov	r3, r7
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	011a      	lsls	r2, r3, #4
 8008ec0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008ec4:	4413      	add	r3, r2
 8008ec6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008eca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ece:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008ed8:	801a      	strh	r2, [r3, #0]
 8008eda:	e001      	b.n	8008ee0 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e02e      	b.n	8008f3e <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008ee0:	1d3b      	adds	r3, r7, #4
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	463b      	mov	r3, r7
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	4413      	add	r3, r2
 8008eee:	881b      	ldrh	r3, [r3, #0]
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ef6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008efa:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008efe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008f02:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008f06:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008f0a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008f0e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008f12:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008f16:	1d3b      	adds	r3, r7, #4
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	463b      	mov	r3, r7
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	441a      	add	r2, r3
 8008f24:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008f28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d020      	beq.n	8008f9c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	4413      	add	r3, r2
 8008f64:	881b      	ldrh	r3, [r3, #0]
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f70:	81bb      	strh	r3, [r7, #12]
 8008f72:	89bb      	ldrh	r3, [r7, #12]
 8008f74:	f083 0310 	eor.w	r3, r3, #16
 8008f78:	81bb      	strh	r3, [r7, #12]
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	441a      	add	r2, r3
 8008f84:	89bb      	ldrh	r3, [r7, #12]
 8008f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	8013      	strh	r3, [r2, #0]
 8008f9a:	e01f      	b.n	8008fdc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	4413      	add	r3, r2
 8008fa6:	881b      	ldrh	r3, [r3, #0]
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fb2:	81fb      	strh	r3, [r7, #14]
 8008fb4:	89fb      	ldrh	r3, [r7, #14]
 8008fb6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008fba:	81fb      	strh	r3, [r7, #14]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	441a      	add	r2, r3
 8008fc6:	89fb      	ldrh	r3, [r7, #14]
 8008fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3714      	adds	r7, #20
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bc80      	pop	{r7}
 8008fe6:	4770      	bx	lr

08008fe8 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b087      	sub	sp, #28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	7b1b      	ldrb	r3, [r3, #12]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f040 809d 	bne.w	8009136 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	785b      	ldrb	r3, [r3, #1]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d04c      	beq.n	800909e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	781b      	ldrb	r3, [r3, #0]
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	4413      	add	r3, r2
 800900e:	881b      	ldrh	r3, [r3, #0]
 8009010:	823b      	strh	r3, [r7, #16]
 8009012:	8a3b      	ldrh	r3, [r7, #16]
 8009014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009018:	2b00      	cmp	r3, #0
 800901a:	d01b      	beq.n	8009054 <USB_EPClearStall+0x6c>
 800901c:	687a      	ldr	r2, [r7, #4]
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	881b      	ldrh	r3, [r3, #0]
 8009028:	b29b      	uxth	r3, r3
 800902a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800902e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009032:	81fb      	strh	r3, [r7, #14]
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	781b      	ldrb	r3, [r3, #0]
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	441a      	add	r2, r3
 800903e:	89fb      	ldrh	r3, [r7, #14]
 8009040:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009044:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009048:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800904c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009050:	b29b      	uxth	r3, r3
 8009052:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	78db      	ldrb	r3, [r3, #3]
 8009058:	2b01      	cmp	r3, #1
 800905a:	d06c      	beq.n	8009136 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	881b      	ldrh	r3, [r3, #0]
 8009068:	b29b      	uxth	r3, r3
 800906a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800906e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009072:	81bb      	strh	r3, [r7, #12]
 8009074:	89bb      	ldrh	r3, [r7, #12]
 8009076:	f083 0320 	eor.w	r3, r3, #32
 800907a:	81bb      	strh	r3, [r7, #12]
 800907c:	687a      	ldr	r2, [r7, #4]
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	441a      	add	r2, r3
 8009086:	89bb      	ldrh	r3, [r7, #12]
 8009088:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800908c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009090:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009098:	b29b      	uxth	r3, r3
 800909a:	8013      	strh	r3, [r2, #0]
 800909c:	e04b      	b.n	8009136 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	4413      	add	r3, r2
 80090a8:	881b      	ldrh	r3, [r3, #0]
 80090aa:	82fb      	strh	r3, [r7, #22]
 80090ac:	8afb      	ldrh	r3, [r7, #22]
 80090ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d01b      	beq.n	80090ee <USB_EPClearStall+0x106>
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4413      	add	r3, r2
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090cc:	82bb      	strh	r3, [r7, #20]
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	441a      	add	r2, r3
 80090d8:	8abb      	ldrh	r3, [r7, #20]
 80090da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80090e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	781b      	ldrb	r3, [r3, #0]
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4413      	add	r3, r2
 80090f8:	881b      	ldrh	r3, [r3, #0]
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009104:	827b      	strh	r3, [r7, #18]
 8009106:	8a7b      	ldrh	r3, [r7, #18]
 8009108:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800910c:	827b      	strh	r3, [r7, #18]
 800910e:	8a7b      	ldrh	r3, [r7, #18]
 8009110:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009114:	827b      	strh	r3, [r7, #18]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	009b      	lsls	r3, r3, #2
 800911e:	441a      	add	r2, r3
 8009120:	8a7b      	ldrh	r3, [r7, #18]
 8009122:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009126:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800912a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800912e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009132:	b29b      	uxth	r3, r3
 8009134:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	371c      	adds	r7, #28
 800913c:	46bd      	mov	sp, r7
 800913e:	bc80      	pop	{r7}
 8009140:	4770      	bx	lr

08009142 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009142:	b480      	push	{r7}
 8009144:	b083      	sub	sp, #12
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	460b      	mov	r3, r1
 800914c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800914e:	78fb      	ldrb	r3, [r7, #3]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d103      	bne.n	800915c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2280      	movs	r2, #128	; 0x80
 8009158:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800915c:	2300      	movs	r3, #0
}
 800915e:	4618      	mov	r0, r3
 8009160:	370c      	adds	r7, #12
 8009162:	46bd      	mov	sp, r7
 8009164:	bc80      	pop	{r7}
 8009166:	4770      	bx	lr

08009168 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	bc80      	pop	{r7}
 800917a:	4770      	bx	lr

0800917c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	370c      	adds	r7, #12
 800918a:	46bd      	mov	sp, r7
 800918c:	bc80      	pop	{r7}
 800918e:	4770      	bx	lr

08009190 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800919e:	b29b      	uxth	r3, r3
 80091a0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80091a2:	68fb      	ldr	r3, [r7, #12]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3714      	adds	r7, #20
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bc80      	pop	{r7}
 80091ac:	4770      	bx	lr

080091ae <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80091ae:	b480      	push	{r7}
 80091b0:	b083      	sub	sp, #12
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	bc80      	pop	{r7}
 80091c2:	4770      	bx	lr

080091c4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b08d      	sub	sp, #52	; 0x34
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	4611      	mov	r1, r2
 80091d0:	461a      	mov	r2, r3
 80091d2:	460b      	mov	r3, r1
 80091d4:	80fb      	strh	r3, [r7, #6]
 80091d6:	4613      	mov	r3, r2
 80091d8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80091da:	88bb      	ldrh	r3, [r7, #4]
 80091dc:	3301      	adds	r3, #1
 80091de:	085b      	lsrs	r3, r3, #1
 80091e0:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80091ea:	88fb      	ldrh	r3, [r7, #6]
 80091ec:	005a      	lsls	r2, r3, #1
 80091ee:	69fb      	ldr	r3, [r7, #28]
 80091f0:	4413      	add	r3, r2
 80091f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091f6:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80091f8:	6a3b      	ldr	r3, [r7, #32]
 80091fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091fc:	e01e      	b.n	800923c <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80091fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8009204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009206:	3301      	adds	r3, #1
 8009208:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800920a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	b29b      	uxth	r3, r3
 8009210:	021b      	lsls	r3, r3, #8
 8009212:	b29b      	uxth	r3, r3
 8009214:	461a      	mov	r2, r3
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	4313      	orrs	r3, r2
 800921a:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	b29a      	uxth	r2, r3
 8009220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009222:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009226:	3302      	adds	r3, #2
 8009228:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800922a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922c:	3302      	adds	r3, #2
 800922e:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009232:	3301      	adds	r3, #1
 8009234:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8009236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009238:	3b01      	subs	r3, #1
 800923a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800923c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1dd      	bne.n	80091fe <USB_WritePMA+0x3a>
  }
}
 8009242:	bf00      	nop
 8009244:	3734      	adds	r7, #52	; 0x34
 8009246:	46bd      	mov	sp, r7
 8009248:	bc80      	pop	{r7}
 800924a:	4770      	bx	lr

0800924c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800924c:	b480      	push	{r7}
 800924e:	b08b      	sub	sp, #44	; 0x2c
 8009250:	af00      	add	r7, sp, #0
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	4611      	mov	r1, r2
 8009258:	461a      	mov	r2, r3
 800925a:	460b      	mov	r3, r1
 800925c:	80fb      	strh	r3, [r7, #6]
 800925e:	4613      	mov	r3, r2
 8009260:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009262:	88bb      	ldrh	r3, [r7, #4]
 8009264:	085b      	lsrs	r3, r3, #1
 8009266:	b29b      	uxth	r3, r3
 8009268:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009272:	88fb      	ldrh	r3, [r7, #6]
 8009274:	005a      	lsls	r2, r3, #1
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	4413      	add	r3, r2
 800927a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800927e:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	627b      	str	r3, [r7, #36]	; 0x24
 8009284:	e01b      	b.n	80092be <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	881b      	ldrh	r3, [r3, #0]
 800928a:	b29b      	uxth	r3, r3
 800928c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	3302      	adds	r3, #2
 8009292:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	b2da      	uxtb	r2, r3
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	3301      	adds	r3, #1
 80092a0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	0a1b      	lsrs	r3, r3, #8
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	3301      	adds	r3, #1
 80092b0:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80092b2:	6a3b      	ldr	r3, [r7, #32]
 80092b4:	3302      	adds	r3, #2
 80092b6:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80092b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ba:	3b01      	subs	r3, #1
 80092bc:	627b      	str	r3, [r7, #36]	; 0x24
 80092be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1e0      	bne.n	8009286 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80092c4:	88bb      	ldrh	r3, [r7, #4]
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d007      	beq.n	80092e0 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80092d0:	6a3b      	ldr	r3, [r7, #32]
 80092d2:	881b      	ldrh	r3, [r3, #0]
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	b2da      	uxtb	r2, r3
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	701a      	strb	r2, [r3, #0]
  }
}
 80092e0:	bf00      	nop
 80092e2:	372c      	adds	r7, #44	; 0x2c
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bc80      	pop	{r7}
 80092e8:	4770      	bx	lr

080092ea <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b084      	sub	sp, #16
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	460b      	mov	r3, r1
 80092f4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80092f6:	2300      	movs	r3, #0
 80092f8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	7c1b      	ldrb	r3, [r3, #16]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d115      	bne.n	800932e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009302:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009306:	2202      	movs	r2, #2
 8009308:	2181      	movs	r1, #129	; 0x81
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f001 fe79 	bl	800b002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009316:	f44f 7300 	mov.w	r3, #512	; 0x200
 800931a:	2202      	movs	r2, #2
 800931c:	2101      	movs	r1, #1
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f001 fe6f 	bl	800b002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800932c:	e012      	b.n	8009354 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800932e:	2340      	movs	r3, #64	; 0x40
 8009330:	2202      	movs	r2, #2
 8009332:	2181      	movs	r1, #129	; 0x81
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f001 fe64 	bl	800b002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2201      	movs	r2, #1
 800933e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009340:	2340      	movs	r3, #64	; 0x40
 8009342:	2202      	movs	r2, #2
 8009344:	2101      	movs	r1, #1
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f001 fe5b 	bl	800b002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2201      	movs	r2, #1
 8009350:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009354:	2308      	movs	r3, #8
 8009356:	2203      	movs	r2, #3
 8009358:	2182      	movs	r1, #130	; 0x82
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f001 fe51 	bl	800b002 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2201      	movs	r2, #1
 8009364:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009366:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800936a:	f001 ff71 	bl	800b250 <USBD_static_malloc>
 800936e:	4602      	mov	r2, r0
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800937c:	2b00      	cmp	r3, #0
 800937e:	d102      	bne.n	8009386 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009380:	2301      	movs	r3, #1
 8009382:	73fb      	strb	r3, [r7, #15]
 8009384:	e026      	b.n	80093d4 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800938c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2200      	movs	r2, #0
 800939c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	7c1b      	ldrb	r3, [r3, #16]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d109      	bne.n	80093c4 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80093b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093ba:	2101      	movs	r1, #1
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f001 ff11 	bl	800b1e4 <USBD_LL_PrepareReceive>
 80093c2:	e007      	b.n	80093d4 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80093ca:	2340      	movs	r3, #64	; 0x40
 80093cc:	2101      	movs	r1, #1
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f001 ff08 	bl	800b1e4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80093d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3710      	adds	r7, #16
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}

080093de <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80093de:	b580      	push	{r7, lr}
 80093e0:	b084      	sub	sp, #16
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
 80093e6:	460b      	mov	r3, r1
 80093e8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80093ea:	2300      	movs	r3, #0
 80093ec:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80093ee:	2181      	movs	r1, #129	; 0x81
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f001 fe2c 	bl	800b04e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80093fc:	2101      	movs	r1, #1
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f001 fe25 	bl	800b04e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800940c:	2182      	movs	r1, #130	; 0x82
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 fe1d 	bl	800b04e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00e      	beq.n	8009442 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009434:	4618      	mov	r0, r3
 8009436:	f001 ff17 	bl	800b268 <USBD_static_free>
    pdev->pClassData = NULL;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009442:	7bfb      	ldrb	r3, [r7, #15]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800945c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009462:	2300      	movs	r3, #0
 8009464:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009466:	2300      	movs	r3, #0
 8009468:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009472:	2b00      	cmp	r3, #0
 8009474:	d039      	beq.n	80094ea <USBD_CDC_Setup+0x9e>
 8009476:	2b20      	cmp	r3, #32
 8009478:	d17c      	bne.n	8009574 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	88db      	ldrh	r3, [r3, #6]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d029      	beq.n	80094d6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	b25b      	sxtb	r3, r3
 8009488:	2b00      	cmp	r3, #0
 800948a:	da11      	bge.n	80094b0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	683a      	ldr	r2, [r7, #0]
 8009496:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009498:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800949a:	683a      	ldr	r2, [r7, #0]
 800949c:	88d2      	ldrh	r2, [r2, #6]
 800949e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80094a0:	6939      	ldr	r1, [r7, #16]
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	88db      	ldrh	r3, [r3, #6]
 80094a6:	461a      	mov	r2, r3
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f001 f9f9 	bl	800a8a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80094ae:	e068      	b.n	8009582 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	785a      	ldrb	r2, [r3, #1]
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	88db      	ldrh	r3, [r3, #6]
 80094be:	b2da      	uxtb	r2, r3
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80094c6:	6939      	ldr	r1, [r7, #16]
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	88db      	ldrh	r3, [r3, #6]
 80094cc:	461a      	mov	r2, r3
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f001 fa14 	bl	800a8fc <USBD_CtlPrepareRx>
      break;
 80094d4:	e055      	b.n	8009582 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	683a      	ldr	r2, [r7, #0]
 80094e0:	7850      	ldrb	r0, [r2, #1]
 80094e2:	2200      	movs	r2, #0
 80094e4:	6839      	ldr	r1, [r7, #0]
 80094e6:	4798      	blx	r3
      break;
 80094e8:	e04b      	b.n	8009582 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	785b      	ldrb	r3, [r3, #1]
 80094ee:	2b0a      	cmp	r3, #10
 80094f0:	d017      	beq.n	8009522 <USBD_CDC_Setup+0xd6>
 80094f2:	2b0b      	cmp	r3, #11
 80094f4:	d029      	beq.n	800954a <USBD_CDC_Setup+0xfe>
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d133      	bne.n	8009562 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009500:	2b03      	cmp	r3, #3
 8009502:	d107      	bne.n	8009514 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009504:	f107 030c 	add.w	r3, r7, #12
 8009508:	2202      	movs	r2, #2
 800950a:	4619      	mov	r1, r3
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f001 f9c7 	bl	800a8a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009512:	e02e      	b.n	8009572 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8009514:	6839      	ldr	r1, [r7, #0]
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f001 f958 	bl	800a7cc <USBD_CtlError>
            ret = USBD_FAIL;
 800951c:	2302      	movs	r3, #2
 800951e:	75fb      	strb	r3, [r7, #23]
          break;
 8009520:	e027      	b.n	8009572 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009528:	2b03      	cmp	r3, #3
 800952a:	d107      	bne.n	800953c <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800952c:	f107 030f 	add.w	r3, r7, #15
 8009530:	2201      	movs	r2, #1
 8009532:	4619      	mov	r1, r3
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f001 f9b3 	bl	800a8a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800953a:	e01a      	b.n	8009572 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800953c:	6839      	ldr	r1, [r7, #0]
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f001 f944 	bl	800a7cc <USBD_CtlError>
            ret = USBD_FAIL;
 8009544:	2302      	movs	r3, #2
 8009546:	75fb      	strb	r3, [r7, #23]
          break;
 8009548:	e013      	b.n	8009572 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009550:	2b03      	cmp	r3, #3
 8009552:	d00d      	beq.n	8009570 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8009554:	6839      	ldr	r1, [r7, #0]
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f001 f938 	bl	800a7cc <USBD_CtlError>
            ret = USBD_FAIL;
 800955c:	2302      	movs	r3, #2
 800955e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009560:	e006      	b.n	8009570 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8009562:	6839      	ldr	r1, [r7, #0]
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f001 f931 	bl	800a7cc <USBD_CtlError>
          ret = USBD_FAIL;
 800956a:	2302      	movs	r3, #2
 800956c:	75fb      	strb	r3, [r7, #23]
          break;
 800956e:	e000      	b.n	8009572 <USBD_CDC_Setup+0x126>
          break;
 8009570:	bf00      	nop
      }
      break;
 8009572:	e006      	b.n	8009582 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f001 f928 	bl	800a7cc <USBD_CtlError>
      ret = USBD_FAIL;
 800957c:	2302      	movs	r3, #2
 800957e:	75fb      	strb	r3, [r7, #23]
      break;
 8009580:	bf00      	nop
  }

  return ret;
 8009582:	7dfb      	ldrb	r3, [r7, #23]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3718      	adds	r7, #24
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b084      	sub	sp, #16
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	460b      	mov	r3, r1
 8009596:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800959e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095a6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d03a      	beq.n	8009628 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80095b2:	78fa      	ldrb	r2, [r7, #3]
 80095b4:	6879      	ldr	r1, [r7, #4]
 80095b6:	4613      	mov	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	4413      	add	r3, r2
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	440b      	add	r3, r1
 80095c0:	331c      	adds	r3, #28
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d029      	beq.n	800961c <USBD_CDC_DataIn+0x90>
 80095c8:	78fa      	ldrb	r2, [r7, #3]
 80095ca:	6879      	ldr	r1, [r7, #4]
 80095cc:	4613      	mov	r3, r2
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	4413      	add	r3, r2
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	440b      	add	r3, r1
 80095d6:	331c      	adds	r3, #28
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	78f9      	ldrb	r1, [r7, #3]
 80095dc:	68b8      	ldr	r0, [r7, #8]
 80095de:	460b      	mov	r3, r1
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	440b      	add	r3, r1
 80095e4:	00db      	lsls	r3, r3, #3
 80095e6:	4403      	add	r3, r0
 80095e8:	3338      	adds	r3, #56	; 0x38
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80095f0:	fb03 f301 	mul.w	r3, r3, r1
 80095f4:	1ad3      	subs	r3, r2, r3
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d110      	bne.n	800961c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80095fa:	78fa      	ldrb	r2, [r7, #3]
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	331c      	adds	r3, #28
 800960a:	2200      	movs	r2, #0
 800960c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800960e:	78f9      	ldrb	r1, [r7, #3]
 8009610:	2300      	movs	r3, #0
 8009612:	2200      	movs	r2, #0
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f001 fdc2 	bl	800b19e <USBD_LL_Transmit>
 800961a:	e003      	b.n	8009624 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2200      	movs	r2, #0
 8009620:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009624:	2300      	movs	r3, #0
 8009626:	e000      	b.n	800962a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009628:	2302      	movs	r3, #2
  }
}
 800962a:	4618      	mov	r0, r3
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b084      	sub	sp, #16
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
 800963a:	460b      	mov	r3, r1
 800963c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009644:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009646:	78fb      	ldrb	r3, [r7, #3]
 8009648:	4619      	mov	r1, r3
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f001 fded 	bl	800b22a <USBD_LL_GetRxDataSize>
 8009650:	4602      	mov	r2, r0
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00d      	beq.n	800967e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009668:	68db      	ldr	r3, [r3, #12]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009676:	4611      	mov	r1, r2
 8009678:	4798      	blx	r3

    return USBD_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	e000      	b.n	8009680 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800967e:	2302      	movs	r3, #2
  }
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009696:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d015      	beq.n	80096ce <USBD_CDC_EP0_RxReady+0x46>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80096a8:	2bff      	cmp	r3, #255	; 0xff
 80096aa:	d010      	beq.n	80096ce <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80096ba:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80096bc:	68fa      	ldr	r2, [r7, #12]
 80096be:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80096c2:	b292      	uxth	r2, r2
 80096c4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	22ff      	movs	r2, #255	; 0xff
 80096ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3710      	adds	r7, #16
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2243      	movs	r2, #67	; 0x43
 80096e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80096e6:	4b03      	ldr	r3, [pc, #12]	; (80096f4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bc80      	pop	{r7}
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	2000009c 	.word	0x2000009c

080096f8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2243      	movs	r2, #67	; 0x43
 8009704:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009706:	4b03      	ldr	r3, [pc, #12]	; (8009714 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009708:	4618      	mov	r0, r3
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	bc80      	pop	{r7}
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	20000058 	.word	0x20000058

08009718 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2243      	movs	r2, #67	; 0x43
 8009724:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009726:	4b03      	ldr	r3, [pc, #12]	; (8009734 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009728:	4618      	mov	r0, r3
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	bc80      	pop	{r7}
 8009730:	4770      	bx	lr
 8009732:	bf00      	nop
 8009734:	200000e0 	.word	0x200000e0

08009738 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	220a      	movs	r2, #10
 8009744:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009746:	4b03      	ldr	r3, [pc, #12]	; (8009754 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009748:	4618      	mov	r0, r3
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	bc80      	pop	{r7}
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	20000014 	.word	0x20000014

08009758 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009762:	2302      	movs	r3, #2
 8009764:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d005      	beq.n	8009778 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009774:	2300      	movs	r3, #0
 8009776:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009778:	7bfb      	ldrb	r3, [r7, #15]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	bc80      	pop	{r7}
 8009782:	4770      	bx	lr

08009784 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	4613      	mov	r3, r2
 8009790:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009798:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80097a2:	88fa      	ldrh	r2, [r7, #6]
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	371c      	adds	r7, #28
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bc80      	pop	{r7}
 80097b4:	4770      	bx	lr

080097b6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b085      	sub	sp, #20
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097c6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	683a      	ldr	r2, [r7, #0]
 80097cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3714      	adds	r7, #20
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bc80      	pop	{r7}
 80097da:	4770      	bx	lr

080097dc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d01c      	beq.n	8009830 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d115      	bne.n	800982c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2201      	movs	r2, #1
 8009804:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800981e:	b29b      	uxth	r3, r3
 8009820:	2181      	movs	r1, #129	; 0x81
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f001 fcbb 	bl	800b19e <USBD_LL_Transmit>

      return USBD_OK;
 8009828:	2300      	movs	r3, #0
 800982a:	e002      	b.n	8009832 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800982c:	2301      	movs	r3, #1
 800982e:	e000      	b.n	8009832 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009830:	2302      	movs	r3, #2
  }
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}

0800983a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b084      	sub	sp, #16
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009848:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009850:	2b00      	cmp	r3, #0
 8009852:	d017      	beq.n	8009884 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	7c1b      	ldrb	r3, [r3, #16]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d109      	bne.n	8009870 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009862:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009866:	2101      	movs	r1, #1
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f001 fcbb 	bl	800b1e4 <USBD_LL_PrepareReceive>
 800986e:	e007      	b.n	8009880 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009876:	2340      	movs	r3, #64	; 0x40
 8009878:	2101      	movs	r1, #1
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f001 fcb2 	bl	800b1e4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	e000      	b.n	8009886 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009884:	2302      	movs	r3, #2
  }
}
 8009886:	4618      	mov	r0, r3
 8009888:	3710      	adds	r7, #16
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b084      	sub	sp, #16
 8009892:	af00      	add	r7, sp, #0
 8009894:	60f8      	str	r0, [r7, #12]
 8009896:	60b9      	str	r1, [r7, #8]
 8009898:	4613      	mov	r3, r2
 800989a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d101      	bne.n	80098a6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80098a2:	2302      	movs	r3, #2
 80098a4:	e01a      	b.n	80098dc <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d003      	beq.n	80098b8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d003      	beq.n	80098c6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	68ba      	ldr	r2, [r7, #8]
 80098c2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2201      	movs	r2, #1
 80098ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	79fa      	ldrb	r2, [r7, #7]
 80098d2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f001 fb1f 	bl	800af18 <USBD_LL_Init>

  return USBD_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b085      	sub	sp, #20
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d006      	beq.n	8009906 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	683a      	ldr	r2, [r7, #0]
 80098fc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009900:	2300      	movs	r3, #0
 8009902:	73fb      	strb	r3, [r7, #15]
 8009904:	e001      	b.n	800990a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009906:	2302      	movs	r3, #2
 8009908:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800990a:	7bfb      	ldrb	r3, [r7, #15]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3714      	adds	r7, #20
 8009910:	46bd      	mov	sp, r7
 8009912:	bc80      	pop	{r7}
 8009914:	4770      	bx	lr

08009916 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009916:	b580      	push	{r7, lr}
 8009918:	b082      	sub	sp, #8
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f001 fb54 	bl	800afcc <USBD_LL_Start>

  return USBD_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}

0800992e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800992e:	b480      	push	{r7}
 8009930:	b083      	sub	sp, #12
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	370c      	adds	r7, #12
 800993c:	46bd      	mov	sp, r7
 800993e:	bc80      	pop	{r7}
 8009940:	4770      	bx	lr

08009942 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b084      	sub	sp, #16
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
 800994a:	460b      	mov	r3, r1
 800994c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800994e:	2302      	movs	r3, #2
 8009950:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00c      	beq.n	8009976 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	78fa      	ldrb	r2, [r7, #3]
 8009966:	4611      	mov	r1, r2
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	4798      	blx	r3
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009972:	2300      	movs	r3, #0
 8009974:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009976:	7bfb      	ldrb	r3, [r7, #15]
}
 8009978:	4618      	mov	r0, r3
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	460b      	mov	r3, r1
 800998a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	78fa      	ldrb	r2, [r7, #3]
 8009996:	4611      	mov	r1, r2
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	4798      	blx	r3

  return USBD_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3708      	adds	r7, #8
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b082      	sub	sp, #8
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
 80099ae:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80099b6:	6839      	ldr	r1, [r7, #0]
 80099b8:	4618      	mov	r0, r3
 80099ba:	f000 fecb 	bl	800a754 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2201      	movs	r2, #1
 80099c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80099cc:	461a      	mov	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80099da:	f003 031f 	and.w	r3, r3, #31
 80099de:	2b01      	cmp	r3, #1
 80099e0:	d00c      	beq.n	80099fc <USBD_LL_SetupStage+0x56>
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d302      	bcc.n	80099ec <USBD_LL_SetupStage+0x46>
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	d010      	beq.n	8009a0c <USBD_LL_SetupStage+0x66>
 80099ea:	e017      	b.n	8009a1c <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80099f2:	4619      	mov	r1, r3
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f9cb 	bl	8009d90 <USBD_StdDevReq>
      break;
 80099fa:	e01a      	b.n	8009a32 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009a02:	4619      	mov	r1, r3
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 fa2d 	bl	8009e64 <USBD_StdItfReq>
      break;
 8009a0a:	e012      	b.n	8009a32 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 fa6b 	bl	8009ef0 <USBD_StdEPReq>
      break;
 8009a1a:	e00a      	b.n	8009a32 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009a22:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	4619      	mov	r1, r3
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f001 fb2e 	bl	800b08c <USBD_LL_StallEP>
      break;
 8009a30:	bf00      	nop
  }

  return USBD_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3708      	adds	r7, #8
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	460b      	mov	r3, r1
 8009a46:	607a      	str	r2, [r7, #4]
 8009a48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009a4a:	7afb      	ldrb	r3, [r7, #11]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d14b      	bne.n	8009ae8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009a56:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a5e:	2b03      	cmp	r3, #3
 8009a60:	d134      	bne.n	8009acc <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	691b      	ldr	r3, [r3, #16]
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d919      	bls.n	8009aa2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	68da      	ldr	r2, [r3, #12]
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	691b      	ldr	r3, [r3, #16]
 8009a76:	1ad2      	subs	r2, r2, r3
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	68da      	ldr	r2, [r3, #12]
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d203      	bcs.n	8009a90 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	e002      	b.n	8009a96 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	461a      	mov	r2, r3
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	f000 ff4c 	bl	800a938 <USBD_CtlContinueRx>
 8009aa0:	e038      	b.n	8009b14 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009ab4:	2b03      	cmp	r3, #3
 8009ab6:	d105      	bne.n	8009ac4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009abe:	691b      	ldr	r3, [r3, #16]
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f000 ff49 	bl	800a95c <USBD_CtlSendStatus>
 8009aca:	e023      	b.n	8009b14 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009ad2:	2b05      	cmp	r3, #5
 8009ad4:	d11e      	bne.n	8009b14 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009ade:	2100      	movs	r1, #0
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f001 fad3 	bl	800b08c <USBD_LL_StallEP>
 8009ae6:	e015      	b.n	8009b14 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009aee:	699b      	ldr	r3, [r3, #24]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d00d      	beq.n	8009b10 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d108      	bne.n	8009b10 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b04:	699b      	ldr	r3, [r3, #24]
 8009b06:	7afa      	ldrb	r2, [r7, #11]
 8009b08:	4611      	mov	r1, r2
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	4798      	blx	r3
 8009b0e:	e001      	b.n	8009b14 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009b10:	2302      	movs	r3, #2
 8009b12:	e000      	b.n	8009b16 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3718      	adds	r7, #24
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b086      	sub	sp, #24
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	60f8      	str	r0, [r7, #12]
 8009b26:	460b      	mov	r3, r1
 8009b28:	607a      	str	r2, [r7, #4]
 8009b2a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009b2c:	7afb      	ldrb	r3, [r7, #11]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d17f      	bne.n	8009c32 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	3314      	adds	r3, #20
 8009b36:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d15c      	bne.n	8009bfc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	68da      	ldr	r2, [r3, #12]
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d915      	bls.n	8009b7a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	68da      	ldr	r2, [r3, #12]
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	1ad2      	subs	r2, r2, r3
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	b29b      	uxth	r3, r3
 8009b62:	461a      	mov	r2, r3
 8009b64:	6879      	ldr	r1, [r7, #4]
 8009b66:	68f8      	ldr	r0, [r7, #12]
 8009b68:	f000 feb6 	bl	800a8d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	2200      	movs	r2, #0
 8009b70:	2100      	movs	r1, #0
 8009b72:	68f8      	ldr	r0, [r7, #12]
 8009b74:	f001 fb36 	bl	800b1e4 <USBD_LL_PrepareReceive>
 8009b78:	e04e      	b.n	8009c18 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	689b      	ldr	r3, [r3, #8]
 8009b7e:	697a      	ldr	r2, [r7, #20]
 8009b80:	6912      	ldr	r2, [r2, #16]
 8009b82:	fbb3 f1f2 	udiv	r1, r3, r2
 8009b86:	fb02 f201 	mul.w	r2, r2, r1
 8009b8a:	1a9b      	subs	r3, r3, r2
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d11c      	bne.n	8009bca <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	689a      	ldr	r2, [r3, #8]
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d316      	bcc.n	8009bca <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	689a      	ldr	r2, [r3, #8]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d20f      	bcs.n	8009bca <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009baa:	2200      	movs	r2, #0
 8009bac:	2100      	movs	r1, #0
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f000 fe92 	bl	800a8d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	f001 fb0e 	bl	800b1e4 <USBD_LL_PrepareReceive>
 8009bc8:	e026      	b.n	8009c18 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bd0:	68db      	ldr	r3, [r3, #12]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00a      	beq.n	8009bec <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009bdc:	2b03      	cmp	r3, #3
 8009bde:	d105      	bne.n	8009bec <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	68f8      	ldr	r0, [r7, #12]
 8009bea:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009bec:	2180      	movs	r1, #128	; 0x80
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f001 fa4c 	bl	800b08c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f000 fec4 	bl	800a982 <USBD_CtlReceiveStatus>
 8009bfa:	e00d      	b.n	8009c18 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c02:	2b04      	cmp	r3, #4
 8009c04:	d004      	beq.n	8009c10 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d103      	bne.n	8009c18 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009c10:	2180      	movs	r1, #128	; 0x80
 8009c12:	68f8      	ldr	r0, [r7, #12]
 8009c14:	f001 fa3a 	bl	800b08c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d11d      	bne.n	8009c5e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009c22:	68f8      	ldr	r0, [r7, #12]
 8009c24:	f7ff fe83 	bl	800992e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009c30:	e015      	b.n	8009c5e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c38:	695b      	ldr	r3, [r3, #20]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00d      	beq.n	8009c5a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009c44:	2b03      	cmp	r3, #3
 8009c46:	d108      	bne.n	8009c5a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	7afa      	ldrb	r2, [r7, #11]
 8009c52:	4611      	mov	r1, r2
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	4798      	blx	r3
 8009c58:	e001      	b.n	8009c5e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009c5a:	2302      	movs	r3, #2
 8009c5c:	e000      	b.n	8009c60 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3718      	adds	r7, #24
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c70:	2340      	movs	r3, #64	; 0x40
 8009c72:	2200      	movs	r2, #0
 8009c74:	2100      	movs	r1, #0
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f001 f9c3 	bl	800b002 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2240      	movs	r2, #64	; 0x40
 8009c88:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c8c:	2340      	movs	r3, #64	; 0x40
 8009c8e:	2200      	movs	r2, #0
 8009c90:	2180      	movs	r1, #128	; 0x80
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f001 f9b5 	bl	800b002 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2240      	movs	r2, #64	; 0x40
 8009ca2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d009      	beq.n	8009ce0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	6852      	ldr	r2, [r2, #4]
 8009cd8:	b2d2      	uxtb	r2, r2
 8009cda:	4611      	mov	r1, r2
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	4798      	blx	r3
  }

  return USBD_OK;
 8009ce0:	2300      	movs	r3, #0
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	3708      	adds	r7, #8
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009cea:	b480      	push	{r7}
 8009cec:	b083      	sub	sp, #12
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
 8009cf2:	460b      	mov	r3, r1
 8009cf4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	78fa      	ldrb	r2, [r7, #3]
 8009cfa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	370c      	adds	r7, #12
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bc80      	pop	{r7}
 8009d06:	4770      	bx	lr

08009d08 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2204      	movs	r2, #4
 8009d20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009d24:	2300      	movs	r3, #0
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bc80      	pop	{r7}
 8009d2e:	4770      	bx	lr

08009d30 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d3e:	2b04      	cmp	r3, #4
 8009d40:	d105      	bne.n	8009d4e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009d4e:	2300      	movs	r3, #0
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bc80      	pop	{r7}
 8009d58:	4770      	bx	lr

08009d5a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b082      	sub	sp, #8
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d68:	2b03      	cmp	r3, #3
 8009d6a:	d10b      	bne.n	8009d84 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d72:	69db      	ldr	r3, [r3, #28]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d005      	beq.n	8009d84 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d7e:	69db      	ldr	r3, [r3, #28]
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
	...

08009d90 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009da6:	2b20      	cmp	r3, #32
 8009da8:	d004      	beq.n	8009db4 <USBD_StdDevReq+0x24>
 8009daa:	2b40      	cmp	r3, #64	; 0x40
 8009dac:	d002      	beq.n	8009db4 <USBD_StdDevReq+0x24>
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d008      	beq.n	8009dc4 <USBD_StdDevReq+0x34>
 8009db2:	e04c      	b.n	8009e4e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	6839      	ldr	r1, [r7, #0]
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	4798      	blx	r3
      break;
 8009dc2:	e049      	b.n	8009e58 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	785b      	ldrb	r3, [r3, #1]
 8009dc8:	2b09      	cmp	r3, #9
 8009dca:	d83a      	bhi.n	8009e42 <USBD_StdDevReq+0xb2>
 8009dcc:	a201      	add	r2, pc, #4	; (adr r2, 8009dd4 <USBD_StdDevReq+0x44>)
 8009dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd2:	bf00      	nop
 8009dd4:	08009e25 	.word	0x08009e25
 8009dd8:	08009e39 	.word	0x08009e39
 8009ddc:	08009e43 	.word	0x08009e43
 8009de0:	08009e2f 	.word	0x08009e2f
 8009de4:	08009e43 	.word	0x08009e43
 8009de8:	08009e07 	.word	0x08009e07
 8009dec:	08009dfd 	.word	0x08009dfd
 8009df0:	08009e43 	.word	0x08009e43
 8009df4:	08009e1b 	.word	0x08009e1b
 8009df8:	08009e11 	.word	0x08009e11
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009dfc:	6839      	ldr	r1, [r7, #0]
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 f9d4 	bl	800a1ac <USBD_GetDescriptor>
          break;
 8009e04:	e022      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009e06:	6839      	ldr	r1, [r7, #0]
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 fb37 	bl	800a47c <USBD_SetAddress>
          break;
 8009e0e:	e01d      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 fb74 	bl	800a500 <USBD_SetConfig>
          break;
 8009e18:	e018      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009e1a:	6839      	ldr	r1, [r7, #0]
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 fbfd 	bl	800a61c <USBD_GetConfig>
          break;
 8009e22:	e013      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009e24:	6839      	ldr	r1, [r7, #0]
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 fc2c 	bl	800a684 <USBD_GetStatus>
          break;
 8009e2c:	e00e      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009e2e:	6839      	ldr	r1, [r7, #0]
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 fc5a 	bl	800a6ea <USBD_SetFeature>
          break;
 8009e36:	e009      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009e38:	6839      	ldr	r1, [r7, #0]
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 fc69 	bl	800a712 <USBD_ClrFeature>
          break;
 8009e40:	e004      	b.n	8009e4c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009e42:	6839      	ldr	r1, [r7, #0]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 fcc1 	bl	800a7cc <USBD_CtlError>
          break;
 8009e4a:	bf00      	nop
      }
      break;
 8009e4c:	e004      	b.n	8009e58 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009e4e:	6839      	ldr	r1, [r7, #0]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fcbb 	bl	800a7cc <USBD_CtlError>
      break;
 8009e56:	bf00      	nop
  }

  return ret;
 8009e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3710      	adds	r7, #16
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop

08009e64 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e7a:	2b20      	cmp	r3, #32
 8009e7c:	d003      	beq.n	8009e86 <USBD_StdItfReq+0x22>
 8009e7e:	2b40      	cmp	r3, #64	; 0x40
 8009e80:	d001      	beq.n	8009e86 <USBD_StdItfReq+0x22>
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d12a      	bne.n	8009edc <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e8c:	3b01      	subs	r3, #1
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d81d      	bhi.n	8009ece <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	889b      	ldrh	r3, [r3, #4]
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d813      	bhi.n	8009ec4 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	6839      	ldr	r1, [r7, #0]
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	4798      	blx	r3
 8009eaa:	4603      	mov	r3, r0
 8009eac:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	88db      	ldrh	r3, [r3, #6]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d110      	bne.n	8009ed8 <USBD_StdItfReq+0x74>
 8009eb6:	7bfb      	ldrb	r3, [r7, #15]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d10d      	bne.n	8009ed8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 fd4d 	bl	800a95c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009ec2:	e009      	b.n	8009ed8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009ec4:	6839      	ldr	r1, [r7, #0]
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f000 fc80 	bl	800a7cc <USBD_CtlError>
          break;
 8009ecc:	e004      	b.n	8009ed8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fc7b 	bl	800a7cc <USBD_CtlError>
          break;
 8009ed6:	e000      	b.n	8009eda <USBD_StdItfReq+0x76>
          break;
 8009ed8:	bf00      	nop
      }
      break;
 8009eda:	e004      	b.n	8009ee6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fc74 	bl	800a7cc <USBD_CtlError>
      break;
 8009ee4:	bf00      	nop
  }

  return USBD_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009efa:	2300      	movs	r3, #0
 8009efc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	889b      	ldrh	r3, [r3, #4]
 8009f02:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f0c:	2b20      	cmp	r3, #32
 8009f0e:	d004      	beq.n	8009f1a <USBD_StdEPReq+0x2a>
 8009f10:	2b40      	cmp	r3, #64	; 0x40
 8009f12:	d002      	beq.n	8009f1a <USBD_StdEPReq+0x2a>
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d008      	beq.n	8009f2a <USBD_StdEPReq+0x3a>
 8009f18:	e13d      	b.n	800a196 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f20:	689b      	ldr	r3, [r3, #8]
 8009f22:	6839      	ldr	r1, [r7, #0]
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	4798      	blx	r3
      break;
 8009f28:	e13a      	b.n	800a1a0 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f32:	2b20      	cmp	r3, #32
 8009f34:	d10a      	bne.n	8009f4c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	4798      	blx	r3
 8009f44:	4603      	mov	r3, r0
 8009f46:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009f48:	7bfb      	ldrb	r3, [r7, #15]
 8009f4a:	e12a      	b.n	800a1a2 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d03e      	beq.n	8009fd2 <USBD_StdEPReq+0xe2>
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d002      	beq.n	8009f5e <USBD_StdEPReq+0x6e>
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d070      	beq.n	800a03e <USBD_StdEPReq+0x14e>
 8009f5c:	e115      	b.n	800a18a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d002      	beq.n	8009f6e <USBD_StdEPReq+0x7e>
 8009f68:	2b03      	cmp	r3, #3
 8009f6a:	d015      	beq.n	8009f98 <USBD_StdEPReq+0xa8>
 8009f6c:	e02b      	b.n	8009fc6 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00c      	beq.n	8009f8e <USBD_StdEPReq+0x9e>
 8009f74:	7bbb      	ldrb	r3, [r7, #14]
 8009f76:	2b80      	cmp	r3, #128	; 0x80
 8009f78:	d009      	beq.n	8009f8e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009f7a:	7bbb      	ldrb	r3, [r7, #14]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f001 f884 	bl	800b08c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009f84:	2180      	movs	r1, #128	; 0x80
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f001 f880 	bl	800b08c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009f8c:	e020      	b.n	8009fd0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 fc1b 	bl	800a7cc <USBD_CtlError>
              break;
 8009f96:	e01b      	b.n	8009fd0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	885b      	ldrh	r3, [r3, #2]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d10e      	bne.n	8009fbe <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009fa0:	7bbb      	ldrb	r3, [r7, #14]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00b      	beq.n	8009fbe <USBD_StdEPReq+0xce>
 8009fa6:	7bbb      	ldrb	r3, [r7, #14]
 8009fa8:	2b80      	cmp	r3, #128	; 0x80
 8009faa:	d008      	beq.n	8009fbe <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	88db      	ldrh	r3, [r3, #6]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d104      	bne.n	8009fbe <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009fb4:	7bbb      	ldrb	r3, [r7, #14]
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f001 f867 	bl	800b08c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 fccc 	bl	800a95c <USBD_CtlSendStatus>

              break;
 8009fc4:	e004      	b.n	8009fd0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009fc6:	6839      	ldr	r1, [r7, #0]
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f000 fbff 	bl	800a7cc <USBD_CtlError>
              break;
 8009fce:	bf00      	nop
          }
          break;
 8009fd0:	e0e0      	b.n	800a194 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd8:	2b02      	cmp	r3, #2
 8009fda:	d002      	beq.n	8009fe2 <USBD_StdEPReq+0xf2>
 8009fdc:	2b03      	cmp	r3, #3
 8009fde:	d015      	beq.n	800a00c <USBD_StdEPReq+0x11c>
 8009fe0:	e026      	b.n	800a030 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009fe2:	7bbb      	ldrb	r3, [r7, #14]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d00c      	beq.n	800a002 <USBD_StdEPReq+0x112>
 8009fe8:	7bbb      	ldrb	r3, [r7, #14]
 8009fea:	2b80      	cmp	r3, #128	; 0x80
 8009fec:	d009      	beq.n	800a002 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009fee:	7bbb      	ldrb	r3, [r7, #14]
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f001 f84a 	bl	800b08c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009ff8:	2180      	movs	r1, #128	; 0x80
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f001 f846 	bl	800b08c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a000:	e01c      	b.n	800a03c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800a002:	6839      	ldr	r1, [r7, #0]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 fbe1 	bl	800a7cc <USBD_CtlError>
              break;
 800a00a:	e017      	b.n	800a03c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	885b      	ldrh	r3, [r3, #2]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d112      	bne.n	800a03a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a014:	7bbb      	ldrb	r3, [r7, #14]
 800a016:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d004      	beq.n	800a028 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a01e:	7bbb      	ldrb	r3, [r7, #14]
 800a020:	4619      	mov	r1, r3
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f001 f851 	bl	800b0ca <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f000 fc97 	bl	800a95c <USBD_CtlSendStatus>
              }
              break;
 800a02e:	e004      	b.n	800a03a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 fbca 	bl	800a7cc <USBD_CtlError>
              break;
 800a038:	e000      	b.n	800a03c <USBD_StdEPReq+0x14c>
              break;
 800a03a:	bf00      	nop
          }
          break;
 800a03c:	e0aa      	b.n	800a194 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a044:	2b02      	cmp	r3, #2
 800a046:	d002      	beq.n	800a04e <USBD_StdEPReq+0x15e>
 800a048:	2b03      	cmp	r3, #3
 800a04a:	d032      	beq.n	800a0b2 <USBD_StdEPReq+0x1c2>
 800a04c:	e097      	b.n	800a17e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a04e:	7bbb      	ldrb	r3, [r7, #14]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d007      	beq.n	800a064 <USBD_StdEPReq+0x174>
 800a054:	7bbb      	ldrb	r3, [r7, #14]
 800a056:	2b80      	cmp	r3, #128	; 0x80
 800a058:	d004      	beq.n	800a064 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800a05a:	6839      	ldr	r1, [r7, #0]
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 fbb5 	bl	800a7cc <USBD_CtlError>
                break;
 800a062:	e091      	b.n	800a188 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	da0b      	bge.n	800a084 <USBD_StdEPReq+0x194>
 800a06c:	7bbb      	ldrb	r3, [r7, #14]
 800a06e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a072:	4613      	mov	r3, r2
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	4413      	add	r3, r2
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	3310      	adds	r3, #16
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	4413      	add	r3, r2
 800a080:	3304      	adds	r3, #4
 800a082:	e00b      	b.n	800a09c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a084:	7bbb      	ldrb	r3, [r7, #14]
 800a086:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a08a:	4613      	mov	r3, r2
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	4413      	add	r3, r2
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	4413      	add	r3, r2
 800a09a:	3304      	adds	r3, #4
 800a09c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	2202      	movs	r2, #2
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 fbf8 	bl	800a8a0 <USBD_CtlSendData>
              break;
 800a0b0:	e06a      	b.n	800a188 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a0b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	da11      	bge.n	800a0de <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0ba:	7bbb      	ldrb	r3, [r7, #14]
 800a0bc:	f003 020f 	and.w	r2, r3, #15
 800a0c0:	6879      	ldr	r1, [r7, #4]
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	009b      	lsls	r3, r3, #2
 800a0c6:	4413      	add	r3, r2
 800a0c8:	009b      	lsls	r3, r3, #2
 800a0ca:	440b      	add	r3, r1
 800a0cc:	3318      	adds	r3, #24
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d117      	bne.n	800a104 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a0d4:	6839      	ldr	r1, [r7, #0]
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 fb78 	bl	800a7cc <USBD_CtlError>
                  break;
 800a0dc:	e054      	b.n	800a188 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a0de:	7bbb      	ldrb	r3, [r7, #14]
 800a0e0:	f003 020f 	and.w	r2, r3, #15
 800a0e4:	6879      	ldr	r1, [r7, #4]
 800a0e6:	4613      	mov	r3, r2
 800a0e8:	009b      	lsls	r3, r3, #2
 800a0ea:	4413      	add	r3, r2
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	440b      	add	r3, r1
 800a0f0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d104      	bne.n	800a104 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a0fa:	6839      	ldr	r1, [r7, #0]
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 fb65 	bl	800a7cc <USBD_CtlError>
                  break;
 800a102:	e041      	b.n	800a188 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a104:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	da0b      	bge.n	800a124 <USBD_StdEPReq+0x234>
 800a10c:	7bbb      	ldrb	r3, [r7, #14]
 800a10e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a112:	4613      	mov	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4413      	add	r3, r2
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	3310      	adds	r3, #16
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	4413      	add	r3, r2
 800a120:	3304      	adds	r3, #4
 800a122:	e00b      	b.n	800a13c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a124:	7bbb      	ldrb	r3, [r7, #14]
 800a126:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a12a:	4613      	mov	r3, r2
 800a12c:	009b      	lsls	r3, r3, #2
 800a12e:	4413      	add	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	4413      	add	r3, r2
 800a13a:	3304      	adds	r3, #4
 800a13c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a13e:	7bbb      	ldrb	r3, [r7, #14]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d002      	beq.n	800a14a <USBD_StdEPReq+0x25a>
 800a144:	7bbb      	ldrb	r3, [r7, #14]
 800a146:	2b80      	cmp	r3, #128	; 0x80
 800a148:	d103      	bne.n	800a152 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	2200      	movs	r2, #0
 800a14e:	601a      	str	r2, [r3, #0]
 800a150:	e00e      	b.n	800a170 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a152:	7bbb      	ldrb	r3, [r7, #14]
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 ffd6 	bl	800b108 <USBD_LL_IsStallEP>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d003      	beq.n	800a16a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	2201      	movs	r2, #1
 800a166:	601a      	str	r2, [r3, #0]
 800a168:	e002      	b.n	800a170 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2200      	movs	r2, #0
 800a16e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	2202      	movs	r2, #2
 800a174:	4619      	mov	r1, r3
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 fb92 	bl	800a8a0 <USBD_CtlSendData>
              break;
 800a17c:	e004      	b.n	800a188 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800a17e:	6839      	ldr	r1, [r7, #0]
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f000 fb23 	bl	800a7cc <USBD_CtlError>
              break;
 800a186:	bf00      	nop
          }
          break;
 800a188:	e004      	b.n	800a194 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fb1d 	bl	800a7cc <USBD_CtlError>
          break;
 800a192:	bf00      	nop
      }
      break;
 800a194:	e004      	b.n	800a1a0 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800a196:	6839      	ldr	r1, [r7, #0]
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fb17 	bl	800a7cc <USBD_CtlError>
      break;
 800a19e:	bf00      	nop
  }

  return ret;
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
	...

0800a1ac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	885b      	ldrh	r3, [r3, #2]
 800a1c6:	0a1b      	lsrs	r3, r3, #8
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	2b06      	cmp	r3, #6
 800a1ce:	f200 8128 	bhi.w	800a422 <USBD_GetDescriptor+0x276>
 800a1d2:	a201      	add	r2, pc, #4	; (adr r2, 800a1d8 <USBD_GetDescriptor+0x2c>)
 800a1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d8:	0800a1f5 	.word	0x0800a1f5
 800a1dc:	0800a20d 	.word	0x0800a20d
 800a1e0:	0800a24d 	.word	0x0800a24d
 800a1e4:	0800a423 	.word	0x0800a423
 800a1e8:	0800a423 	.word	0x0800a423
 800a1ec:	0800a3c3 	.word	0x0800a3c3
 800a1f0:	0800a3ef 	.word	0x0800a3ef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	7c12      	ldrb	r2, [r2, #16]
 800a200:	f107 0108 	add.w	r1, r7, #8
 800a204:	4610      	mov	r0, r2
 800a206:	4798      	blx	r3
 800a208:	60f8      	str	r0, [r7, #12]
      break;
 800a20a:	e112      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	7c1b      	ldrb	r3, [r3, #16]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d10d      	bne.n	800a230 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a21a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a21c:	f107 0208 	add.w	r2, r7, #8
 800a220:	4610      	mov	r0, r2
 800a222:	4798      	blx	r3
 800a224:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3301      	adds	r3, #1
 800a22a:	2202      	movs	r2, #2
 800a22c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a22e:	e100      	b.n	800a432 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a238:	f107 0208 	add.w	r2, r7, #8
 800a23c:	4610      	mov	r0, r2
 800a23e:	4798      	blx	r3
 800a240:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	3301      	adds	r3, #1
 800a246:	2202      	movs	r2, #2
 800a248:	701a      	strb	r2, [r3, #0]
      break;
 800a24a:	e0f2      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	885b      	ldrh	r3, [r3, #2]
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b05      	cmp	r3, #5
 800a254:	f200 80ac 	bhi.w	800a3b0 <USBD_GetDescriptor+0x204>
 800a258:	a201      	add	r2, pc, #4	; (adr r2, 800a260 <USBD_GetDescriptor+0xb4>)
 800a25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25e:	bf00      	nop
 800a260:	0800a279 	.word	0x0800a279
 800a264:	0800a2ad 	.word	0x0800a2ad
 800a268:	0800a2e1 	.word	0x0800a2e1
 800a26c:	0800a315 	.word	0x0800a315
 800a270:	0800a349 	.word	0x0800a349
 800a274:	0800a37d 	.word	0x0800a37d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d00b      	beq.n	800a29c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	7c12      	ldrb	r2, [r2, #16]
 800a290:	f107 0108 	add.w	r1, r7, #8
 800a294:	4610      	mov	r0, r2
 800a296:	4798      	blx	r3
 800a298:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a29a:	e091      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a29c:	6839      	ldr	r1, [r7, #0]
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f000 fa94 	bl	800a7cc <USBD_CtlError>
            err++;
 800a2a4:	7afb      	ldrb	r3, [r7, #11]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a2aa:	e089      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d00b      	beq.n	800a2d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2be:	689b      	ldr	r3, [r3, #8]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	7c12      	ldrb	r2, [r2, #16]
 800a2c4:	f107 0108 	add.w	r1, r7, #8
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	4798      	blx	r3
 800a2cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a2ce:	e077      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fa7a 	bl	800a7cc <USBD_CtlError>
            err++;
 800a2d8:	7afb      	ldrb	r3, [r7, #11]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a2de:	e06f      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00b      	beq.n	800a304 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2f2:	68db      	ldr	r3, [r3, #12]
 800a2f4:	687a      	ldr	r2, [r7, #4]
 800a2f6:	7c12      	ldrb	r2, [r2, #16]
 800a2f8:	f107 0108 	add.w	r1, r7, #8
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	4798      	blx	r3
 800a300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a302:	e05d      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a304:	6839      	ldr	r1, [r7, #0]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 fa60 	bl	800a7cc <USBD_CtlError>
            err++;
 800a30c:	7afb      	ldrb	r3, [r7, #11]
 800a30e:	3301      	adds	r3, #1
 800a310:	72fb      	strb	r3, [r7, #11]
          break;
 800a312:	e055      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00b      	beq.n	800a338 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	7c12      	ldrb	r2, [r2, #16]
 800a32c:	f107 0108 	add.w	r1, r7, #8
 800a330:	4610      	mov	r0, r2
 800a332:	4798      	blx	r3
 800a334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a336:	e043      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 fa46 	bl	800a7cc <USBD_CtlError>
            err++;
 800a340:	7afb      	ldrb	r3, [r7, #11]
 800a342:	3301      	adds	r3, #1
 800a344:	72fb      	strb	r3, [r7, #11]
          break;
 800a346:	e03b      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a34e:	695b      	ldr	r3, [r3, #20]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00b      	beq.n	800a36c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a35a:	695b      	ldr	r3, [r3, #20]
 800a35c:	687a      	ldr	r2, [r7, #4]
 800a35e:	7c12      	ldrb	r2, [r2, #16]
 800a360:	f107 0108 	add.w	r1, r7, #8
 800a364:	4610      	mov	r0, r2
 800a366:	4798      	blx	r3
 800a368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a36a:	e029      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a36c:	6839      	ldr	r1, [r7, #0]
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 fa2c 	bl	800a7cc <USBD_CtlError>
            err++;
 800a374:	7afb      	ldrb	r3, [r7, #11]
 800a376:	3301      	adds	r3, #1
 800a378:	72fb      	strb	r3, [r7, #11]
          break;
 800a37a:	e021      	b.n	800a3c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a382:	699b      	ldr	r3, [r3, #24]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d00b      	beq.n	800a3a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	7c12      	ldrb	r2, [r2, #16]
 800a394:	f107 0108 	add.w	r1, r7, #8
 800a398:	4610      	mov	r0, r2
 800a39a:	4798      	blx	r3
 800a39c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a39e:	e00f      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3a0:	6839      	ldr	r1, [r7, #0]
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fa12 	bl	800a7cc <USBD_CtlError>
            err++;
 800a3a8:	7afb      	ldrb	r3, [r7, #11]
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	72fb      	strb	r3, [r7, #11]
          break;
 800a3ae:	e007      	b.n	800a3c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a3b0:	6839      	ldr	r1, [r7, #0]
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fa0a 	bl	800a7cc <USBD_CtlError>
          err++;
 800a3b8:	7afb      	ldrb	r3, [r7, #11]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a3be:	e038      	b.n	800a432 <USBD_GetDescriptor+0x286>
 800a3c0:	e037      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	7c1b      	ldrb	r3, [r3, #16]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d109      	bne.n	800a3de <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3d2:	f107 0208 	add.w	r2, r7, #8
 800a3d6:	4610      	mov	r0, r2
 800a3d8:	4798      	blx	r3
 800a3da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3dc:	e029      	b.n	800a432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a3de:	6839      	ldr	r1, [r7, #0]
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 f9f3 	bl	800a7cc <USBD_CtlError>
        err++;
 800a3e6:	7afb      	ldrb	r3, [r7, #11]
 800a3e8:	3301      	adds	r3, #1
 800a3ea:	72fb      	strb	r3, [r7, #11]
      break;
 800a3ec:	e021      	b.n	800a432 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	7c1b      	ldrb	r3, [r3, #16]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d10d      	bne.n	800a412 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fe:	f107 0208 	add.w	r2, r7, #8
 800a402:	4610      	mov	r0, r2
 800a404:	4798      	blx	r3
 800a406:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	3301      	adds	r3, #1
 800a40c:	2207      	movs	r2, #7
 800a40e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a410:	e00f      	b.n	800a432 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a412:	6839      	ldr	r1, [r7, #0]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 f9d9 	bl	800a7cc <USBD_CtlError>
        err++;
 800a41a:	7afb      	ldrb	r3, [r7, #11]
 800a41c:	3301      	adds	r3, #1
 800a41e:	72fb      	strb	r3, [r7, #11]
      break;
 800a420:	e007      	b.n	800a432 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a422:	6839      	ldr	r1, [r7, #0]
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 f9d1 	bl	800a7cc <USBD_CtlError>
      err++;
 800a42a:	7afb      	ldrb	r3, [r7, #11]
 800a42c:	3301      	adds	r3, #1
 800a42e:	72fb      	strb	r3, [r7, #11]
      break;
 800a430:	bf00      	nop
  }

  if (err != 0U)
 800a432:	7afb      	ldrb	r3, [r7, #11]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d11c      	bne.n	800a472 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a438:	893b      	ldrh	r3, [r7, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d011      	beq.n	800a462 <USBD_GetDescriptor+0x2b6>
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	88db      	ldrh	r3, [r3, #6]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00d      	beq.n	800a462 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	88da      	ldrh	r2, [r3, #6]
 800a44a:	893b      	ldrh	r3, [r7, #8]
 800a44c:	4293      	cmp	r3, r2
 800a44e:	bf28      	it	cs
 800a450:	4613      	movcs	r3, r2
 800a452:	b29b      	uxth	r3, r3
 800a454:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a456:	893b      	ldrh	r3, [r7, #8]
 800a458:	461a      	mov	r2, r3
 800a45a:	68f9      	ldr	r1, [r7, #12]
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 fa1f 	bl	800a8a0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	88db      	ldrh	r3, [r3, #6]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d104      	bne.n	800a474 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 fa76 	bl	800a95c <USBD_CtlSendStatus>
 800a470:	e000      	b.n	800a474 <USBD_GetDescriptor+0x2c8>
    return;
 800a472:	bf00      	nop
    }
  }
}
 800a474:	3710      	adds	r7, #16
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop

0800a47c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	889b      	ldrh	r3, [r3, #4]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d130      	bne.n	800a4f0 <USBD_SetAddress+0x74>
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	88db      	ldrh	r3, [r3, #6]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d12c      	bne.n	800a4f0 <USBD_SetAddress+0x74>
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	885b      	ldrh	r3, [r3, #2]
 800a49a:	2b7f      	cmp	r3, #127	; 0x7f
 800a49c:	d828      	bhi.n	800a4f0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	885b      	ldrh	r3, [r3, #2]
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4b0:	2b03      	cmp	r3, #3
 800a4b2:	d104      	bne.n	800a4be <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a4b4:	6839      	ldr	r1, [r7, #0]
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f000 f988 	bl	800a7cc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4bc:	e01c      	b.n	800a4f8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	7bfa      	ldrb	r2, [r7, #15]
 800a4c2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a4c6:	7bfb      	ldrb	r3, [r7, #15]
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 fe48 	bl	800b160 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f000 fa43 	bl	800a95c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d004      	beq.n	800a4e6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2202      	movs	r2, #2
 800a4e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4e4:	e008      	b.n	800a4f8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4ee:	e003      	b.n	800a4f8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 f96a 	bl	800a7cc <USBD_CtlError>
  }
}
 800a4f8:	bf00      	nop
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	885b      	ldrh	r3, [r3, #2]
 800a50e:	b2da      	uxtb	r2, r3
 800a510:	4b41      	ldr	r3, [pc, #260]	; (800a618 <USBD_SetConfig+0x118>)
 800a512:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a514:	4b40      	ldr	r3, [pc, #256]	; (800a618 <USBD_SetConfig+0x118>)
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	2b01      	cmp	r3, #1
 800a51a:	d904      	bls.n	800a526 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 f954 	bl	800a7cc <USBD_CtlError>
 800a524:	e075      	b.n	800a612 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a52c:	2b02      	cmp	r3, #2
 800a52e:	d002      	beq.n	800a536 <USBD_SetConfig+0x36>
 800a530:	2b03      	cmp	r3, #3
 800a532:	d023      	beq.n	800a57c <USBD_SetConfig+0x7c>
 800a534:	e062      	b.n	800a5fc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a536:	4b38      	ldr	r3, [pc, #224]	; (800a618 <USBD_SetConfig+0x118>)
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d01a      	beq.n	800a574 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a53e:	4b36      	ldr	r3, [pc, #216]	; (800a618 <USBD_SetConfig+0x118>)
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	461a      	mov	r2, r3
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2203      	movs	r2, #3
 800a54c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a550:	4b31      	ldr	r3, [pc, #196]	; (800a618 <USBD_SetConfig+0x118>)
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	4619      	mov	r1, r3
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7ff f9f3 	bl	8009942 <USBD_SetClassConfig>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b02      	cmp	r3, #2
 800a560:	d104      	bne.n	800a56c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a562:	6839      	ldr	r1, [r7, #0]
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f931 	bl	800a7cc <USBD_CtlError>
            return;
 800a56a:	e052      	b.n	800a612 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f9f5 	bl	800a95c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a572:	e04e      	b.n	800a612 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 f9f1 	bl	800a95c <USBD_CtlSendStatus>
        break;
 800a57a:	e04a      	b.n	800a612 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a57c:	4b26      	ldr	r3, [pc, #152]	; (800a618 <USBD_SetConfig+0x118>)
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d112      	bne.n	800a5aa <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2202      	movs	r2, #2
 800a588:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a58c:	4b22      	ldr	r3, [pc, #136]	; (800a618 <USBD_SetConfig+0x118>)
 800a58e:	781b      	ldrb	r3, [r3, #0]
 800a590:	461a      	mov	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a596:	4b20      	ldr	r3, [pc, #128]	; (800a618 <USBD_SetConfig+0x118>)
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	4619      	mov	r1, r3
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f7ff f9ef 	bl	8009980 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 f9da 	bl	800a95c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a5a8:	e033      	b.n	800a612 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a5aa:	4b1b      	ldr	r3, [pc, #108]	; (800a618 <USBD_SetConfig+0x118>)
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	429a      	cmp	r2, r3
 800a5b6:	d01d      	beq.n	800a5f4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	4619      	mov	r1, r3
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f7ff f9dd 	bl	8009980 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a5c6:	4b14      	ldr	r3, [pc, #80]	; (800a618 <USBD_SetConfig+0x118>)
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a5d0:	4b11      	ldr	r3, [pc, #68]	; (800a618 <USBD_SetConfig+0x118>)
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7ff f9b3 	bl	8009942 <USBD_SetClassConfig>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b02      	cmp	r3, #2
 800a5e0:	d104      	bne.n	800a5ec <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a5e2:	6839      	ldr	r1, [r7, #0]
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 f8f1 	bl	800a7cc <USBD_CtlError>
            return;
 800a5ea:	e012      	b.n	800a612 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f9b5 	bl	800a95c <USBD_CtlSendStatus>
        break;
 800a5f2:	e00e      	b.n	800a612 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 f9b1 	bl	800a95c <USBD_CtlSendStatus>
        break;
 800a5fa:	e00a      	b.n	800a612 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a5fc:	6839      	ldr	r1, [r7, #0]
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 f8e4 	bl	800a7cc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a604:	4b04      	ldr	r3, [pc, #16]	; (800a618 <USBD_SetConfig+0x118>)
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	4619      	mov	r1, r3
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff f9b8 	bl	8009980 <USBD_ClrClassConfig>
        break;
 800a610:	bf00      	nop
    }
  }
}
 800a612:	3708      	adds	r7, #8
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}
 800a618:	200001c4 	.word	0x200001c4

0800a61c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b082      	sub	sp, #8
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	88db      	ldrh	r3, [r3, #6]
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d004      	beq.n	800a638 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f000 f8cb 	bl	800a7cc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a636:	e021      	b.n	800a67c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a63e:	2b01      	cmp	r3, #1
 800a640:	db17      	blt.n	800a672 <USBD_GetConfig+0x56>
 800a642:	2b02      	cmp	r3, #2
 800a644:	dd02      	ble.n	800a64c <USBD_GetConfig+0x30>
 800a646:	2b03      	cmp	r3, #3
 800a648:	d00b      	beq.n	800a662 <USBD_GetConfig+0x46>
 800a64a:	e012      	b.n	800a672 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	3308      	adds	r3, #8
 800a656:	2201      	movs	r2, #1
 800a658:	4619      	mov	r1, r3
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 f920 	bl	800a8a0 <USBD_CtlSendData>
        break;
 800a660:	e00c      	b.n	800a67c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	3304      	adds	r3, #4
 800a666:	2201      	movs	r2, #1
 800a668:	4619      	mov	r1, r3
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f000 f918 	bl	800a8a0 <USBD_CtlSendData>
        break;
 800a670:	e004      	b.n	800a67c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800a672:	6839      	ldr	r1, [r7, #0]
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 f8a9 	bl	800a7cc <USBD_CtlError>
        break;
 800a67a:	bf00      	nop
}
 800a67c:	bf00      	nop
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a694:	3b01      	subs	r3, #1
 800a696:	2b02      	cmp	r3, #2
 800a698:	d81e      	bhi.n	800a6d8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	88db      	ldrh	r3, [r3, #6]
 800a69e:	2b02      	cmp	r3, #2
 800a6a0:	d004      	beq.n	800a6ac <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a6a2:	6839      	ldr	r1, [r7, #0]
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 f891 	bl	800a7cc <USBD_CtlError>
        break;
 800a6aa:	e01a      	b.n	800a6e2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d005      	beq.n	800a6c8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	f043 0202 	orr.w	r2, r3, #2
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	330c      	adds	r3, #12
 800a6cc:	2202      	movs	r2, #2
 800a6ce:	4619      	mov	r1, r3
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 f8e5 	bl	800a8a0 <USBD_CtlSendData>
      break;
 800a6d6:	e004      	b.n	800a6e2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a6d8:	6839      	ldr	r1, [r7, #0]
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 f876 	bl	800a7cc <USBD_CtlError>
      break;
 800a6e0:	bf00      	nop
  }
}
 800a6e2:	bf00      	nop
 800a6e4:	3708      	adds	r7, #8
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b082      	sub	sp, #8
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	885b      	ldrh	r3, [r3, #2]
 800a6f8:	2b01      	cmp	r3, #1
 800a6fa:	d106      	bne.n	800a70a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2201      	movs	r2, #1
 800a700:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 f929 	bl	800a95c <USBD_CtlSendStatus>
  }
}
 800a70a:	bf00      	nop
 800a70c:	3708      	adds	r7, #8
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b082      	sub	sp, #8
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
 800a71a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a722:	3b01      	subs	r3, #1
 800a724:	2b02      	cmp	r3, #2
 800a726:	d80b      	bhi.n	800a740 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	885b      	ldrh	r3, [r3, #2]
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d10c      	bne.n	800a74a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 f90f 	bl	800a95c <USBD_CtlSendStatus>
      }
      break;
 800a73e:	e004      	b.n	800a74a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a740:	6839      	ldr	r1, [r7, #0]
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 f842 	bl	800a7cc <USBD_CtlError>
      break;
 800a748:	e000      	b.n	800a74c <USBD_ClrFeature+0x3a>
      break;
 800a74a:	bf00      	nop
  }
}
 800a74c:	bf00      	nop
 800a74e:	3708      	adds	r7, #8
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a754:	b480      	push	{r7}
 800a756:	b083      	sub	sp, #12
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	781a      	ldrb	r2, [r3, #0]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	785a      	ldrb	r2, [r3, #1]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	3302      	adds	r3, #2
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	b29a      	uxth	r2, r3
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	3303      	adds	r3, #3
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	021b      	lsls	r3, r3, #8
 800a780:	b29b      	uxth	r3, r3
 800a782:	4413      	add	r3, r2
 800a784:	b29a      	uxth	r2, r3
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	3304      	adds	r3, #4
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	b29a      	uxth	r2, r3
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	3305      	adds	r3, #5
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	b29b      	uxth	r3, r3
 800a79a:	021b      	lsls	r3, r3, #8
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	4413      	add	r3, r2
 800a7a0:	b29a      	uxth	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	3306      	adds	r3, #6
 800a7aa:	781b      	ldrb	r3, [r3, #0]
 800a7ac:	b29a      	uxth	r2, r3
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	3307      	adds	r3, #7
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	021b      	lsls	r3, r3, #8
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	4413      	add	r3, r2
 800a7bc:	b29a      	uxth	r2, r3
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	80da      	strh	r2, [r3, #6]

}
 800a7c2:	bf00      	nop
 800a7c4:	370c      	adds	r7, #12
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bc80      	pop	{r7}
 800a7ca:	4770      	bx	lr

0800a7cc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a7d6:	2180      	movs	r1, #128	; 0x80
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f000 fc57 	bl	800b08c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a7de:	2100      	movs	r1, #0
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 fc53 	bl	800b08c <USBD_LL_StallEP>
}
 800a7e6:	bf00      	nop
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b086      	sub	sp, #24
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	60f8      	str	r0, [r7, #12]
 800a7f6:	60b9      	str	r1, [r7, #8]
 800a7f8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d032      	beq.n	800a86a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a804:	68f8      	ldr	r0, [r7, #12]
 800a806:	f000 f834 	bl	800a872 <USBD_GetLen>
 800a80a:	4603      	mov	r3, r0
 800a80c:	3301      	adds	r3, #1
 800a80e:	b29b      	uxth	r3, r3
 800a810:	005b      	lsls	r3, r3, #1
 800a812:	b29a      	uxth	r2, r3
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a818:	7dfb      	ldrb	r3, [r7, #23]
 800a81a:	1c5a      	adds	r2, r3, #1
 800a81c:	75fa      	strb	r2, [r7, #23]
 800a81e:	461a      	mov	r2, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	4413      	add	r3, r2
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	7812      	ldrb	r2, [r2, #0]
 800a828:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a82a:	7dfb      	ldrb	r3, [r7, #23]
 800a82c:	1c5a      	adds	r2, r3, #1
 800a82e:	75fa      	strb	r2, [r7, #23]
 800a830:	461a      	mov	r2, r3
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	4413      	add	r3, r2
 800a836:	2203      	movs	r2, #3
 800a838:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a83a:	e012      	b.n	800a862 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	1c5a      	adds	r2, r3, #1
 800a840:	60fa      	str	r2, [r7, #12]
 800a842:	7dfa      	ldrb	r2, [r7, #23]
 800a844:	1c51      	adds	r1, r2, #1
 800a846:	75f9      	strb	r1, [r7, #23]
 800a848:	4611      	mov	r1, r2
 800a84a:	68ba      	ldr	r2, [r7, #8]
 800a84c:	440a      	add	r2, r1
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a852:	7dfb      	ldrb	r3, [r7, #23]
 800a854:	1c5a      	adds	r2, r3, #1
 800a856:	75fa      	strb	r2, [r7, #23]
 800a858:	461a      	mov	r2, r3
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	4413      	add	r3, r2
 800a85e:	2200      	movs	r2, #0
 800a860:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d1e8      	bne.n	800a83c <USBD_GetString+0x4e>
    }
  }
}
 800a86a:	bf00      	nop
 800a86c:	3718      	adds	r7, #24
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}

0800a872 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a872:	b480      	push	{r7}
 800a874:	b085      	sub	sp, #20
 800a876:	af00      	add	r7, sp, #0
 800a878:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a87a:	2300      	movs	r3, #0
 800a87c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a87e:	e005      	b.n	800a88c <USBD_GetLen+0x1a>
  {
    len++;
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	3301      	adds	r3, #1
 800a884:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	3301      	adds	r3, #1
 800a88a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1f5      	bne.n	800a880 <USBD_GetLen+0xe>
  }

  return len;
 800a894:	7bfb      	ldrb	r3, [r7, #15]
}
 800a896:	4618      	mov	r0, r3
 800a898:	3714      	adds	r7, #20
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bc80      	pop	{r7}
 800a89e:	4770      	bx	lr

0800a8a0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b084      	sub	sp, #16
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	60f8      	str	r0, [r7, #12]
 800a8a8:	60b9      	str	r1, [r7, #8]
 800a8aa:	4613      	mov	r3, r2
 800a8ac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2202      	movs	r2, #2
 800a8b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a8b6:	88fa      	ldrh	r2, [r7, #6]
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a8bc:	88fa      	ldrh	r2, [r7, #6]
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8c2:	88fb      	ldrh	r3, [r7, #6]
 800a8c4:	68ba      	ldr	r2, [r7, #8]
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	68f8      	ldr	r0, [r7, #12]
 800a8ca:	f000 fc68 	bl	800b19e <USBD_LL_Transmit>

  return USBD_OK;
 800a8ce:	2300      	movs	r3, #0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	60b9      	str	r1, [r7, #8]
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a8e6:	88fb      	ldrh	r3, [r7, #6]
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	2100      	movs	r1, #0
 800a8ec:	68f8      	ldr	r0, [r7, #12]
 800a8ee:	f000 fc56 	bl	800b19e <USBD_LL_Transmit>

  return USBD_OK;
 800a8f2:	2300      	movs	r3, #0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	4613      	mov	r3, r2
 800a908:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2203      	movs	r2, #3
 800a90e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a912:	88fa      	ldrh	r2, [r7, #6]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a91a:	88fa      	ldrh	r2, [r7, #6]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a922:	88fb      	ldrh	r3, [r7, #6]
 800a924:	68ba      	ldr	r2, [r7, #8]
 800a926:	2100      	movs	r1, #0
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f000 fc5b 	bl	800b1e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	4613      	mov	r3, r2
 800a944:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a946:	88fb      	ldrh	r3, [r7, #6]
 800a948:	68ba      	ldr	r2, [r7, #8]
 800a94a:	2100      	movs	r1, #0
 800a94c:	68f8      	ldr	r0, [r7, #12]
 800a94e:	f000 fc49 	bl	800b1e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	bd80      	pop	{r7, pc}

0800a95c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b082      	sub	sp, #8
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2204      	movs	r2, #4
 800a968:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a96c:	2300      	movs	r3, #0
 800a96e:	2200      	movs	r2, #0
 800a970:	2100      	movs	r1, #0
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 fc13 	bl	800b19e <USBD_LL_Transmit>

  return USBD_OK;
 800a978:	2300      	movs	r3, #0
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3708      	adds	r7, #8
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b082      	sub	sp, #8
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2205      	movs	r2, #5
 800a98e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a992:	2300      	movs	r3, #0
 800a994:	2200      	movs	r2, #0
 800a996:	2100      	movs	r1, #0
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 fc23 	bl	800b1e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3708      	adds	r7, #8
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	4912      	ldr	r1, [pc, #72]	; (800a9f8 <MX_USB_DEVICE_Init+0x50>)
 800a9b0:	4812      	ldr	r0, [pc, #72]	; (800a9fc <MX_USB_DEVICE_Init+0x54>)
 800a9b2:	f7fe ff6c 	bl	800988e <USBD_Init>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d001      	beq.n	800a9c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a9bc:	f7f8 fa7a 	bl	8002eb4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a9c0:	490f      	ldr	r1, [pc, #60]	; (800aa00 <MX_USB_DEVICE_Init+0x58>)
 800a9c2:	480e      	ldr	r0, [pc, #56]	; (800a9fc <MX_USB_DEVICE_Init+0x54>)
 800a9c4:	f7fe ff8e 	bl	80098e4 <USBD_RegisterClass>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d001      	beq.n	800a9d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a9ce:	f7f8 fa71 	bl	8002eb4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a9d2:	490c      	ldr	r1, [pc, #48]	; (800aa04 <MX_USB_DEVICE_Init+0x5c>)
 800a9d4:	4809      	ldr	r0, [pc, #36]	; (800a9fc <MX_USB_DEVICE_Init+0x54>)
 800a9d6:	f7fe febf 	bl	8009758 <USBD_CDC_RegisterInterface>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d001      	beq.n	800a9e4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a9e0:	f7f8 fa68 	bl	8002eb4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a9e4:	4805      	ldr	r0, [pc, #20]	; (800a9fc <MX_USB_DEVICE_Init+0x54>)
 800a9e6:	f7fe ff96 	bl	8009916 <USBD_Start>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d001      	beq.n	800a9f4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a9f0:	f7f8 fa60 	bl	8002eb4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a9f4:	bf00      	nop
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	20000134 	.word	0x20000134
 800a9fc:	20000af8 	.word	0x20000af8
 800aa00:	20000020 	.word	0x20000020
 800aa04:	20000124 	.word	0x20000124

0800aa08 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	4905      	ldr	r1, [pc, #20]	; (800aa24 <CDC_Init_FS+0x1c>)
 800aa10:	4805      	ldr	r0, [pc, #20]	; (800aa28 <CDC_Init_FS+0x20>)
 800aa12:	f7fe feb7 	bl	8009784 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aa16:	4905      	ldr	r1, [pc, #20]	; (800aa2c <CDC_Init_FS+0x24>)
 800aa18:	4803      	ldr	r0, [pc, #12]	; (800aa28 <CDC_Init_FS+0x20>)
 800aa1a:	f7fe fecc 	bl	80097b6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aa1e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	200011a4 	.word	0x200011a4
 800aa28:	20000af8 	.word	0x20000af8
 800aa2c:	20000dbc 	.word	0x20000dbc

0800aa30 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aa30:	b480      	push	{r7}
 800aa32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aa34:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bc80      	pop	{r7}
 800aa3c:	4770      	bx	lr
	...

0800aa40 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	4603      	mov	r3, r0
 800aa48:	6039      	str	r1, [r7, #0]
 800aa4a:	71fb      	strb	r3, [r7, #7]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aa50:	79fb      	ldrb	r3, [r7, #7]
 800aa52:	2b23      	cmp	r3, #35	; 0x23
 800aa54:	d84a      	bhi.n	800aaec <CDC_Control_FS+0xac>
 800aa56:	a201      	add	r2, pc, #4	; (adr r2, 800aa5c <CDC_Control_FS+0x1c>)
 800aa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa5c:	0800aaed 	.word	0x0800aaed
 800aa60:	0800aaed 	.word	0x0800aaed
 800aa64:	0800aaed 	.word	0x0800aaed
 800aa68:	0800aaed 	.word	0x0800aaed
 800aa6c:	0800aaed 	.word	0x0800aaed
 800aa70:	0800aaed 	.word	0x0800aaed
 800aa74:	0800aaed 	.word	0x0800aaed
 800aa78:	0800aaed 	.word	0x0800aaed
 800aa7c:	0800aaed 	.word	0x0800aaed
 800aa80:	0800aaed 	.word	0x0800aaed
 800aa84:	0800aaed 	.word	0x0800aaed
 800aa88:	0800aaed 	.word	0x0800aaed
 800aa8c:	0800aaed 	.word	0x0800aaed
 800aa90:	0800aaed 	.word	0x0800aaed
 800aa94:	0800aaed 	.word	0x0800aaed
 800aa98:	0800aaed 	.word	0x0800aaed
 800aa9c:	0800aaed 	.word	0x0800aaed
 800aaa0:	0800aaed 	.word	0x0800aaed
 800aaa4:	0800aaed 	.word	0x0800aaed
 800aaa8:	0800aaed 	.word	0x0800aaed
 800aaac:	0800aaed 	.word	0x0800aaed
 800aab0:	0800aaed 	.word	0x0800aaed
 800aab4:	0800aaed 	.word	0x0800aaed
 800aab8:	0800aaed 	.word	0x0800aaed
 800aabc:	0800aaed 	.word	0x0800aaed
 800aac0:	0800aaed 	.word	0x0800aaed
 800aac4:	0800aaed 	.word	0x0800aaed
 800aac8:	0800aaed 	.word	0x0800aaed
 800aacc:	0800aaed 	.word	0x0800aaed
 800aad0:	0800aaed 	.word	0x0800aaed
 800aad4:	0800aaed 	.word	0x0800aaed
 800aad8:	0800aaed 	.word	0x0800aaed
 800aadc:	0800aaed 	.word	0x0800aaed
 800aae0:	0800aaed 	.word	0x0800aaed
 800aae4:	0800aaed 	.word	0x0800aaed
 800aae8:	0800aaed 	.word	0x0800aaed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aaec:	bf00      	nop
  }

  return (USBD_OK);
 800aaee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	370c      	adds	r7, #12
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bc80      	pop	{r7}
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop

0800aafc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	resiveRx(Buf, Len);
 800ab06:	6839      	ldr	r1, [r7, #0]
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f7f8 f939 	bl	8002d80 <resiveRx>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab0e:	6879      	ldr	r1, [r7, #4]
 800ab10:	4805      	ldr	r0, [pc, #20]	; (800ab28 <CDC_Receive_FS+0x2c>)
 800ab12:	f7fe fe50 	bl	80097b6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ab16:	4804      	ldr	r0, [pc, #16]	; (800ab28 <CDC_Receive_FS+0x2c>)
 800ab18:	f7fe fe8f 	bl	800983a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ab1c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3708      	adds	r7, #8
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
 800ab26:	bf00      	nop
 800ab28:	20000af8 	.word	0x20000af8

0800ab2c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b084      	sub	sp, #16
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	460b      	mov	r3, r1
 800ab36:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ab3c:	4b0d      	ldr	r3, [pc, #52]	; (800ab74 <CDC_Transmit_FS+0x48>)
 800ab3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab42:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e00b      	b.n	800ab6a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ab52:	887b      	ldrh	r3, [r7, #2]
 800ab54:	461a      	mov	r2, r3
 800ab56:	6879      	ldr	r1, [r7, #4]
 800ab58:	4806      	ldr	r0, [pc, #24]	; (800ab74 <CDC_Transmit_FS+0x48>)
 800ab5a:	f7fe fe13 	bl	8009784 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ab5e:	4805      	ldr	r0, [pc, #20]	; (800ab74 <CDC_Transmit_FS+0x48>)
 800ab60:	f7fe fe3c 	bl	80097dc <USBD_CDC_TransmitPacket>
 800ab64:	4603      	mov	r3, r0
 800ab66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ab68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	20000af8 	.word	0x20000af8

0800ab78 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	4603      	mov	r3, r0
 800ab80:	6039      	str	r1, [r7, #0]
 800ab82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	2212      	movs	r2, #18
 800ab88:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ab8a:	4b03      	ldr	r3, [pc, #12]	; (800ab98 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	370c      	adds	r7, #12
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bc80      	pop	{r7}
 800ab94:	4770      	bx	lr
 800ab96:	bf00      	nop
 800ab98:	20000150 	.word	0x20000150

0800ab9c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	4603      	mov	r3, r0
 800aba4:	6039      	str	r1, [r7, #0]
 800aba6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2204      	movs	r2, #4
 800abac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800abae:	4b03      	ldr	r3, [pc, #12]	; (800abbc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bc80      	pop	{r7}
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	20000164 	.word	0x20000164

0800abc0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	4603      	mov	r3, r0
 800abc8:	6039      	str	r1, [r7, #0]
 800abca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800abcc:	79fb      	ldrb	r3, [r7, #7]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d105      	bne.n	800abde <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	4907      	ldr	r1, [pc, #28]	; (800abf4 <USBD_FS_ProductStrDescriptor+0x34>)
 800abd6:	4808      	ldr	r0, [pc, #32]	; (800abf8 <USBD_FS_ProductStrDescriptor+0x38>)
 800abd8:	f7ff fe09 	bl	800a7ee <USBD_GetString>
 800abdc:	e004      	b.n	800abe8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800abde:	683a      	ldr	r2, [r7, #0]
 800abe0:	4904      	ldr	r1, [pc, #16]	; (800abf4 <USBD_FS_ProductStrDescriptor+0x34>)
 800abe2:	4805      	ldr	r0, [pc, #20]	; (800abf8 <USBD_FS_ProductStrDescriptor+0x38>)
 800abe4:	f7ff fe03 	bl	800a7ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800abe8:	4b02      	ldr	r3, [pc, #8]	; (800abf4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800abea:	4618      	mov	r0, r3
 800abec:	3708      	adds	r7, #8
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	bf00      	nop
 800abf4:	2000158c 	.word	0x2000158c
 800abf8:	0800b398 	.word	0x0800b398

0800abfc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b082      	sub	sp, #8
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	4603      	mov	r3, r0
 800ac04:	6039      	str	r1, [r7, #0]
 800ac06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ac08:	683a      	ldr	r2, [r7, #0]
 800ac0a:	4904      	ldr	r1, [pc, #16]	; (800ac1c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac0c:	4804      	ldr	r0, [pc, #16]	; (800ac20 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac0e:	f7ff fdee 	bl	800a7ee <USBD_GetString>
  return USBD_StrDesc;
 800ac12:	4b02      	ldr	r3, [pc, #8]	; (800ac1c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	2000158c 	.word	0x2000158c
 800ac20:	0800b3b0 	.word	0x0800b3b0

0800ac24 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	6039      	str	r1, [r7, #0]
 800ac2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	221a      	movs	r2, #26
 800ac34:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ac36:	f000 f843 	bl	800acc0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ac3a:	4b02      	ldr	r3, [pc, #8]	; (800ac44 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3708      	adds	r7, #8
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	20000168 	.word	0x20000168

0800ac48 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	4603      	mov	r3, r0
 800ac50:	6039      	str	r1, [r7, #0]
 800ac52:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ac54:	79fb      	ldrb	r3, [r7, #7]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d105      	bne.n	800ac66 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac5a:	683a      	ldr	r2, [r7, #0]
 800ac5c:	4907      	ldr	r1, [pc, #28]	; (800ac7c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac5e:	4808      	ldr	r0, [pc, #32]	; (800ac80 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac60:	f7ff fdc5 	bl	800a7ee <USBD_GetString>
 800ac64:	e004      	b.n	800ac70 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ac66:	683a      	ldr	r2, [r7, #0]
 800ac68:	4904      	ldr	r1, [pc, #16]	; (800ac7c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ac6a:	4805      	ldr	r0, [pc, #20]	; (800ac80 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ac6c:	f7ff fdbf 	bl	800a7ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac70:	4b02      	ldr	r3, [pc, #8]	; (800ac7c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3708      	adds	r7, #8
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	2000158c 	.word	0x2000158c
 800ac80:	0800b3c4 	.word	0x0800b3c4

0800ac84 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	6039      	str	r1, [r7, #0]
 800ac8e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac90:	79fb      	ldrb	r3, [r7, #7]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d105      	bne.n	800aca2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ac96:	683a      	ldr	r2, [r7, #0]
 800ac98:	4907      	ldr	r1, [pc, #28]	; (800acb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ac9a:	4808      	ldr	r0, [pc, #32]	; (800acbc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ac9c:	f7ff fda7 	bl	800a7ee <USBD_GetString>
 800aca0:	e004      	b.n	800acac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	4904      	ldr	r1, [pc, #16]	; (800acb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800aca6:	4805      	ldr	r0, [pc, #20]	; (800acbc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800aca8:	f7ff fda1 	bl	800a7ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800acac:	4b02      	ldr	r3, [pc, #8]	; (800acb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3708      	adds	r7, #8
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
 800acb6:	bf00      	nop
 800acb8:	2000158c 	.word	0x2000158c
 800acbc:	0800b3d0 	.word	0x0800b3d0

0800acc0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800acc6:	4b0f      	ldr	r3, [pc, #60]	; (800ad04 <Get_SerialNum+0x44>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800accc:	4b0e      	ldr	r3, [pc, #56]	; (800ad08 <Get_SerialNum+0x48>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800acd2:	4b0e      	ldr	r3, [pc, #56]	; (800ad0c <Get_SerialNum+0x4c>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800acd8:	68fa      	ldr	r2, [r7, #12]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	4413      	add	r3, r2
 800acde:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d009      	beq.n	800acfa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ace6:	2208      	movs	r2, #8
 800ace8:	4909      	ldr	r1, [pc, #36]	; (800ad10 <Get_SerialNum+0x50>)
 800acea:	68f8      	ldr	r0, [r7, #12]
 800acec:	f000 f814 	bl	800ad18 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800acf0:	2204      	movs	r2, #4
 800acf2:	4908      	ldr	r1, [pc, #32]	; (800ad14 <Get_SerialNum+0x54>)
 800acf4:	68b8      	ldr	r0, [r7, #8]
 800acf6:	f000 f80f 	bl	800ad18 <IntToUnicode>
  }
}
 800acfa:	bf00      	nop
 800acfc:	3710      	adds	r7, #16
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	1ffff7e8 	.word	0x1ffff7e8
 800ad08:	1ffff7ec 	.word	0x1ffff7ec
 800ad0c:	1ffff7f0 	.word	0x1ffff7f0
 800ad10:	2000016a 	.word	0x2000016a
 800ad14:	2000017a 	.word	0x2000017a

0800ad18 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b087      	sub	sp, #28
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	60f8      	str	r0, [r7, #12]
 800ad20:	60b9      	str	r1, [r7, #8]
 800ad22:	4613      	mov	r3, r2
 800ad24:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ad26:	2300      	movs	r3, #0
 800ad28:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	75fb      	strb	r3, [r7, #23]
 800ad2e:	e027      	b.n	800ad80 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	0f1b      	lsrs	r3, r3, #28
 800ad34:	2b09      	cmp	r3, #9
 800ad36:	d80b      	bhi.n	800ad50 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	0f1b      	lsrs	r3, r3, #28
 800ad3c:	b2da      	uxtb	r2, r3
 800ad3e:	7dfb      	ldrb	r3, [r7, #23]
 800ad40:	005b      	lsls	r3, r3, #1
 800ad42:	4619      	mov	r1, r3
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	440b      	add	r3, r1
 800ad48:	3230      	adds	r2, #48	; 0x30
 800ad4a:	b2d2      	uxtb	r2, r2
 800ad4c:	701a      	strb	r2, [r3, #0]
 800ad4e:	e00a      	b.n	800ad66 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	0f1b      	lsrs	r3, r3, #28
 800ad54:	b2da      	uxtb	r2, r3
 800ad56:	7dfb      	ldrb	r3, [r7, #23]
 800ad58:	005b      	lsls	r3, r3, #1
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	440b      	add	r3, r1
 800ad60:	3237      	adds	r2, #55	; 0x37
 800ad62:	b2d2      	uxtb	r2, r2
 800ad64:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	011b      	lsls	r3, r3, #4
 800ad6a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ad6c:	7dfb      	ldrb	r3, [r7, #23]
 800ad6e:	005b      	lsls	r3, r3, #1
 800ad70:	3301      	adds	r3, #1
 800ad72:	68ba      	ldr	r2, [r7, #8]
 800ad74:	4413      	add	r3, r2
 800ad76:	2200      	movs	r2, #0
 800ad78:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ad7a:	7dfb      	ldrb	r3, [r7, #23]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	75fb      	strb	r3, [r7, #23]
 800ad80:	7dfa      	ldrb	r2, [r7, #23]
 800ad82:	79fb      	ldrb	r3, [r7, #7]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d3d3      	bcc.n	800ad30 <IntToUnicode+0x18>
  }
}
 800ad88:	bf00      	nop
 800ad8a:	371c      	adds	r7, #28
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bc80      	pop	{r7}
 800ad90:	4770      	bx	lr
	...

0800ad94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a0d      	ldr	r2, [pc, #52]	; (800add8 <HAL_PCD_MspInit+0x44>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d113      	bne.n	800adce <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ada6:	4b0d      	ldr	r3, [pc, #52]	; (800addc <HAL_PCD_MspInit+0x48>)
 800ada8:	69db      	ldr	r3, [r3, #28]
 800adaa:	4a0c      	ldr	r2, [pc, #48]	; (800addc <HAL_PCD_MspInit+0x48>)
 800adac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800adb0:	61d3      	str	r3, [r2, #28]
 800adb2:	4b0a      	ldr	r3, [pc, #40]	; (800addc <HAL_PCD_MspInit+0x48>)
 800adb4:	69db      	ldr	r3, [r3, #28]
 800adb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800adba:	60fb      	str	r3, [r7, #12]
 800adbc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800adbe:	2200      	movs	r2, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	2014      	movs	r0, #20
 800adc4:	f7f8 ff33 	bl	8003c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800adc8:	2014      	movs	r0, #20
 800adca:	f7f8 ff4c 	bl	8003c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800adce:	bf00      	nop
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	40005c00 	.word	0x40005c00
 800addc:	40021000 	.word	0x40021000

0800ade0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800adf4:	4619      	mov	r1, r3
 800adf6:	4610      	mov	r0, r2
 800adf8:	f7fe fdd5 	bl	80099a6 <USBD_LL_SetupStage>
}
 800adfc:	bf00      	nop
 800adfe:	3708      	adds	r7, #8
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ae16:	78fa      	ldrb	r2, [r7, #3]
 800ae18:	6879      	ldr	r1, [r7, #4]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	009b      	lsls	r3, r3, #2
 800ae1e:	4413      	add	r3, r2
 800ae20:	00db      	lsls	r3, r3, #3
 800ae22:	440b      	add	r3, r1
 800ae24:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	78fb      	ldrb	r3, [r7, #3]
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	f7fe fe05 	bl	8009a3c <USBD_LL_DataOutStage>
}
 800ae32:	bf00      	nop
 800ae34:	3708      	adds	r7, #8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b082      	sub	sp, #8
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
 800ae42:	460b      	mov	r3, r1
 800ae44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ae4c:	78fa      	ldrb	r2, [r7, #3]
 800ae4e:	6879      	ldr	r1, [r7, #4]
 800ae50:	4613      	mov	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	4413      	add	r3, r2
 800ae56:	00db      	lsls	r3, r3, #3
 800ae58:	440b      	add	r3, r1
 800ae5a:	333c      	adds	r3, #60	; 0x3c
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	78fb      	ldrb	r3, [r7, #3]
 800ae60:	4619      	mov	r1, r3
 800ae62:	f7fe fe5c 	bl	8009b1e <USBD_LL_DataInStage>
}
 800ae66:	bf00      	nop
 800ae68:	3708      	adds	r7, #8
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b082      	sub	sp, #8
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7fe ff6c 	bl	8009d5a <USBD_LL_SOF>
}
 800ae82:	bf00      	nop
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae8a:	b580      	push	{r7, lr}
 800ae8c:	b084      	sub	sp, #16
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ae92:	2301      	movs	r3, #1
 800ae94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	2b02      	cmp	r3, #2
 800ae9c:	d001      	beq.n	800aea2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ae9e:	f7f8 f809 	bl	8002eb4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800aea8:	7bfa      	ldrb	r2, [r7, #15]
 800aeaa:	4611      	mov	r1, r2
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7fe ff1c 	bl	8009cea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f7fe fed5 	bl	8009c68 <USBD_LL_Reset>
}
 800aebe:	bf00      	nop
 800aec0:	3710      	adds	r7, #16
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}
	...

0800aec8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fe ff16 	bl	8009d08 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	699b      	ldr	r3, [r3, #24]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d005      	beq.n	800aef0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aee4:	4b04      	ldr	r3, [pc, #16]	; (800aef8 <HAL_PCD_SuspendCallback+0x30>)
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	4a03      	ldr	r2, [pc, #12]	; (800aef8 <HAL_PCD_SuspendCallback+0x30>)
 800aeea:	f043 0306 	orr.w	r3, r3, #6
 800aeee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aef0:	bf00      	nop
 800aef2:	3708      	adds	r7, #8
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}
 800aef8:	e000ed00 	.word	0xe000ed00

0800aefc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fe ff10 	bl	8009d30 <USBD_LL_Resume>
}
 800af10:	bf00      	nop
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800af20:	4a28      	ldr	r2, [pc, #160]	; (800afc4 <USBD_LL_Init+0xac>)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a26      	ldr	r2, [pc, #152]	; (800afc4 <USBD_LL_Init+0xac>)
 800af2c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800af30:	4b24      	ldr	r3, [pc, #144]	; (800afc4 <USBD_LL_Init+0xac>)
 800af32:	4a25      	ldr	r2, [pc, #148]	; (800afc8 <USBD_LL_Init+0xb0>)
 800af34:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800af36:	4b23      	ldr	r3, [pc, #140]	; (800afc4 <USBD_LL_Init+0xac>)
 800af38:	2208      	movs	r2, #8
 800af3a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800af3c:	4b21      	ldr	r3, [pc, #132]	; (800afc4 <USBD_LL_Init+0xac>)
 800af3e:	2202      	movs	r2, #2
 800af40:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800af42:	4b20      	ldr	r3, [pc, #128]	; (800afc4 <USBD_LL_Init+0xac>)
 800af44:	2200      	movs	r2, #0
 800af46:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800af48:	4b1e      	ldr	r3, [pc, #120]	; (800afc4 <USBD_LL_Init+0xac>)
 800af4a:	2200      	movs	r2, #0
 800af4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800af4e:	4b1d      	ldr	r3, [pc, #116]	; (800afc4 <USBD_LL_Init+0xac>)
 800af50:	2200      	movs	r2, #0
 800af52:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800af54:	481b      	ldr	r0, [pc, #108]	; (800afc4 <USBD_LL_Init+0xac>)
 800af56:	f7f9 f82a 	bl	8003fae <HAL_PCD_Init>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d001      	beq.n	800af64 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800af60:	f7f7 ffa8 	bl	8002eb4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800af6a:	2318      	movs	r3, #24
 800af6c:	2200      	movs	r2, #0
 800af6e:	2100      	movs	r1, #0
 800af70:	f7fa fb5e 	bl	8005630 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800af7a:	2358      	movs	r3, #88	; 0x58
 800af7c:	2200      	movs	r2, #0
 800af7e:	2180      	movs	r1, #128	; 0x80
 800af80:	f7fa fb56 	bl	8005630 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800af8a:	23c0      	movs	r3, #192	; 0xc0
 800af8c:	2200      	movs	r2, #0
 800af8e:	2181      	movs	r1, #129	; 0x81
 800af90:	f7fa fb4e 	bl	8005630 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800af9a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800af9e:	2200      	movs	r2, #0
 800afa0:	2101      	movs	r1, #1
 800afa2:	f7fa fb45 	bl	8005630 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800afac:	f44f 7380 	mov.w	r3, #256	; 0x100
 800afb0:	2200      	movs	r2, #0
 800afb2:	2182      	movs	r1, #130	; 0x82
 800afb4:	f7fa fb3c 	bl	8005630 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800afb8:	2300      	movs	r3, #0
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3708      	adds	r7, #8
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	2000178c 	.word	0x2000178c
 800afc8:	40005c00 	.word	0x40005c00

0800afcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afd4:	2300      	movs	r3, #0
 800afd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afd8:	2300      	movs	r3, #0
 800afda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800afe2:	4618      	mov	r0, r3
 800afe4:	f7f9 f8ee 	bl	80041c4 <HAL_PCD_Start>
 800afe8:	4603      	mov	r3, r0
 800afea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afec:	7bfb      	ldrb	r3, [r7, #15]
 800afee:	4618      	mov	r0, r3
 800aff0:	f000 f94e 	bl	800b290 <USBD_Get_USB_Status>
 800aff4:	4603      	mov	r3, r0
 800aff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aff8:	7bbb      	ldrb	r3, [r7, #14]
}
 800affa:	4618      	mov	r0, r3
 800affc:	3710      	adds	r7, #16
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}

0800b002 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b002:	b580      	push	{r7, lr}
 800b004:	b084      	sub	sp, #16
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	4608      	mov	r0, r1
 800b00c:	4611      	mov	r1, r2
 800b00e:	461a      	mov	r2, r3
 800b010:	4603      	mov	r3, r0
 800b012:	70fb      	strb	r3, [r7, #3]
 800b014:	460b      	mov	r3, r1
 800b016:	70bb      	strb	r3, [r7, #2]
 800b018:	4613      	mov	r3, r2
 800b01a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b01c:	2300      	movs	r3, #0
 800b01e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b020:	2300      	movs	r3, #0
 800b022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b02a:	78bb      	ldrb	r3, [r7, #2]
 800b02c:	883a      	ldrh	r2, [r7, #0]
 800b02e:	78f9      	ldrb	r1, [r7, #3]
 800b030:	f7f9 fa68 	bl	8004504 <HAL_PCD_EP_Open>
 800b034:	4603      	mov	r3, r0
 800b036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b038:	7bfb      	ldrb	r3, [r7, #15]
 800b03a:	4618      	mov	r0, r3
 800b03c:	f000 f928 	bl	800b290 <USBD_Get_USB_Status>
 800b040:	4603      	mov	r3, r0
 800b042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b044:	7bbb      	ldrb	r3, [r7, #14]
}
 800b046:	4618      	mov	r0, r3
 800b048:	3710      	adds	r7, #16
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b084      	sub	sp, #16
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
 800b056:	460b      	mov	r3, r1
 800b058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b05e:	2300      	movs	r3, #0
 800b060:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b068:	78fa      	ldrb	r2, [r7, #3]
 800b06a:	4611      	mov	r1, r2
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7f9 faaf 	bl	80045d0 <HAL_PCD_EP_Close>
 800b072:	4603      	mov	r3, r0
 800b074:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b076:	7bfb      	ldrb	r3, [r7, #15]
 800b078:	4618      	mov	r0, r3
 800b07a:	f000 f909 	bl	800b290 <USBD_Get_USB_Status>
 800b07e:	4603      	mov	r3, r0
 800b080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b082:	7bbb      	ldrb	r3, [r7, #14]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	460b      	mov	r3, r1
 800b096:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b098:	2300      	movs	r3, #0
 800b09a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b09c:	2300      	movs	r3, #0
 800b09e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0a6:	78fa      	ldrb	r2, [r7, #3]
 800b0a8:	4611      	mov	r1, r2
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7f9 fb6f 	bl	800478e <HAL_PCD_EP_SetStall>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0b4:	7bfb      	ldrb	r3, [r7, #15]
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f000 f8ea 	bl	800b290 <USBD_Get_USB_Status>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3710      	adds	r7, #16
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b084      	sub	sp, #16
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0e4:	78fa      	ldrb	r2, [r7, #3]
 800b0e6:	4611      	mov	r1, r2
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f7f9 fbb0 	bl	800484e <HAL_PCD_EP_ClrStall>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f000 f8cb 	bl	800b290 <USBD_Get_USB_Status>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3710      	adds	r7, #16
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b108:	b480      	push	{r7}
 800b10a:	b085      	sub	sp, #20
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	460b      	mov	r3, r1
 800b112:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b11a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b11c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b120:	2b00      	cmp	r3, #0
 800b122:	da0c      	bge.n	800b13e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b124:	78fb      	ldrb	r3, [r7, #3]
 800b126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b12a:	68f9      	ldr	r1, [r7, #12]
 800b12c:	1c5a      	adds	r2, r3, #1
 800b12e:	4613      	mov	r3, r2
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	00db      	lsls	r3, r3, #3
 800b136:	440b      	add	r3, r1
 800b138:	3302      	adds	r3, #2
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	e00b      	b.n	800b156 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b13e:	78fb      	ldrb	r3, [r7, #3]
 800b140:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b144:	68f9      	ldr	r1, [r7, #12]
 800b146:	4613      	mov	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	4413      	add	r3, r2
 800b14c:	00db      	lsls	r3, r3, #3
 800b14e:	440b      	add	r3, r1
 800b150:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b154:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b156:	4618      	mov	r0, r3
 800b158:	3714      	adds	r7, #20
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bc80      	pop	{r7}
 800b15e:	4770      	bx	lr

0800b160 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b16c:	2300      	movs	r3, #0
 800b16e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b170:	2300      	movs	r3, #0
 800b172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b17a:	78fa      	ldrb	r2, [r7, #3]
 800b17c:	4611      	mov	r1, r2
 800b17e:	4618      	mov	r0, r3
 800b180:	f7f9 f99b 	bl	80044ba <HAL_PCD_SetAddress>
 800b184:	4603      	mov	r3, r0
 800b186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f000 f880 	bl	800b290 <USBD_Get_USB_Status>
 800b190:	4603      	mov	r3, r0
 800b192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b194:	7bbb      	ldrb	r3, [r7, #14]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3710      	adds	r7, #16
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}

0800b19e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b19e:	b580      	push	{r7, lr}
 800b1a0:	b086      	sub	sp, #24
 800b1a2:	af00      	add	r7, sp, #0
 800b1a4:	60f8      	str	r0, [r7, #12]
 800b1a6:	607a      	str	r2, [r7, #4]
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	460b      	mov	r3, r1
 800b1ac:	72fb      	strb	r3, [r7, #11]
 800b1ae:	4613      	mov	r3, r2
 800b1b0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b1c0:	893b      	ldrh	r3, [r7, #8]
 800b1c2:	7af9      	ldrb	r1, [r7, #11]
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	f7f9 fa9f 	bl	8004708 <HAL_PCD_EP_Transmit>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1ce:	7dfb      	ldrb	r3, [r7, #23]
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f000 f85d 	bl	800b290 <USBD_Get_USB_Status>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b1da:	7dbb      	ldrb	r3, [r7, #22]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b086      	sub	sp, #24
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	607a      	str	r2, [r7, #4]
 800b1ee:	461a      	mov	r2, r3
 800b1f0:	460b      	mov	r3, r1
 800b1f2:	72fb      	strb	r3, [r7, #11]
 800b1f4:	4613      	mov	r3, r2
 800b1f6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b206:	893b      	ldrh	r3, [r7, #8]
 800b208:	7af9      	ldrb	r1, [r7, #11]
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	f7f9 fa28 	bl	8004660 <HAL_PCD_EP_Receive>
 800b210:	4603      	mov	r3, r0
 800b212:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b214:	7dfb      	ldrb	r3, [r7, #23]
 800b216:	4618      	mov	r0, r3
 800b218:	f000 f83a 	bl	800b290 <USBD_Get_USB_Status>
 800b21c:	4603      	mov	r3, r0
 800b21e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b220:	7dbb      	ldrb	r3, [r7, #22]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3718      	adds	r7, #24
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b082      	sub	sp, #8
 800b22e:	af00      	add	r7, sp, #0
 800b230:	6078      	str	r0, [r7, #4]
 800b232:	460b      	mov	r3, r1
 800b234:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b23c:	78fa      	ldrb	r2, [r7, #3]
 800b23e:	4611      	mov	r1, r2
 800b240:	4618      	mov	r0, r3
 800b242:	f7f9 fa4a 	bl	80046da <HAL_PCD_EP_GetRxCount>
 800b246:	4603      	mov	r3, r0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3708      	adds	r7, #8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b258:	4b02      	ldr	r3, [pc, #8]	; (800b264 <USBD_static_malloc+0x14>)
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	370c      	adds	r7, #12
 800b25e:	46bd      	mov	sp, r7
 800b260:	bc80      	pop	{r7}
 800b262:	4770      	bx	lr
 800b264:	200001c8 	.word	0x200001c8

0800b268 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]

}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	bc80      	pop	{r7}
 800b278:	4770      	bx	lr

0800b27a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b27a:	b480      	push	{r7}
 800b27c:	b083      	sub	sp, #12
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
 800b282:	460b      	mov	r3, r1
 800b284:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b286:	bf00      	nop
 800b288:	370c      	adds	r7, #12
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bc80      	pop	{r7}
 800b28e:	4770      	bx	lr

0800b290 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	4603      	mov	r3, r0
 800b298:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b29e:	79fb      	ldrb	r3, [r7, #7]
 800b2a0:	2b03      	cmp	r3, #3
 800b2a2:	d817      	bhi.n	800b2d4 <USBD_Get_USB_Status+0x44>
 800b2a4:	a201      	add	r2, pc, #4	; (adr r2, 800b2ac <USBD_Get_USB_Status+0x1c>)
 800b2a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2aa:	bf00      	nop
 800b2ac:	0800b2bd 	.word	0x0800b2bd
 800b2b0:	0800b2c3 	.word	0x0800b2c3
 800b2b4:	0800b2c9 	.word	0x0800b2c9
 800b2b8:	0800b2cf 	.word	0x0800b2cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	73fb      	strb	r3, [r7, #15]
    break;
 800b2c0:	e00b      	b.n	800b2da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b2c2:	2302      	movs	r3, #2
 800b2c4:	73fb      	strb	r3, [r7, #15]
    break;
 800b2c6:	e008      	b.n	800b2da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	73fb      	strb	r3, [r7, #15]
    break;
 800b2cc:	e005      	b.n	800b2da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b2ce:	2302      	movs	r3, #2
 800b2d0:	73fb      	strb	r3, [r7, #15]
    break;
 800b2d2:	e002      	b.n	800b2da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b2d4:	2302      	movs	r3, #2
 800b2d6:	73fb      	strb	r3, [r7, #15]
    break;
 800b2d8:	bf00      	nop
  }
  return usb_status;
 800b2da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3714      	adds	r7, #20
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bc80      	pop	{r7}
 800b2e4:	4770      	bx	lr
 800b2e6:	bf00      	nop

0800b2e8 <__libc_init_array>:
 800b2e8:	b570      	push	{r4, r5, r6, lr}
 800b2ea:	2500      	movs	r5, #0
 800b2ec:	4e0c      	ldr	r6, [pc, #48]	; (800b320 <__libc_init_array+0x38>)
 800b2ee:	4c0d      	ldr	r4, [pc, #52]	; (800b324 <__libc_init_array+0x3c>)
 800b2f0:	1ba4      	subs	r4, r4, r6
 800b2f2:	10a4      	asrs	r4, r4, #2
 800b2f4:	42a5      	cmp	r5, r4
 800b2f6:	d109      	bne.n	800b30c <__libc_init_array+0x24>
 800b2f8:	f000 f82e 	bl	800b358 <_init>
 800b2fc:	2500      	movs	r5, #0
 800b2fe:	4e0a      	ldr	r6, [pc, #40]	; (800b328 <__libc_init_array+0x40>)
 800b300:	4c0a      	ldr	r4, [pc, #40]	; (800b32c <__libc_init_array+0x44>)
 800b302:	1ba4      	subs	r4, r4, r6
 800b304:	10a4      	asrs	r4, r4, #2
 800b306:	42a5      	cmp	r5, r4
 800b308:	d105      	bne.n	800b316 <__libc_init_array+0x2e>
 800b30a:	bd70      	pop	{r4, r5, r6, pc}
 800b30c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b310:	4798      	blx	r3
 800b312:	3501      	adds	r5, #1
 800b314:	e7ee      	b.n	800b2f4 <__libc_init_array+0xc>
 800b316:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b31a:	4798      	blx	r3
 800b31c:	3501      	adds	r5, #1
 800b31e:	e7f2      	b.n	800b306 <__libc_init_array+0x1e>
 800b320:	0800b3f8 	.word	0x0800b3f8
 800b324:	0800b3f8 	.word	0x0800b3f8
 800b328:	0800b3f8 	.word	0x0800b3f8
 800b32c:	0800b3fc 	.word	0x0800b3fc

0800b330 <memcpy>:
 800b330:	b510      	push	{r4, lr}
 800b332:	1e43      	subs	r3, r0, #1
 800b334:	440a      	add	r2, r1
 800b336:	4291      	cmp	r1, r2
 800b338:	d100      	bne.n	800b33c <memcpy+0xc>
 800b33a:	bd10      	pop	{r4, pc}
 800b33c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b340:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b344:	e7f7      	b.n	800b336 <memcpy+0x6>

0800b346 <memset>:
 800b346:	4603      	mov	r3, r0
 800b348:	4402      	add	r2, r0
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d100      	bne.n	800b350 <memset+0xa>
 800b34e:	4770      	bx	lr
 800b350:	f803 1b01 	strb.w	r1, [r3], #1
 800b354:	e7f9      	b.n	800b34a <memset+0x4>
	...

0800b358 <_init>:
 800b358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35a:	bf00      	nop
 800b35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b35e:	bc08      	pop	{r3}
 800b360:	469e      	mov	lr, r3
 800b362:	4770      	bx	lr

0800b364 <_fini>:
 800b364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b366:	bf00      	nop
 800b368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b36a:	bc08      	pop	{r3}
 800b36c:	469e      	mov	lr, r3
 800b36e:	4770      	bx	lr
