8/22/20

The zip file should contain the following 6 files:

ee354_detour_sm.v (the core design in verilog)
ee354_detour_sm_tb.v (the testbench for the core design)
ee354_detour_top.v (the top design in verilog)
ee354_detour_top.xdc (the Xilinx Design Constraints file)
TA_ee354_detour_top.bit (the .bit file with the dot points constantly on)
README.txt (this file)