description: 'Universal 4-Bit Shift Register'
aliases: {  }
family: '7400'
datasheet: 'http://pdf1.alldatasheet.com/datasheet-pdf/view/131233/NSC/74195.html'
pins:
  '&#126;MR&#126;':
    desc: 'Asynchronous Master Reset (Active Low)'
  J:
    desc: 'First Stage J Input (Active High)'
  '&#126;K&#126;':
    desc: 'First Stage K Input (Active Low)'
  'P&#95;&#95;0':
    desc: 'Parallel Data Input'
  'P&#95;&#95;1':
    desc: 'Parallel Data Input'
  'P&#95;&#95;2':
    desc: 'Parallel Data Input'
  'P&#95;&#95;3':
    desc: 'Parallel Data Input'
  GND:
    desc: Ground
  '&#126;PE&#126;':
    desc: 'Parallel Enable Input (Active Low)'
  CP:
    desc: 'Clock Pulse Input (Active Rising Edge)'
  '&#126;Q&#126;&#95;&#95;3':
    desc: 'Complementary Last Stage Output (Active Low)'
  'Q&#95;&#95;3':
    desc: 'Parallel Outputs'
  'Q&#95;&#95;2':
    desc: 'Parallel Outputs'
  'Q&#95;&#95;1':
    desc: 'Parallel Outputs'
  'Q&#95;&#95;0':
    desc: 'Parallel Outputs'
  VCC:
    desc: Power
packages:
  DIP:
    - '&#126;MR&#126;'
    - J
    - '&#126;K&#126;'
    - 'P&#95;&#95;0'
    - 'P&#95;&#95;1'
    - 'P&#95;&#95;2'
    - 'P&#95;&#95;3'
    - GND
    - '&#126;PE&#126;'
    - CP
    - '&#126;Q&#126;&#95;&#95;3'
    - 'Q&#95;&#95;3'
    - 'Q&#95;&#95;2'
    - 'Q&#95;&#95;1'
    - 'Q&#95;&#95;0'
    - VCC
