--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\NewFolder\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml lab5_2b.twx lab5_2b.ncd -o lab5_2b.twr lab5_2b.pcf

Design file:              lab5_2b.ncd
Physical constraint file: lab5_2b.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sel<0>         |res<0>         |    6.126|
sel<0>         |res<1>         |    6.136|
sel<0>         |res<2>         |    6.310|
sel<0>         |res<3>         |    6.322|
sel<0>         |res<4>         |    6.827|
sel<0>         |res<5>         |    7.125|
sel<0>         |res<6>         |    6.689|
sel<0>         |res<7>         |    6.932|
sel<1>         |res<0>         |    6.052|
sel<1>         |res<1>         |    6.067|
sel<1>         |res<2>         |    6.306|
sel<1>         |res<3>         |    6.381|
sel<1>         |res<4>         |    6.332|
sel<1>         |res<5>         |    6.595|
sel<1>         |res<6>         |    6.237|
sel<1>         |res<7>         |    6.449|
sel<2>         |res<0>         |    6.552|
sel<2>         |res<1>         |    6.527|
sel<2>         |res<2>         |    6.601|
sel<2>         |res<3>         |    6.575|
sel<2>         |res<4>         |    6.365|
sel<2>         |res<5>         |    6.668|
sel<2>         |res<6>         |    6.379|
sel<2>         |res<7>         |    6.649|
---------------+---------------+---------+


Analysis completed Thu Jan 18 13:52:56 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4517 MB



