{"Source Block": ["oh/spi/hdl/spi_master.v@44:54@HdlIdDef", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n"], "Clone Blocks": [["oh/spi/hdl/spi_master.v@43:53", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"], ["oh/spi/hdl/spi_master.v@42:52", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/spi/hdl/spi_master.v@48:58", "   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n   spi_master_regs #(.AW(AW))\n"], ["oh/spi/hdl/spi_master.v@45:55", "   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/spi/hdl/spi_master.v@41:51", "   /*AUTOOUTPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n"], ["oh/spi/hdl/spi_master.v@46:56", "   wire [7:0]\t\tcmd_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n"], ["oh/spi/hdl/spi_master.v@47:57", "   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [7:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [2:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\ttx_access;\t\t// From spi_master_regs of spi_master_regs.v\n   wire [PW-1:0]\ttx_data;\t\t// From spi_master_regs of spi_master_regs.v\n   // End of automatics\n   \n"]], "Diff Content": {"Delete": [[49, "   wire [7:0]\t\tpsize_reg;\t\t// From spi_master_regs of spi_master_regs.v\n"]], "Add": [[49, "   wire\t\t\temode;\t\t\t// From spi_master_regs of spi_master_regs.v\n"], [49, "   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n"], [49, "   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n"], [49, "   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n"], [49, "   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n"]]}}