// Seed: 2774260361
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    output uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    output tri id_12,
    input supply1 id_13,
    input uwire id_14,
    input wor id_15,
    input tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    output uwire id_19,
    output wor id_20,
    input uwire id_21,
    input wire id_22,
    output tri id_23,
    input wand id_24,
    input tri0 id_25,
    input wand id_26,
    input tri1 id_27,
    input wand id_28,
    output tri0 id_29,
    input tri0 id_30,
    input supply0 id_31,
    input tri1 id_32,
    input wor id_33,
    input tri id_34,
    output wire id_35,
    input uwire id_36,
    input wand id_37,
    input tri0 id_38,
    input tri0 id_39,
    input tri0 id_40
    , id_44,
    input uwire id_41,
    output tri1 id_42
);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5
);
  reg id_7;
  assign id_7 = 1 && 1;
  always @(posedge 1'b0) id_7 <= id_0 & id_2 !== id_7 + id_0;
  tri1 id_8 = 1'b0;
  assign id_8 = 1;
  tri id_9;
  assign id_9 = 1;
  initial begin : LABEL_0
    deassign id_9;
  end
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5,
      id_0,
      id_1,
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_1,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_5,
      id_2,
      id_2,
      id_0,
      id_0,
      id_4,
      id_5,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4,
      id_0,
      id_5
  );
  assign modCall_1.type_2 = 0;
endmodule
