# Pipelined RISC-V Processor

This repository contains a hardware implementation of a Single Cycle pipelined RISC-V processor. The design is written in a hardware description language (HDL) Verilog and is intended for educational purposes and as a base for more complex projects.
