INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict opened at Tue Nov 26 16:13:53 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.293 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.447 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.613 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.153 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 108.719 MB.
Execute       set_directive_top lenet_predict -name=lenet_predict 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lenet_proj/lenet_main_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_proj/lenet_main_1.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_proj/lenet_main_1.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.941 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.651 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.11 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lenet_proj/lenet_support_1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_proj/lenet_support_1.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_proj/lenet_support_1.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.838 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.783 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.954 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 57.417 seconds; current allocated memory: 117.375 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.g.bc" "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_main_1.g.bc C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_support_1.g.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.148 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.217 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.204 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.877 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet_predict -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'softmax(float*, int)' (lenet_proj/lenet_support_1.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'conv2d(float*, float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (lenet_proj/lenet_main_1.cpp:45:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.66 seconds; current allocated memory: 118.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 118.324 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet_predict -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.075 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 126.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.764 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.799 seconds; current allocated memory: 130.164 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (lenet_proj/lenet_support_1.cpp:68) in function 'softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (lenet_proj/lenet_support_1.cpp:75) in function 'softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_3' (lenet_proj/lenet_support_1.cpp:80) in function 'softmax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34) in function 'maxpool2d.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34) in function 'maxpool2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (lenet_proj/lenet_support_1.cpp:58) in function 'fully_connected.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (lenet_proj/lenet_support_1.cpp:58) in function 'fully_connected.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (lenet_proj/lenet_support_1.cpp:58) in function 'fully_connected' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_3' (lenet_proj/lenet_support_1.cpp:14) in function 'conv2d.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_3' (lenet_proj/lenet_support_1.cpp:14) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (lenet_proj/lenet_main_1.cpp:67) in function 'lenet_predict' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34) in function 'maxpool2d.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34) in function 'maxpool2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_3' (lenet_proj/lenet_support_1.cpp:14) in function 'conv2d.5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_3' (lenet_proj/lenet_support_1.cpp:14) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 5 for loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34:39) in function 'maxpool2d.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34:39) in function 'maxpool2d.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 5 for loop 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:35) in function 'maxpool2d.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:35) in function 'maxpool2d.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 14 for loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34:39) in function 'maxpool2d'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'VITIS_LOOP_34_3' (lenet_proj/lenet_support_1.cpp:34:39) in function 'maxpool2d'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 14 for loop 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:35) in function 'maxpool2d'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:35) in function 'maxpool2d'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_4' (lenet_proj/lenet_support_1.cpp:36) in function 'maxpool2d.2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_5' (lenet_proj/lenet_support_1.cpp:37) in function 'maxpool2d.2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_4' (lenet_proj/lenet_support_1.cpp:36) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_5' (lenet_proj/lenet_support_1.cpp:37) in function 'maxpool2d' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_16_4' (lenet_proj/lenet_support_1.cpp:16) in function 'conv2d.5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_5' (lenet_proj/lenet_support_1.cpp:17) in function 'conv2d.5' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_16_4' (lenet_proj/lenet_support_1.cpp:16) in function 'conv2d' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_5' (lenet_proj/lenet_support_1.cpp:17) in function 'conv2d' completely with a factor of 5.
Command         transform done; 3.66 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'maxpool2d.2' (lenet_proj/lenet_support_1.cpp:32:30)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d.5' (lenet_proj/lenet_support_1.cpp:12:30)...3 expression(s) balanced.
Command         transform done; 0.302 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.973 seconds; current allocated memory: 156.191 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:26) in function 'maxpool2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (lenet_proj/lenet_support_1.cpp:32:22) in function 'maxpool2d.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (lenet_proj/lenet_support_1.cpp:33:26) in function 'maxpool2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (lenet_proj/lenet_support_1.cpp:32:22) in function 'maxpool2d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (lenet_proj/lenet_support_1.cpp:56:19) in function 'fully_connected.7' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (lenet_proj/lenet_support_1.cpp:56:19) in function 'fully_connected.6' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_56_1' (lenet_proj/lenet_support_1.cpp:56:19) in function 'fully_connected' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (lenet_proj/lenet_support_1.cpp:13:26) in function 'conv2d.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (lenet_proj/lenet_support_1.cpp:12:19) in function 'conv2d.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_2' (lenet_proj/lenet_support_1.cpp:13:26) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (lenet_proj/lenet_support_1.cpp:12:19) in function 'conv2d'.
Execute           auto_get_db
Command         transform done; 2.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.642 seconds; current allocated memory: 323.324 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.557 sec.
Command     elaborate done; 75.68 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.195 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet_predict' ...
Execute       ap_set_top_model lenet_predict 
WARNING: [SYN 201-103] Legalizing function name 'conv2d.5' to 'conv2d_5'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxpool2d.2' to 'maxpool2d_2'.
WARNING: [SYN 201-103] Legalizing function name 'relu.3' to 'relu_3'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connected.6_Pipeline_VITIS_LOOP_58_2' to 'fully_connected_6_Pipeline_VITIS_LOOP_58_2'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connected.6' to 'fully_connected_6'.
WARNING: [SYN 201-103] Legalizing function name 'relu.4' to 'relu_4'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connected.7_Pipeline_VITIS_LOOP_58_2' to 'fully_connected_7_Pipeline_VITIS_LOOP_58_2'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connected.7' to 'fully_connected_7'.
Command       ap_set_top_model done; 0.251 sec.
Execute       get_model_list lenet_predict -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet_predict 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       preproc_iomode -model softmax 
Execute       preproc_iomode -model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       preproc_iomode -model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       preproc_iomode -model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model fully_connected.7 
Execute       preproc_iomode -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       preproc_iomode -model relu.4 
Execute       preproc_iomode -model fully_connected.6 
Execute       preproc_iomode -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       preproc_iomode -model relu.3 
Execute       preproc_iomode -model fully_connected 
Execute       preproc_iomode -model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       preproc_iomode -model maxpool2d.2 
Execute       preproc_iomode -model relu.1 
Execute       preproc_iomode -model conv2d.5 
Execute       preproc_iomode -model maxpool2d 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model conv2d 
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d relu maxpool2d conv2d.5 relu.1 maxpool2d.2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu.3 fully_connected.6_Pipeline_VITIS_LOOP_58_2 fully_connected.6 relu.4 fully_connected.7_Pipeline_VITIS_LOOP_58_2 fully_connected.7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO-FLOW: Configuring Module : conv2d ...
Execute       set_default_model conv2d 
Execute       apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       apply_spec_resource_limit maxpool2d 
INFO-FLOW: Configuring Module : conv2d.5 ...
Execute       set_default_model conv2d.5 
Execute       apply_spec_resource_limit conv2d.5 
INFO-FLOW: Configuring Module : relu.1 ...
Execute       set_default_model relu.1 
Execute       apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : maxpool2d.2 ...
Execute       set_default_model maxpool2d.2 
Execute       apply_spec_resource_limit maxpool2d.2 
INFO-FLOW: Configuring Module : fully_connected_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       apply_spec_resource_limit fully_connected_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Configuring Module : fully_connected ...
Execute       set_default_model fully_connected 
Execute       apply_spec_resource_limit fully_connected 
INFO-FLOW: Configuring Module : relu.3 ...
Execute       set_default_model relu.3 
Execute       apply_spec_resource_limit relu.3 
INFO-FLOW: Configuring Module : fully_connected.6_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       apply_spec_resource_limit fully_connected.6_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Configuring Module : fully_connected.6 ...
Execute       set_default_model fully_connected.6 
Execute       apply_spec_resource_limit fully_connected.6 
INFO-FLOW: Configuring Module : relu.4 ...
Execute       set_default_model relu.4 
Execute       apply_spec_resource_limit relu.4 
INFO-FLOW: Configuring Module : fully_connected.7_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       apply_spec_resource_limit fully_connected.7_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Configuring Module : fully_connected.7 ...
Execute       set_default_model fully_connected.7 
Execute       apply_spec_resource_limit fully_connected.7 
INFO-FLOW: Configuring Module : softmax_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit softmax_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : softmax_Pipeline_VITIS_LOOP_75_2 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       apply_spec_resource_limit softmax_Pipeline_VITIS_LOOP_75_2 
INFO-FLOW: Configuring Module : softmax_Pipeline_VITIS_LOOP_80_3 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       apply_spec_resource_limit softmax_Pipeline_VITIS_LOOP_80_3 
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_67_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_67_1 
INFO-FLOW: Configuring Module : lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       apply_spec_resource_limit lenet_predict 
INFO-FLOW: Model list for preprocess: conv2d relu maxpool2d conv2d.5 relu.1 maxpool2d.2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu.3 fully_connected.6_Pipeline_VITIS_LOOP_58_2 fully_connected.6 relu.4 fully_connected.7_Pipeline_VITIS_LOOP_58_2 fully_connected.7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO-FLOW: Preprocessing Module: conv2d ...
Execute       set_default_model conv2d 
Execute       cdfg_preprocess -model conv2d 
Execute       rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       cdfg_preprocess -model maxpool2d 
Execute       rtl_gen_preprocess maxpool2d 
INFO-FLOW: Preprocessing Module: conv2d.5 ...
Execute       set_default_model conv2d.5 
Execute       cdfg_preprocess -model conv2d.5 
Execute       rtl_gen_preprocess conv2d.5 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute       set_default_model relu.1 
Execute       cdfg_preprocess -model relu.1 
Execute       rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: maxpool2d.2 ...
Execute       set_default_model maxpool2d.2 
Execute       cdfg_preprocess -model maxpool2d.2 
Execute       rtl_gen_preprocess maxpool2d.2 
INFO-FLOW: Preprocessing Module: fully_connected_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       cdfg_preprocess -model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Preprocessing Module: fully_connected ...
Execute       set_default_model fully_connected 
Execute       cdfg_preprocess -model fully_connected 
Execute       rtl_gen_preprocess fully_connected 
INFO-FLOW: Preprocessing Module: relu.3 ...
Execute       set_default_model relu.3 
Execute       cdfg_preprocess -model relu.3 
Execute       rtl_gen_preprocess relu.3 
INFO-FLOW: Preprocessing Module: fully_connected.6_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       cdfg_preprocess -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected.6_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Preprocessing Module: fully_connected.6 ...
Execute       set_default_model fully_connected.6 
Execute       cdfg_preprocess -model fully_connected.6 
Execute       rtl_gen_preprocess fully_connected.6 
INFO-FLOW: Preprocessing Module: relu.4 ...
Execute       set_default_model relu.4 
Execute       cdfg_preprocess -model relu.4 
Execute       rtl_gen_preprocess relu.4 
INFO-FLOW: Preprocessing Module: fully_connected.7_Pipeline_VITIS_LOOP_58_2 ...
Execute       set_default_model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       cdfg_preprocess -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected.7_Pipeline_VITIS_LOOP_58_2 
INFO-FLOW: Preprocessing Module: fully_connected.7 ...
Execute       set_default_model fully_connected.7 
Execute       cdfg_preprocess -model fully_connected.7 
Execute       rtl_gen_preprocess fully_connected.7 
INFO-FLOW: Preprocessing Module: softmax_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: softmax_Pipeline_VITIS_LOOP_75_2 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       cdfg_preprocess -model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_75_2 
INFO-FLOW: Preprocessing Module: softmax_Pipeline_VITIS_LOOP_80_3 ...
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       cdfg_preprocess -model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_80_3 
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_67_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_67_1 
INFO-FLOW: Preprocessing Module: lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       cdfg_preprocess -model lenet_predict 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for synthesis: conv2d relu maxpool2d conv2d.5 relu.1 maxpool2d.2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu.3 fully_connected.6_Pipeline_VITIS_LOOP_58_2 fully_connected.6 relu.4 fully_connected.7_Pipeline_VITIS_LOOP_58_2 fully_connected.7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d 
Execute       schedule -model conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_30_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_29_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_31_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_32_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_63_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_71_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_75_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_77_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_78_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 50). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 51, Depth = 115, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.543 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.332 seconds; current allocated memory: 337.027 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.928 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.sched.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish scheduling conv2d.
Execute       set_default_model conv2d 
Execute       bind -model conv2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.631 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 338.316 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.261 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.bind.adb -f 
Command       db_write done; 0.143 sec.
INFO-FLOW: Finish binding conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 338.398 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.sched.adb -f 
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 338.402 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.bind.adb -f 
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model maxpool2d 
Execute       schedule -model maxpool2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_r'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.452 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 338.430 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.sched.adb -f 
INFO-FLOW: Finish scheduling maxpool2d.
Execute       set_default_model maxpool2d 
Execute       bind -model maxpool2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 338.430 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.bind.adb -f 
INFO-FLOW: Finish binding maxpool2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.5 
Execute       schedule -model conv2d.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_r'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_4_req', lenet_proj/lenet_support_1.cpp:12) on port 'gmem' (lenet_proj/lenet_support_1.cpp:12) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_5_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_6_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_7_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_22_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_26_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_5' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'): Unable to schedule bus request operation ('gmem_load_28_req', lenet_proj/lenet_support_1.cpp:18) on port 'gmem' (lenet_proj/lenet_support_1.cpp:18) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 115, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.32 seconds; current allocated memory: 343.336 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.906 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.5.
Execute       set_default_model conv2d.5 
Execute       bind -model conv2d.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.612 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 343.391 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.264 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.bind.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish binding conv2d.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.1 
Execute       schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 343.605 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.sched.adb -f 
INFO-FLOW: Finish scheduling relu.1.
Execute       set_default_model relu.1 
Execute       bind -model relu.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 343.766 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.bind.adb -f 
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model maxpool2d.2 
Execute       schedule -model maxpool2d.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.416 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 344.086 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.sched.adb -f 
INFO-FLOW: Finish scheduling maxpool2d.2.
Execute       set_default_model maxpool2d.2 
Execute       bind -model maxpool2d.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 344.199 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.bind.adb -f 
INFO-FLOW: Finish binding maxpool2d.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       schedule -model fully_connected_Pipeline_VITIS_LOOP_58_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_1_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_1_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 17, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.918 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.045 seconds; current allocated memory: 344.754 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected_Pipeline_VITIS_LOOP_58_2.
Execute       set_default_model fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       bind -model fully_connected_Pipeline_VITIS_LOOP_58_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.227 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 344.754 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.bind.adb -f 
INFO-FLOW: Finish binding fully_connected_Pipeline_VITIS_LOOP_58_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected 
Execute       schedule -model fully_connected 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 345.023 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.145 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected.
Execute       set_default_model fully_connected 
Execute       bind -model fully_connected 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 345.387 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.bind.adb -f 
INFO-FLOW: Finish binding fully_connected.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.3 
Execute       schedule -model relu.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 346.043 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.sched.adb -f 
INFO-FLOW: Finish scheduling relu.3.
Execute       set_default_model relu.3 
Execute       bind -model relu.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 346.043 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.bind.adb -f 
INFO-FLOW: Finish binding relu.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_6_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       schedule -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_6_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_02_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_02_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_6_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_02_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_02_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 17, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.984 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.066 seconds; current allocated memory: 346.352 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.218 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected.6_Pipeline_VITIS_LOOP_58_2.
Execute       set_default_model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       bind -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.242 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.485 seconds; current allocated memory: 346.496 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.bind.adb -f 
INFO-FLOW: Finish binding fully_connected.6_Pipeline_VITIS_LOOP_58_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected.6 
Execute       schedule -model fully_connected.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 346.883 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected.6.
Execute       set_default_model fully_connected.6 
Execute       bind -model fully_connected.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 346.914 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.bind.adb -f 
INFO-FLOW: Finish binding fully_connected.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.4 
Execute       schedule -model relu.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 347.113 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.sched.adb -f 
INFO-FLOW: Finish scheduling relu.4.
Execute       set_default_model relu.4 
Execute       bind -model relu.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 347.113 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.bind.adb -f 
INFO-FLOW: Finish binding relu.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_7_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       schedule -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_7_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_1_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'fully_connected_7_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln59', lenet_proj/lenet_support_1.cpp:59) of variable 'sum', lenet_proj/lenet_support_1.cpp:59 on local variable 'sum' and 'load' operation ('sum_1_load', lenet_proj/lenet_support_1.cpp:59) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 17, loop 'VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.195 seconds; current allocated memory: 347.547 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.262 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected.7_Pipeline_VITIS_LOOP_58_2.
Execute       set_default_model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       bind -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.207 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 347.551 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.bind.adb -f 
INFO-FLOW: Finish binding fully_connected.7_Pipeline_VITIS_LOOP_58_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connected.7 
Execute       schedule -model fully_connected.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 347.785 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.148 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connected.7.
Execute       set_default_model fully_connected.7 
Execute       bind -model fully_connected.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 347.789 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.bind.adb -f 
INFO-FLOW: Finish binding fully_connected.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model softmax_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 348.172 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model softmax_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 348.375 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding softmax_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       schedule -model softmax_Pipeline_VITIS_LOOP_75_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_exp_write_ln75', lenet_proj/lenet_support_1.cpp:75) of variable 'sum_exp', lenet_proj/lenet_support_1.cpp:77 on local variable 'sum_exp' and 'load' operation ('sum_exp_load', lenet_proj/lenet_support_1.cpp:77) on local variable 'sum_exp'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_exp_write_ln75', lenet_proj/lenet_support_1.cpp:75) of variable 'sum_exp', lenet_proj/lenet_support_1.cpp:77 on local variable 'sum_exp' and 'load' operation ('sum_exp_load', lenet_proj/lenet_support_1.cpp:77) on local variable 'sum_exp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.825 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 348.930 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_Pipeline_VITIS_LOOP_75_2.
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_75_2 
Execute       bind -model softmax_Pipeline_VITIS_LOOP_75_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 348.988 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.bind.adb -f 
INFO-FLOW: Finish binding softmax_Pipeline_VITIS_LOOP_75_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_Pipeline_VITIS_LOOP_80_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       schedule -model softmax_Pipeline_VITIS_LOOP_80_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_80_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 349.379 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_Pipeline_VITIS_LOOP_80_3.
Execute       set_default_model softmax_Pipeline_VITIS_LOOP_80_3 
Execute       bind -model softmax_Pipeline_VITIS_LOOP_80_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 349.574 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.bind.adb -f 
INFO-FLOW: Finish binding softmax_Pipeline_VITIS_LOOP_80_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 349.809 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 349.820 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_67_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 350.098 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_67_1.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_67_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 350.484 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_67_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict 
Execute       schedule -model lenet_predict 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.252 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 350.730 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.285 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict.
Execute       set_default_model lenet_predict 
Execute       bind -model lenet_predict 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.259 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 351.090 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.191 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict.
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv2d 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess maxpool2d 
Execute       rtl_gen_preprocess conv2d.5 
Execute       rtl_gen_preprocess relu.1 
Execute       rtl_gen_preprocess maxpool2d.2 
Execute       rtl_gen_preprocess fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected 
Execute       rtl_gen_preprocess relu.3 
Execute       rtl_gen_preprocess fully_connected.6_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected.6 
Execute       rtl_gen_preprocess relu.4 
Execute       rtl_gen_preprocess fully_connected.7_Pipeline_VITIS_LOOP_58_2 
Execute       rtl_gen_preprocess fully_connected.7 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_75_2 
Execute       rtl_gen_preprocess softmax_Pipeline_VITIS_LOOP_80_3 
Execute       rtl_gen_preprocess softmax 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for RTL generation: conv2d relu maxpool2d conv2d.5 relu.1 maxpool2d.2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu.3 fully_connected.6_Pipeline_VITIS_LOOP_58_2 fully_connected.6 relu.4 fully_connected.7_Pipeline_VITIS_LOOP_58_2 fully_connected.7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
Command       create_rtl_model done; 0.516 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 359.180 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d 
Execute       gen_rtl conv2d -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d 
Execute       syn_report -csynth -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/conv2d_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.89 sec.
Execute       syn_report -rtlxml -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/conv2d_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.49 sec.
Execute       syn_report -verbosereport -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.767 sec.
Execute       db_write -model conv2d -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.adb 
Command       db_write done; 0.614 sec.
Execute       db_write -model conv2d -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_87_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.293 seconds; current allocated memory: 369.473 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_relu 
Execute       syn_report -csynth -model relu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model relu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model relu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model relu -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.adb 
Execute       db_write -model relu -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model maxpool2d -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool2d' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool2d'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 369.473 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl maxpool2d -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_maxpool2d 
Execute       gen_rtl maxpool2d -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_maxpool2d 
Execute       syn_report -csynth -model maxpool2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/maxpool2d_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.117 sec.
Execute       syn_report -rtlxml -model maxpool2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/maxpool2d_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model maxpool2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -model maxpool2d -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.adb 
Command       db_write done; 0.126 sec.
Execute       db_write -model maxpool2d -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info maxpool2d -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.5 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5'.
Command       create_rtl_model done; 0.328 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 376.238 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.5 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_5 
Execute       gen_rtl conv2d.5 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_5 
Execute       syn_report -csynth -model conv2d.5 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/conv2d_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.438 sec.
Execute       syn_report -rtlxml -model conv2d.5 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/conv2d_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model conv2d.5 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.54 sec.
Execute       db_write -model conv2d.5 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.adb 
Command       db_write done; 0.381 sec.
Execute       db_write -model conv2d.5 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.5 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu.1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_87_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.974 seconds; current allocated memory: 384.145 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_relu_1 
Execute       gen_rtl relu.1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_relu_1 
Execute       syn_report -csynth -model relu.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model relu.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model relu.1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model relu.1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.adb 
Execute       db_write -model relu.1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu.1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool2d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model maxpool2d.2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxpool2d_2' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_3ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_7ns_4ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool2d_2'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 384.277 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl maxpool2d.2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_maxpool2d_2 
Execute       gen_rtl maxpool2d.2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_maxpool2d_2 
Execute       syn_report -csynth -model maxpool2d.2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/maxpool2d_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.159 sec.
Execute       syn_report -rtlxml -model maxpool2d.2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/maxpool2d_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model maxpool2d.2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.306 sec.
Execute       db_write -model maxpool2d.2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.adb 
Command       db_write done; 0.149 sec.
Execute       db_write -model maxpool2d.2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info maxpool2d.2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected_Pipeline_VITIS_LOOP_58_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.29 seconds; current allocated memory: 387.594 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       gen_rtl fully_connected_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected_Pipeline_VITIS_LOOP_58_2 
Execute       syn_report -csynth -model fully_connected_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_Pipeline_VITIS_LOOP_58_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model fully_connected_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_Pipeline_VITIS_LOOP_58_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected_Pipeline_VITIS_LOOP_58_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.adb 
Execute       db_write -model fully_connected_Pipeline_VITIS_LOOP_58_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected_Pipeline_VITIS_LOOP_58_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 389.438 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected 
Execute       gen_rtl fully_connected -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected 
Execute       syn_report -csynth -model fully_connected -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model fully_connected -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.adb 
Execute       db_write -model fully_connected -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu.3 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_87_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_3' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 390.312 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_relu_3 
Execute       gen_rtl relu.3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_relu_3 
Execute       syn_report -csynth -model relu.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model relu.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model relu.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model relu.3 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.adb 
Execute       db_write -model relu.3 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu.3 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_6_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_6_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_6_Pipeline_VITIS_LOOP_58_2'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 391.828 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected.6_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected_6_Pipeline_VITIS_LOOP_58_2 
Execute       gen_rtl fully_connected.6_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected_6_Pipeline_VITIS_LOOP_58_2 
Execute       syn_report -csynth -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_6_Pipeline_VITIS_LOOP_58_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_6_Pipeline_VITIS_LOOP_58_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.adb 
Execute       db_write -model fully_connected.6_Pipeline_VITIS_LOOP_58_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected.6_Pipeline_VITIS_LOOP_58_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected.6 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 393.961 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected.6 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected_6 
Execute       gen_rtl fully_connected.6 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected_6 
Execute       syn_report -csynth -model fully_connected.6 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_6_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model fully_connected.6 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_6_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected.6 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected.6 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.adb 
Execute       db_write -model fully_connected.6 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected.6 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model relu.4 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_87_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_4' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_4'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 395.078 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.4 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_relu_4 
Execute       gen_rtl relu.4 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_relu_4 
Execute       syn_report -csynth -model relu.4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model relu.4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/relu_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model relu.4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model relu.4 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.adb 
Execute       db_write -model relu.4 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info relu.4 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_7_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connected_7_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_7_Pipeline_VITIS_LOOP_58_2'.
Command       create_rtl_model done; 0.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 396.016 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected.7_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected_7_Pipeline_VITIS_LOOP_58_2 
Execute       gen_rtl fully_connected.7_Pipeline_VITIS_LOOP_58_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected_7_Pipeline_VITIS_LOOP_58_2 
Execute       syn_report -csynth -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_7_Pipeline_VITIS_LOOP_58_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_7_Pipeline_VITIS_LOOP_58_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.adb 
Execute       db_write -model fully_connected.7_Pipeline_VITIS_LOOP_58_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected.7_Pipeline_VITIS_LOOP_58_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connected.7 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 397.191 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connected.7 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_fully_connected_7 
Execute       gen_rtl fully_connected.7 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_fully_connected_7 
Execute       syn_report -csynth -model fully_connected.7 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_7_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model fully_connected.7 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/fully_connected_7_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model fully_connected.7 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model fully_connected.7 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.adb 
Execute       db_write -model fully_connected.7 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connected.7 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax_Pipeline_VITIS_LOOP_68_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 398.680 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_softmax_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_softmax_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model softmax_Pipeline_VITIS_LOOP_68_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model softmax_Pipeline_VITIS_LOOP_68_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model softmax_Pipeline_VITIS_LOOP_68_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_68_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_68_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_Pipeline_VITIS_LOOP_68_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax_Pipeline_VITIS_LOOP_75_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_75_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_Pipeline_VITIS_LOOP_75_2' pipeline 'VITIS_LOOP_75_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_Pipeline_VITIS_LOOP_75_2'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 400.426 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_75_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_softmax_Pipeline_VITIS_LOOP_75_2 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_75_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_softmax_Pipeline_VITIS_LOOP_75_2 
Execute       syn_report -csynth -model softmax_Pipeline_VITIS_LOOP_75_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_75_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model softmax_Pipeline_VITIS_LOOP_75_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_75_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model softmax_Pipeline_VITIS_LOOP_75_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_75_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.adb 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_75_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_Pipeline_VITIS_LOOP_75_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_Pipeline_VITIS_LOOP_80_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax_Pipeline_VITIS_LOOP_80_3 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_80_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_Pipeline_VITIS_LOOP_80_3' pipeline 'VITIS_LOOP_80_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_Pipeline_VITIS_LOOP_80_3'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 401.535 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_80_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_softmax_Pipeline_VITIS_LOOP_80_3 
Execute       gen_rtl softmax_Pipeline_VITIS_LOOP_80_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_softmax_Pipeline_VITIS_LOOP_80_3 
Execute       syn_report -csynth -model softmax_Pipeline_VITIS_LOOP_80_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_80_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model softmax_Pipeline_VITIS_LOOP_80_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_Pipeline_VITIS_LOOP_80_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model softmax_Pipeline_VITIS_LOOP_80_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_80_3 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.adb 
Execute       db_write -model softmax_Pipeline_VITIS_LOOP_80_3 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_Pipeline_VITIS_LOOP_80_3 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 402.457 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_softmax 
Execute       gen_rtl softmax -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_softmax 
Execute       syn_report -csynth -model softmax -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model softmax -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/softmax_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model softmax -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model softmax -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.adb 
Execute       db_write -model softmax -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_67_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_67_1' pipeline 'VITIS_LOOP_67_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_67_1'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.539 seconds; current allocated memory: 403.152 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_67_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_67_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_67_1 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_67_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_67_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_67_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_67_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_67_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_67_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_67_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_67_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict -top_prefix  -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/predicted_class' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv1_filters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv2_filters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/conv2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/fc3_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_class' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv1_filters', 'conv1_bias', 'conv2_filters', 'conv2_bias', 'fc1_weights', 'fc1_bias', 'fc2_weights', 'fc2_bias', 'fc3_weights' and 'fc3_bias' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict'.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc3_output_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.347 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.869 seconds; current allocated memory: 407.062 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/vhdl/lenet_predict 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/verilog/lenet_predict 
Execute       syn_report -csynth -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.729 sec.
Execute       db_write -model lenet_predict -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.adb 
Execute       db_write -model lenet_predict -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict 
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       syn_report -designview -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.design.xml 
Command       syn_report done; 2.918 sec.
Execute       syn_report -csynthDesign -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -wcfg -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.protoinst 
Execute       sc_get_clocks lenet_predict 
Execute       sc_get_portdomain lenet_predict 
INFO-FLOW: Model list for RTL component generation: conv2d relu maxpool2d conv2d.5 relu.1 maxpool2d.2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu.3 fully_connected.6_Pipeline_VITIS_LOOP_58_2 fully_connected.6 relu.4 fully_connected.7_Pipeline_VITIS_LOOP_58_2 fully_connected.7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO-FLOW: Handling components in module [conv2d] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_3ns_8ns_10_1_1.
INFO-FLOW: Append model lenet_predict_mul_3ns_8ns_10_1_1
INFO-FLOW: Found component lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1.
INFO-FLOW: Append model lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [relu] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [maxpool2d] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d_5] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_5ns_8ns_12_1_1.
INFO-FLOW: Append model lenet_predict_mul_5ns_8ns_12_1_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [relu_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [maxpool2d_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1.
INFO-FLOW: Append model lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1
INFO-FLOW: Found component lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1.
INFO-FLOW: Append model lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected_Pipeline_VITIS_LOOP_58_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.compgen.tcl 
INFO-FLOW: Handling components in module [relu_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected_6_Pipeline_VITIS_LOOP_58_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected_6] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.compgen.tcl 
INFO-FLOW: Handling components in module [relu_4] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected_7_Pipeline_VITIS_LOOP_58_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fully_connected_7] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_Pipeline_VITIS_LOOP_75_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1.
INFO-FLOW: Append model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax_Pipeline_VITIS_LOOP_80_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_67_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
INFO-FLOW: Found component lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc1_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc3_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_gmem_m_axi.
INFO-FLOW: Append model lenet_predict_gmem_m_axi
INFO-FLOW: Found component lenet_predict_control_s_axi.
INFO-FLOW: Append model lenet_predict_control_s_axi
INFO-FLOW: Found component lenet_predict_control_r_s_axi.
INFO-FLOW: Append model lenet_predict_control_r_s_axi
INFO-FLOW: Append model conv2d
INFO-FLOW: Append model relu
INFO-FLOW: Append model maxpool2d
INFO-FLOW: Append model conv2d_5
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model maxpool2d_2
INFO-FLOW: Append model fully_connected_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: Append model fully_connected
INFO-FLOW: Append model relu_3
INFO-FLOW: Append model fully_connected_6_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: Append model fully_connected_6
INFO-FLOW: Append model relu_4
INFO-FLOW: Append model fully_connected_7_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: Append model fully_connected_7
INFO-FLOW: Append model softmax_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model softmax_Pipeline_VITIS_LOOP_75_2
INFO-FLOW: Append model softmax_Pipeline_VITIS_LOOP_80_3
INFO-FLOW: Append model softmax
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_67_1
INFO-FLOW: Append model lenet_predict
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet_predict_mul_3ns_8ns_10_1_1 lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_mul_5ns_8ns_12_1_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1 lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W lenet_predict_pool2_output_RAM_AUTO_1R1W lenet_predict_fc1_output_RAM_AUTO_1R1W lenet_predict_fc2_output_RAM_AUTO_1R1W lenet_predict_fc3_output_RAM_AUTO_1R1W lenet_predict_gmem_m_axi lenet_predict_control_s_axi lenet_predict_control_r_s_axi conv2d relu maxpool2d conv2d_5 relu_1 maxpool2d_2 fully_connected_Pipeline_VITIS_LOOP_58_2 fully_connected relu_3 fully_connected_6_Pipeline_VITIS_LOOP_58_2 fully_connected_6 relu_4 fully_connected_7_Pipeline_VITIS_LOOP_58_2 fully_connected_7 softmax_Pipeline_VITIS_LOOP_68_1 softmax_Pipeline_VITIS_LOOP_75_2 softmax_Pipeline_VITIS_LOOP_80_3 softmax lenet_predict_Pipeline_VITIS_LOOP_67_1 lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet_predict_mul_3ns_8ns_10_1_1
INFO-FLOW: To file: write model lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_mul_5ns_8ns_12_1_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1
INFO-FLOW: To file: write model lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_gmem_m_axi
INFO-FLOW: To file: write model lenet_predict_control_s_axi
INFO-FLOW: To file: write model lenet_predict_control_r_s_axi
INFO-FLOW: To file: write model conv2d
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model maxpool2d
INFO-FLOW: To file: write model conv2d_5
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model maxpool2d_2
INFO-FLOW: To file: write model fully_connected_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: To file: write model fully_connected
INFO-FLOW: To file: write model relu_3
INFO-FLOW: To file: write model fully_connected_6_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: To file: write model fully_connected_6
INFO-FLOW: To file: write model relu_4
INFO-FLOW: To file: write model fully_connected_7_Pipeline_VITIS_LOOP_58_2
INFO-FLOW: To file: write model fully_connected_7
INFO-FLOW: To file: write model softmax_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model softmax_Pipeline_VITIS_LOOP_75_2
INFO-FLOW: To file: write model softmax_Pipeline_VITIS_LOOP_80_3
INFO-FLOW: To file: write model softmax
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_67_1
INFO-FLOW: To file: write model lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db' modelList='lenet_predict_mul_3ns_8ns_10_1_1
lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_12_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1
lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d
relu
maxpool2d
conv2d_5
relu_1
maxpool2d_2
fully_connected_Pipeline_VITIS_LOOP_58_2
fully_connected
relu_3
fully_connected_6_Pipeline_VITIS_LOOP_58_2
fully_connected_6
relu_4
fully_connected_7_Pipeline_VITIS_LOOP_58_2
fully_connected_7
softmax_Pipeline_VITIS_LOOP_68_1
softmax_Pipeline_VITIS_LOOP_75_2
softmax_Pipeline_VITIS_LOOP_80_3
softmax
lenet_predict_Pipeline_VITIS_LOOP_67_1
lenet_predict
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Command       ap_source done; 0.148 sec.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Command       ap_source done; 0.161 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.457 seconds; current allocated memory: 413.734 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lenet_predict_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name softmax
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet_predict_mul_3ns_8ns_10_1_1
lenet_predict_mac_muladd_3ns_10ns_5ns_12_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_8ns_4ns_10_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_12_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mac_muladd_3ns_7ns_4ns_9_4_1
lenet_predict_mac_muladd_3ns_5ns_3ns_8_4_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d
relu
maxpool2d
conv2d_5
relu_1
maxpool2d_2
fully_connected_Pipeline_VITIS_LOOP_58_2
fully_connected
relu_3
fully_connected_6_Pipeline_VITIS_LOOP_58_2
fully_connected_6
relu_4
fully_connected_7_Pipeline_VITIS_LOOP_58_2
fully_connected_7
softmax_Pipeline_VITIS_LOOP_68_1
softmax_Pipeline_VITIS_LOOP_75_2
softmax_Pipeline_VITIS_LOOP_80_3
softmax
lenet_predict_Pipeline_VITIS_LOOP_67_1
lenet_predict
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/conv2d_5.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/maxpool2d_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_Pipeline_VITIS_LOOP_58_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6_Pipeline_VITIS_LOOP_58_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_6.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/relu_4.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7_Pipeline_VITIS_LOOP_58_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/fully_connected_7.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_75_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax_Pipeline_VITIS_LOOP_80_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_67_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       sc_get_clocks lenet_predict 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/impl/misc/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/impl/misc/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/impl/misc/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/impl/misc/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/impl/misc/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST lenet_predict MODULE2INSTS {lenet_predict lenet_predict conv2d grp_conv2d_fu_232 relu grp_relu_fu_246 maxpool2d grp_maxpool2d_fu_251 conv2d_5 grp_conv2d_5_fu_257 relu_1 grp_relu_1_fu_267 maxpool2d_2 grp_maxpool2d_2_fu_272 fully_connected grp_fully_connected_fu_278 fully_connected_Pipeline_VITIS_LOOP_58_2 grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92 relu_3 grp_relu_3_fu_288 fully_connected_6 grp_fully_connected_6_fu_293 fully_connected_6_Pipeline_VITIS_LOOP_58_2 grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 relu_4 grp_relu_4_fu_303 fully_connected_7 grp_fully_connected_7_fu_308 fully_connected_7_Pipeline_VITIS_LOOP_58_2 grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92 softmax grp_softmax_fu_318 softmax_Pipeline_VITIS_LOOP_68_1 grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18 softmax_Pipeline_VITIS_LOOP_75_2 grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25 softmax_Pipeline_VITIS_LOOP_80_3 grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33 lenet_predict_Pipeline_VITIS_LOOP_67_1 grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323} INST2MODULE {lenet_predict lenet_predict grp_conv2d_fu_232 conv2d grp_relu_fu_246 relu grp_maxpool2d_fu_251 maxpool2d grp_conv2d_5_fu_257 conv2d_5 grp_relu_1_fu_267 relu_1 grp_maxpool2d_2_fu_272 maxpool2d_2 grp_fully_connected_fu_278 fully_connected grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92 fully_connected_Pipeline_VITIS_LOOP_58_2 grp_relu_3_fu_288 relu_3 grp_fully_connected_6_fu_293 fully_connected_6 grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 fully_connected_6_Pipeline_VITIS_LOOP_58_2 grp_relu_4_fu_303 relu_4 grp_fully_connected_7_fu_308 fully_connected_7 grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92 fully_connected_7_Pipeline_VITIS_LOOP_58_2 grp_softmax_fu_318 softmax grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18 softmax_Pipeline_VITIS_LOOP_68_1 grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25 softmax_Pipeline_VITIS_LOOP_75_2 grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33 softmax_Pipeline_VITIS_LOOP_80_3 grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323 lenet_predict_Pipeline_VITIS_LOOP_67_1} INSTDATA {lenet_predict {DEPTH 1 CHILDREN {grp_conv2d_fu_232 grp_relu_fu_246 grp_maxpool2d_fu_251 grp_conv2d_5_fu_257 grp_relu_1_fu_267 grp_maxpool2d_2_fu_272 grp_fully_connected_fu_278 grp_relu_3_fu_288 grp_fully_connected_6_fu_293 grp_relu_4_fu_303 grp_fully_connected_7_fu_308 grp_softmax_fu_318 grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323}} grp_conv2d_fu_232 {DEPTH 2 CHILDREN {}} grp_relu_fu_246 {DEPTH 2 CHILDREN {}} grp_maxpool2d_fu_251 {DEPTH 2 CHILDREN {}} grp_conv2d_5_fu_257 {DEPTH 2 CHILDREN {}} grp_relu_1_fu_267 {DEPTH 2 CHILDREN {}} grp_maxpool2d_2_fu_272 {DEPTH 2 CHILDREN {}} grp_fully_connected_fu_278 {DEPTH 2 CHILDREN grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92} grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92 {DEPTH 3 CHILDREN {}} grp_relu_3_fu_288 {DEPTH 2 CHILDREN {}} grp_fully_connected_6_fu_293 {DEPTH 2 CHILDREN grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90} grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90 {DEPTH 3 CHILDREN {}} grp_relu_4_fu_303 {DEPTH 2 CHILDREN {}} grp_fully_connected_7_fu_308 {DEPTH 2 CHILDREN grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92} grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92 {DEPTH 3 CHILDREN {}} grp_softmax_fu_318 {DEPTH 2 CHILDREN {grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18 grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25 grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33}} grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18 {DEPTH 3 CHILDREN {}} grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25 {DEPTH 3 CHILDREN {}} grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33 {DEPTH 3 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U3 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE empty LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_994_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE empty_51 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_52_fu_2254_p2 SOURCE {} VARIABLE empty_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_913_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12201_fu_928_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12201 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U4 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE p_mid114 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid116_fu_1022_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE p_mid116 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U5 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE mul_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_946_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_1084_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_2289_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE p_mid1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_1125_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_53 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_1169_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_49_fu_1188_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_49 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_50_fu_1204_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_50 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_51_fu_1219_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_51 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_52_fu_1234_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_52 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_53_fu_1264_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_53 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_54_fu_1249_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_55_fu_1279_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_55 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_114_fu_1294_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE tmp2_114 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_1312_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_54 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_56_fu_1345_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_57_fu_1363_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_57 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_58_fu_1387_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_58 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_59_fu_1406_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_59 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_60_fu_1429_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_60 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_61_fu_1444_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_61 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_62_fu_1482_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_62 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_63_fu_1459_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_63 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_64_fu_1505_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_64 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_212_fu_1520_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE tmp2_212 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_1538_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_55 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_65_fu_1571_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_65 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_66_fu_1589_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_66 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_67_fu_1613_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_67 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_68_fu_1628_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_68 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_69_fu_1651_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_69 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_70_fu_1666_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_70 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_71_fu_1704_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_71 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_72_fu_1681_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_72 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_73_fu_1727_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_73 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_310_fu_1742_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE tmp2_310 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_1760_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_56 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_74_fu_1793_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_74 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_75_fu_1811_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_75 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_76_fu_1835_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_76 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_77_fu_1850_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_77 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_78_fu_1873_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_78 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_79_fu_1888_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_79 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_80_fu_1926_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_80 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_81_fu_1903_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_81 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_82_fu_1949_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_82 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_48_fu_1964_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE tmp2_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_1982_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_57 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_83_fu_2015_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_83 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_84_fu_2033_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_84 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_85_fu_2057_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_85 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_86_fu_2072_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_86 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_87_fu_2095_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_87 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_88_fu_2110_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_88 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_89_fu_2148_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_89 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_90_fu_2125_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_90 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_91_fu_2163_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_91 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U5 SOURCE lenet_proj/lenet_support_1.cpp:21 VARIABLE add_ln21_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_2309_p2 SOURCE lenet_proj/lenet_support_1.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_1140_p2 SOURCE lenet_proj/lenet_support_1.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_962_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE add_ln13_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} relu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_81_p2 SOURCE lenet_proj/lenet_support_1.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} maxpool2d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_384_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_228_p2 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_246_p2 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE add_ln32_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U19 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE mul_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U20 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE mul_ln33_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_411_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid13_fu_448_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE p_mid13 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_37_fu_496_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE empty_37 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_5ns_12_4_1_U19 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE empty_38 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_509_p2 SOURCE lenet_proj/lenet_support_1.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_40_fu_561_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE empty_40 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_571_p2 SOURCE lenet_proj/lenet_support_1.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U20 SOURCE lenet_proj/lenet_support_1.cpp:44 VARIABLE add_ln44_3 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_596_p2 SOURCE lenet_proj/lenet_support_1.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_346_p2 SOURCE lenet_proj/lenet_support_1.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_268_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE add_ln33_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} conv2d_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_12_1_1_U26 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE empty LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_1104_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE empty_41 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_836_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_862_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_12_1_1_U27 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE p_mid1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid112_fu_1146_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE p_mid112 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_880_p2 SOURCE lenet_proj/lenet_support_1.cpp:12 VARIABLE add_ln12_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_938_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_1_fu_1039_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_2_fu_1219_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_3_fu_1171_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_4_fu_1290_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_5_fu_1181_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_6_fu_1325_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_7_fu_1235_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_8_fu_1363_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_1245_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_43 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_10_fu_1431_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_10 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_11_fu_1305_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_11 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_12_fu_1466_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_13_fu_1315_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_13 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_14_fu_1568_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_15_fu_1340_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_15 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_16_fu_1603_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_17_fu_1350_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_17 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_18_fu_1638_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_1378_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_45 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_20_fu_1671_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_20 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_21_fu_1420_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_21 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_22_fu_1710_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_22 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_23_fu_1446_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_23 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_24_fu_1739_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_24 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_25_fu_1456_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_25 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_26_fu_1762_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_26 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_27_fu_1481_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_27 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_28_fu_1781_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_28 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_1491_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_47 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_30_fu_1800_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_30 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_31_fu_1583_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_31 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_32_fu_1819_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_32 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_33_fu_1593_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_33 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_34_fu_1838_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_34 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_35_fu_1618_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_35 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_36_fu_1857_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_36 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_37_fu_1628_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_37 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_38_fu_1876_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_38 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_1532_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE empty_49 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_40_fu_1895_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_40 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_41_fu_1657_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_41 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_42_fu_1914_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_42 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_43_fu_1686_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_43 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_44_fu_1933_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_44 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_45_fu_1696_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_45 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_46_fu_1952_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_46 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_47_fu_1725_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_47 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_48_fu_1967_p2 SOURCE lenet_proj/lenet_support_1.cpp:18 VARIABLE add_ln18_48 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_1050_p2 SOURCE lenet_proj/lenet_support_1.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_1056_p2 SOURCE lenet_proj/lenet_support_1.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_1062_p2 SOURCE lenet_proj/lenet_support_1.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_81_p2 SOURCE lenet_proj/lenet_support_1.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} maxpool2d_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_220_p2 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_238_p2 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_7ns_4ns_9_4_1_U40 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE mul_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_3ns_8_4_1_U41 SOURCE lenet_proj/lenet_support_1.cpp:32 VARIABLE mul_ln32_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_389_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_7ns_4ns_9_4_1_U40 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE empty LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_541_p2 SOURCE lenet_proj/lenet_support_1.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_3ns_8_4_1_U41 SOURCE lenet_proj/lenet_support_1.cpp:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_551_p2 SOURCE lenet_proj/lenet_support_1.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_338_p2 SOURCE lenet_proj/lenet_support_1.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_260_p2 SOURCE lenet_proj/lenet_support_1.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} fully_connected_Pipeline_VITIS_LOOP_58_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_175_p2 SOURCE lenet_proj/lenet_support_1.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connected {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_2_fu_146_p2 SOURCE lenet_proj/lenet_support_1.cpp:56 VARIABLE add_ln56_2 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_158_p2 SOURCE lenet_proj/lenet_support_1.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_168_p2 SOURCE lenet_proj/lenet_support_1.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_81_p2 SOURCE lenet_proj/lenet_support_1.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connected_6_Pipeline_VITIS_LOOP_58_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_175_p2 SOURCE lenet_proj/lenet_support_1.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connected_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_142_p2 SOURCE lenet_proj/lenet_support_1.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_fu_194_p2 SOURCE lenet_proj/lenet_support_1.cpp:57 VARIABLE sub_ln57 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_152_p2 SOURCE lenet_proj/lenet_support_1.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_81_p2 SOURCE lenet_proj/lenet_support_1.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connected_7_Pipeline_VITIS_LOOP_58_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_175_p2 SOURCE lenet_proj/lenet_support_1.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connected_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_146_p2 SOURCE lenet_proj/lenet_support_1.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_158_p2 SOURCE lenet_proj/lenet_support_1.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_168_p2 SOURCE lenet_proj/lenet_support_1.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_Pipeline_VITIS_LOOP_68_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_96_p2 SOURCE lenet_proj/lenet_support_1.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} softmax_Pipeline_VITIS_LOOP_75_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_103_p2 SOURCE lenet_proj/lenet_support_1.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_6_full_dsp_1_U102 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17} VARIABLE tmp LOOP VITIS_LOOP_75_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} softmax_Pipeline_VITIS_LOOP_80_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_77_p2 SOURCE lenet_proj/lenet_support_1.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_8_no_dsp_1_U107 SOURCE lenet_proj/lenet_support_1.cpp:81 VARIABLE div LOOP VITIS_LOOP_80_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_67_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_116_p2 SOURCE lenet_proj/lenet_main_1.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv1_output_U SOURCE lenet_proj/lenet_main_1.cpp:36 VARIABLE conv1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pool1_output_U SOURCE lenet_proj/lenet_main_1.cpp:37 VARIABLE pool1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME conv2_output_U SOURCE lenet_proj/lenet_main_1.cpp:38 VARIABLE conv2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pool2_output_U SOURCE lenet_proj/lenet_main_1.cpp:39 VARIABLE pool2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fc1_output_U SOURCE lenet_proj/lenet_main_1.cpp:40 VARIABLE fc1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fc2_output_U SOURCE lenet_proj/lenet_main_1.cpp:41 VARIABLE fc2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fc3_output_U SOURCE lenet_proj/lenet_main_1.cpp:42 VARIABLE fc3_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 17 BRAM 67 URAM 0}} softmax {AREA {DSP 7 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.7 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.492 seconds; current allocated memory: 427.730 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_predict.
Execute       syn_report -model lenet_predict -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 62.491 sec.
Command   csynth_design done; 138.512 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43 seconds. CPU system time: 6 seconds. Elapsed time: 138.512 seconds; current allocated memory: 319.895 MB.
Command ap_source done; 140.426 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict opened at Tue Nov 26 16:17:15 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.498 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.168 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.696 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.864 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.178 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.608 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.221 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.221 seconds; current allocated memory: 0.590 MB.
Command ap_source done; 26.365 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict opened at Tue Nov 26 16:22:27 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.566 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.162 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.208 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.974 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.126 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.235 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.569 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.257 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.257 seconds; current allocated memory: 0.434 MB.
Command ap_source done; 11.576 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict opened at Tue Nov 26 16:30:51 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.857 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.193 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.806 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 4.059 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.792 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.703 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.703 seconds; current allocated memory: 0.449 MB.
Command ap_source done; 14.055 sec.
Execute cleanup_all 
