(kicad_pcb (version 20171130) (host pcbnew 5.1.2-f72e74a~84~ubuntu18.04.1)

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 4)
    (nets 38)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.1)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 +3V3)
  (net 3 /NRST)
  (net 4 /WS2812_OUT)
  (net 5 /ROT_ENC_SW)
  (net 6 /OLED_DC)
  (net 7 /PB0)
  (net 8 /MOSI)
  (net 9 /MISO)
  (net 10 /SCK)
  (net 11 /SS)
  (net 12 /PA3)
  (net 13 /PA2)
  (net 14 /A_IN1)
  (net 15 /A_IN0)
  (net 16 /PC15)
  (net 17 /PC14)
  (net 18 /PC13)
  (net 19 /VBAT)
  (net 20 /SS_ESP)
  (net 21 /SS_ARDUINO)
  (net 22 /SS_OLED)
  (net 23 /SS_W25Q32)
  (net 24 /PA8)
  (net 25 /TX)
  (net 26 /RX)
  (net 27 /PA11)
  (net 28 /PA12)
  (net 29 /PWM)
  (net 30 /OLED_SS)
  (net 31 /DEBUG_LED)
  (net 32 /BUZZER)
  (net 33 /SCL)
  (net 34 /SDA)
  (net 35 /ROT_ENC_A)
  (net 36 /ROT_ENC_B)
  (net 37 +5V)

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +3V3)
    (add_net +5V)
    (add_net /A_IN0)
    (add_net /A_IN1)
    (add_net /BUZZER)
    (add_net /DEBUG_LED)
    (add_net /MISO)
    (add_net /MOSI)
    (add_net /NRST)
    (add_net /OLED_DC)
    (add_net /OLED_SS)
    (add_net /PA11)
    (add_net /PA12)
    (add_net /PA2)
    (add_net /PA3)
    (add_net /PA8)
    (add_net /PB0)
    (add_net /PC13)
    (add_net /PC14)
    (add_net /PC15)
    (add_net /PWM)
    (add_net /ROT_ENC_A)
    (add_net /ROT_ENC_B)
    (add_net /ROT_ENC_SW)
    (add_net /RX)
    (add_net /SCK)
    (add_net /SCL)
    (add_net /SDA)
    (add_net /SS)
    (add_net /SS_ARDUINO)
    (add_net /SS_ESP)
    (add_net /SS_OLED)
    (add_net /SS_W25Q32)
    (add_net /TX)
    (add_net /VBAT)
    (add_net /WS2812_OUT)
    (add_net GND)
    (add_net "Net-(RN6-Pad3)")
    (add_net "Net-(RN6-Pad4)")
  )

  (module Package_DIP:DIP-40_W15.24mm_LongPads (layer F.Cu) (tedit 5A02E8C5) (tstamp 5CEBCF0B)
    (at 23.1 26.8)
    (descr "40-lead though-hole mounted DIP package, row spacing 15.24 mm (600 mils), LongPads")
    (tags "THT DIP DIL PDIP 2.54mm 15.24mm 600mil LongPads")
    (path /5CDCAABB)
    (fp_text reference U10 (at 7.62 -2.33) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value bluepill-stm32f103c8t6 (at 7.62 50.59) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 7.62 24.13) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 16.7 -1.55) (end -1.5 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start 16.7 49.8) (end 16.7 -1.55) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.5 49.8) (end 16.7 49.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.5 -1.55) (end -1.5 49.8) (layer F.CrtYd) (width 0.05))
    (fp_line (start 13.68 -1.33) (end 8.62 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 13.68 49.59) (end 13.68 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.56 49.59) (end 13.68 49.59) (layer F.SilkS) (width 0.12))
    (fp_line (start 1.56 -1.33) (end 1.56 49.59) (layer F.SilkS) (width 0.12))
    (fp_line (start 6.62 -1.33) (end 1.56 -1.33) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.255 -0.27) (end 1.255 -1.27) (layer F.Fab) (width 0.1))
    (fp_line (start 0.255 49.53) (end 0.255 -0.27) (layer F.Fab) (width 0.1))
    (fp_line (start 14.985 49.53) (end 0.255 49.53) (layer F.Fab) (width 0.1))
    (fp_line (start 14.985 -1.27) (end 14.985 49.53) (layer F.Fab) (width 0.1))
    (fp_line (start 1.255 -1.27) (end 14.985 -1.27) (layer F.Fab) (width 0.1))
    (fp_arc (start 7.62 -1.33) (end 6.62 -1.33) (angle -180) (layer F.SilkS) (width 0.12))
    (pad 40 thru_hole oval (at 15.24 0) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 20 thru_hole oval (at 0 48.26) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 +3V3))
    (pad 39 thru_hole oval (at 15.24 2.54) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 19 thru_hole oval (at 0 45.72) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 38 thru_hole oval (at 15.24 5.08) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 2 +3V3))
    (pad 18 thru_hole oval (at 0 43.18) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 37 +5V))
    (pad 37 thru_hole oval (at 15.24 7.62) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 3 /NRST))
    (pad 17 thru_hole oval (at 0 40.64) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 36 /ROT_ENC_B))
    (pad 36 thru_hole oval (at 15.24 10.16) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 4 /WS2812_OUT))
    (pad 16 thru_hole oval (at 0 38.1) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 35 /ROT_ENC_A))
    (pad 35 thru_hole oval (at 15.24 12.7) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 5 /ROT_ENC_SW))
    (pad 15 thru_hole oval (at 0 35.56) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 34 /SDA))
    (pad 34 thru_hole oval (at 15.24 15.24) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 6 /OLED_DC))
    (pad 14 thru_hole oval (at 0 33.02) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 33 /SCL))
    (pad 33 thru_hole oval (at 15.24 17.78) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 7 /PB0))
    (pad 13 thru_hole oval (at 0 30.48) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 32 /BUZZER))
    (pad 32 thru_hole oval (at 15.24 20.32) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 8 /MOSI))
    (pad 12 thru_hole oval (at 0 27.94) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 31 /DEBUG_LED))
    (pad 31 thru_hole oval (at 15.24 22.86) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 9 /MISO))
    (pad 11 thru_hole oval (at 0 25.4) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 30 /OLED_SS))
    (pad 30 thru_hole oval (at 15.24 25.4) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 10 /SCK))
    (pad 10 thru_hole oval (at 0 22.86) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 29 /PWM))
    (pad 29 thru_hole oval (at 15.24 27.94) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 11 /SS))
    (pad 9 thru_hole oval (at 0 20.32) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 28 /PA12))
    (pad 28 thru_hole oval (at 15.24 30.48) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 12 /PA3))
    (pad 8 thru_hole oval (at 0 17.78) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 27 /PA11))
    (pad 27 thru_hole oval (at 15.24 33.02) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 13 /PA2))
    (pad 7 thru_hole oval (at 0 15.24) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 26 /RX))
    (pad 26 thru_hole oval (at 15.24 35.56) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 14 /A_IN1))
    (pad 6 thru_hole oval (at 0 12.7) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 25 /TX))
    (pad 25 thru_hole oval (at 15.24 38.1) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 15 /A_IN0))
    (pad 5 thru_hole oval (at 0 10.16) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 24 /PA8))
    (pad 24 thru_hole oval (at 15.24 40.64) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 16 /PC15))
    (pad 4 thru_hole oval (at 0 7.62) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 23 /SS_W25Q32))
    (pad 23 thru_hole oval (at 15.24 43.18) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 17 /PC14))
    (pad 3 thru_hole oval (at 0 5.08) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 22 /SS_OLED))
    (pad 22 thru_hole oval (at 15.24 45.72) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 18 /PC13))
    (pad 2 thru_hole oval (at 0 2.54) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 21 /SS_ARDUINO))
    (pad 21 thru_hole oval (at 15.24 48.26) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 19 /VBAT))
    (pad 1 thru_hole rect (at 0 0) (size 2.4 1.6) (drill 0.8) (layers *.Cu *.Mask)
      (net 20 /SS_ESP))
    (model ${KISYS3DMOD}/Package_DIP.3dshapes/DIP-40_W15.24mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_Array_Concave_4x0603 (layer F.Cu) (tedit 58E0A85E) (tstamp 5CEBCECF)
    (at 19 60.25 180)
    (descr "Thick Film Chip Resistor Array, Wave soldering, Vishay CRA06P (see cra06p.pdf)")
    (tags "resistor array")
    (path /5CFCEDDC)
    (attr smd)
    (fp_text reference RN6 (at 0 -2.6) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value R_Pack04 (at 0 2.6) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 1.55 1.87) (end -1.55 1.87) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.55 1.87) (end 1.55 -1.88) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.55 -1.88) (end -1.55 1.87) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.55 -1.88) (end 1.55 -1.88) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.4 -1.72) (end -0.4 -1.72) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.4 1.72) (end -0.4 1.72) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.8 1.6) (end -0.8 -1.6) (layer F.Fab) (width 0.1))
    (fp_line (start 0.8 1.6) (end -0.8 1.6) (layer F.Fab) (width 0.1))
    (fp_line (start 0.8 -1.6) (end 0.8 1.6) (layer F.Fab) (width 0.1))
    (fp_line (start -0.8 -1.6) (end 0.8 -1.6) (layer F.Fab) (width 0.1))
    (fp_text user %R (at 0 0 90) (layer F.Fab)
      (effects (font (size 0.5 0.5) (thickness 0.075)))
    )
    (pad 5 smd rect (at 0.85 1.2 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 +3V3))
    (pad 6 smd rect (at 0.85 0.4 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 +3V3))
    (pad 7 smd rect (at 0.85 -0.4 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 +3V3))
    (pad 8 smd rect (at 0.85 -1.2 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 2 +3V3))
    (pad 4 smd rect (at -0.85 1.2 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -0.85 -1.2 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 34 /SDA))
    (pad 3 smd rect (at -0.85 0.4 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -0.85 -0.4 180) (size 0.9 0.4) (layers F.Cu F.Paste F.Mask)
      (net 33 /SCL))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_Array_Concave_4x0603.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x20_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5CEBCEB8)
    (at 30.75 73.5 180)
    (descr "Through hole straight pin header, 1x20, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x20 1.00mm single row")
    (path /5CEDE89A)
    (fp_text reference J29 (at 0 -1.56) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value STM32_2_DEBUG2 (at 0 20.56) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 9.5 90) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 20) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 20) (end 1.15 20) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 -1) (end -1.15 20) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 19.56) (end 0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 19.56) (end -0.394493 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 19.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 19.5) (end -0.635 19.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 19.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (pad 20 thru_hole oval (at 0 19 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 20 /SS_ESP))
    (pad 19 thru_hole oval (at 0 18 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 21 /SS_ARDUINO))
    (pad 18 thru_hole oval (at 0 17 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 22 /SS_OLED))
    (pad 17 thru_hole oval (at 0 16 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 23 /SS_W25Q32))
    (pad 16 thru_hole oval (at 0 15 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 24 /PA8))
    (pad 15 thru_hole oval (at 0 14 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 25 /TX))
    (pad 14 thru_hole oval (at 0 13 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 26 /RX))
    (pad 13 thru_hole oval (at 0 12 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 27 /PA11))
    (pad 12 thru_hole oval (at 0 11 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 28 /PA12))
    (pad 11 thru_hole oval (at 0 10 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 29 /PWM))
    (pad 10 thru_hole oval (at 0 9 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 30 /OLED_SS))
    (pad 9 thru_hole oval (at 0 8 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 31 /DEBUG_LED))
    (pad 8 thru_hole oval (at 0 7 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 32 /BUZZER))
    (pad 7 thru_hole oval (at 0 6 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 33 /SCL))
    (pad 6 thru_hole oval (at 0 5 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 34 /SDA))
    (pad 5 thru_hole oval (at 0 4 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 35 /ROT_ENC_A))
    (pad 4 thru_hole oval (at 0 3 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 36 /ROT_ENC_B))
    (pad 3 thru_hole oval (at 0 2 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 37 +5V))
    (pad 2 thru_hole oval (at 0 1 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 1 thru_hole rect (at 0 0 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 2 +3V3))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x20_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x20_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5CEBCE8E)
    (at 33 49.5 180)
    (descr "Through hole straight pin header, 1x20, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x20 1.00mm single row")
    (path /5CEDE8A4)
    (fp_text reference J28 (at 0 -1.56) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value STM32_2_DEBUG1 (at 0 20.56) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 9.5 90) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 20) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 20) (end 1.15 20) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 -1) (end -1.15 20) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 19.56) (end 0.695 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 19.56) (end -0.394493 19.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 19.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 19.5) (end -0.635 19.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 19.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (pad 20 thru_hole oval (at 0 19 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 19 thru_hole oval (at 0 18 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 1 GND))
    (pad 18 thru_hole oval (at 0 17 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 2 +3V3))
    (pad 17 thru_hole oval (at 0 16 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 3 /NRST))
    (pad 16 thru_hole oval (at 0 15 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 4 /WS2812_OUT))
    (pad 15 thru_hole oval (at 0 14 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 5 /ROT_ENC_SW))
    (pad 14 thru_hole oval (at 0 13 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 6 /OLED_DC))
    (pad 13 thru_hole oval (at 0 12 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 7 /PB0))
    (pad 12 thru_hole oval (at 0 11 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 8 /MOSI))
    (pad 11 thru_hole oval (at 0 10 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 9 /MISO))
    (pad 10 thru_hole oval (at 0 9 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 10 /SCK))
    (pad 9 thru_hole oval (at 0 8 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 11 /SS))
    (pad 8 thru_hole oval (at 0 7 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 12 /PA3))
    (pad 7 thru_hole oval (at 0 6 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 13 /PA2))
    (pad 6 thru_hole oval (at 0 5 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 14 /A_IN1))
    (pad 5 thru_hole oval (at 0 4 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 15 /A_IN0))
    (pad 4 thru_hole oval (at 0 3 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 16 /PC15))
    (pad 3 thru_hole oval (at 0 2 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 17 /PC14))
    (pad 2 thru_hole oval (at 0 1 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 18 /PC13))
    (pad 1 thru_hole rect (at 0 0 180) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 19 /VBAT))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x20_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

)
