{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 13:04:55 2018 " "Info: Processing started: Sat Mar 10 13:04:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH10_DHT11_2 -c CH10_DHT11_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch10_dht11_2.vhd 2 1 " "Warning: Using design file ch10_dht11_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH10_DHT11_2-Albert " "Info: Found design unit 1: CH10_DHT11_2-Albert" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH10_DHT11_2 " "Info: Found entity 1: CH10_DHT11_2" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH10_DHT11_2 " "Info: Elaborating entity \"CH10_DHT11_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_DBo ch10_dht11_2.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at ch10_dht11_2.vhd(48): object \"DHT11_DBo\" assigned a value but never read" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DHT11_RDp ch10_dht11_2.vhd(49) " "Warning (10541): VHDL Signal Declaration warning at ch10_dht11_2.vhd(49): used implicit default value for signal \"DHT11_RDp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DHT11_tryN ch10_dht11_2.vhd(50) " "Warning (10540): VHDL Signal Declaration warning at ch10_dht11_2.vhd(50): used explicit default value for signal \"DHT11_tryN\" because signal was never assigned a value" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_S ch10_dht11_2.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at ch10_dht11_2.vhd(51): object \"DHT11_S\" assigned a value but never read" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(78) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(78): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(114) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(114): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch10_dht11_2.vhd(156) " "Warning (10492): VHDL Process Statement warning at ch10_dht11_2.vhd(156): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_driver.vhd 2 1 " "Warning: Using design file dht11_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dht11_Driver-Albert " "Info: Found design unit 1: Dht11_Driver-Albert" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dht11_Driver " "Info: Found entity 1: Dht11_Driver" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_driver DHT11_driver:U2 " "Info: Elaborating entity \"DHT11_driver\" for hierarchy \"DHT11_driver:U2\"" {  } { { "ch10_dht11_2.vhd" "U2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DHT11_tryN dht11_driver.vhd(59) " "Warning (10492): VHDL Process Statement warning at dht11_driver.vhd(59): signal \"DHT11_tryN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DHT11_ok dht11_driver.vhd(63) " "Warning (10492): VHDL Process Statement warning at dht11_driver.vhd(63): signal \"DHT11_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ch10_dht11_2.vhd" "Mod2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ch10_dht11_2.vhd" "Div0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ch10_dht11_2.vhd" "Mod1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ch10_dht11_2.vhd" "Mod0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ch10_dht11_2.vhd" "Div1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ch10_dht11_2.vhd" "Mod3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 108 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 107 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 114 -1 0 } } { "ch10_dht11_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/ch10_dht11_2.vhd" 20 -1 0 } } { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|dp\[2\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|dp\[2\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[2\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[2\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|d8\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|d8\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|isdata\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|isdata\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryNN\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryNN\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryNN\[1\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryNN\[1\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Dht11_Driver:U2\|tryDelay\[0\] High " "Critical Warning (18010): Register Dht11_Driver:U2\|tryDelay\[0\] will power up to High" {  } { { "dht11_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/dht11_driver.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_2/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Info: Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Info: Implemented 609 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 13:04:58 2018 " "Info: Processing ended: Sat Mar 10 13:04:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
