{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\_hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\hdl_checker_project_pid6444_sxpylzgg.json",
   "__class__": "Path"
  },
  1723849157.109339,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\test\\tb.v",
     "__class__": "Path"
    },
    "mtime": 1723848545.624501,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\full_adder.v",
     "__class__": "Path"
    },
    "mtime": 1723848545.6225002,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Top.v",
     "__class__": "Path"
    },
    "mtime": 1723850497.3177035,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\tt_um_Enjimneering_STT8.v",
     "__class__": "Path"
    },
    "mtime": 1723848623.779206,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\horizontal_counter.v",
     "__class__": "Path"
    },
    "mtime": 1723848561.5237384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\vertical_counter.v",
     "__class__": "Path"
    },
    "mtime": 1723848561.5267491,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Sync.v",
     "__class__": "Path"
    },
    "mtime": 1723850208.659371,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp2yoc9paz.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Top.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp1m3dpwih.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp_q500ilk.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpr7aipn2l.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpi3kz3i0j.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\full_adder.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpamz94gw4.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpre2jnjjk.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp7uzivd9r.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpdfab4xzc.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp2he8lg6w.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\tt_um_Enjimneering_STT8.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp6dsrvhlx.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpk9whzrug.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp9_59c0qc.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmph_fa1ywn.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp51wyid8e.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Sync.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpw_re50lz.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpi_95o3et.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\horizontal_counter.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp5mbe_wk7.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmprjpqfcsh.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpy2hrg00a.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmpv8ctv4si.v",
    "__class__": "Path"
   },
   {
    "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\vertical_counter.v",
    "__class__": "Path"
   },
   {
    "name": "C:\\Users\\DELL20~1\\AppData\\Local\\Temp\\tmp634lbeht.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\horizontal_counter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Horizontal_Counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\full_adder.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FullAdder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Top.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "VGA_Top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\vertical_counter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Vertical_Counter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\VGA_Sync.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "VGA_Sync",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\test\\tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\VGA Synthesis Check\\src\\TT8_Top.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "TT8_Top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\Uni\\Programming\\Digital Logic\\TinyTapeStation\\Sheffield-TT8\\src\\tt_um_Enjimneering_STT8.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_um_Enjimneering_STT8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}