// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/21/2020 14:50:06"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	Clk,
	RegDst,
	RegWrite,
	ALUSrc,
	MemWrite,
	MemRead,
	MemToReg,
	ReadData1,
	ReadData2,
	ALUControl,
	REGOut,
	ALUOut,
	\Input ,
	Res,
	Branch,
	MemContro,
	MemOut,
	PCin);
input 	Clk;
output 	RegDst;
output 	RegWrite;
output 	ALUSrc;
output 	MemWrite;
output 	MemRead;
output 	MemToReg;
output 	[31:0] ReadData1;
output 	[31:0] ReadData2;
output 	[2:0] ALUControl;
output 	[31:0] REGOut;
output 	[31:0] ALUOut;
output 	[31:0] \Input ;
input 	Res;
output 	Branch;
output 	MemContro;
output 	[31:0] MemOut;
output 	[31:0] PCin;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data|alu|Add1~3_combout ;
wire \data|alu|Add1~7_combout ;
wire \data|alu|Add1~11_combout ;
wire \data|alu|Add1~15_combout ;
wire \data|alu|Add1~19_combout ;
wire \data|alu|Add1~23_combout ;
wire \data|alu|Add1~27_combout ;
wire \data|alu|Add1~31_combout ;
wire \data|alu|Add1~35_combout ;
wire \data|alu|Add1~39_combout ;
wire \data|alu|Add1~43_combout ;
wire \data|alu|Add1~47_combout ;
wire \data|alu|Add1~51_combout ;
wire \data|alu|Add1~55_combout ;
wire \data|alu|Add1~59_combout ;
wire \data|alu|Add1~63_combout ;
wire \data|alu|Add1~67_combout ;
wire \data|alu|Add1~71_combout ;
wire \data|alu|Add1~75_combout ;
wire \data|alu|Add1~79_combout ;
wire \data|alu|Add1~83_combout ;
wire \data|alu|Add1~88 ;
wire \data|alu|Add1~91_combout ;
wire \data|alu|Add1~92 ;
wire \data|alu|Add1~95_combout ;
wire \data|alu|Add1~96 ;
wire \data|alu|Add1~99_combout ;
wire \data|alu|Add1~100 ;
wire \data|alu|Add1~103_combout ;
wire \data|alu|Add1~104 ;
wire \data|alu|Add1~107_combout ;
wire \data|alu|Add1~108 ;
wire \data|alu|Add1~111_combout ;
wire \data|alu|Add1~112 ;
wire \data|alu|Add1~115_combout ;
wire \data|alu|Add1~116 ;
wire \data|alu|Add1~119_combout ;
wire \data|alu|Add1~120 ;
wire \data|alu|Add1~123_combout ;
wire \data|alu|Add1~124 ;
wire \data|alu|Add1~127_combout ;
wire \data|im|rom~4_combout ;
wire \data|im|rom~6_combout ;
wire \data|REGF|file~33_regout ;
wire \data|REGF|file~35_regout ;
wire \data|REGF|file~37_regout ;
wire \data|REGF|file~39_regout ;
wire \data|REGF|file~41_regout ;
wire \data|REGF|file~43_regout ;
wire \data|REGF|file~45_regout ;
wire \data|REGF|file~47_regout ;
wire \data|REGF|file~49_regout ;
wire \data|REGF|file~51_regout ;
wire \data|REGF|file~53_regout ;
wire \data|REGF|file~55_regout ;
wire \data|REGF|file~57_regout ;
wire \data|REGF|file~59_regout ;
wire \data|REGF|file~63_regout ;
wire \data|REGF|file~320_regout ;
wire \data|im|rom~8_combout ;
wire \data|REGF|file~321_regout ;
wire \data|REGF|file~322_regout ;
wire \data|REGF|file~323_regout ;
wire \data|REGF|file~324_regout ;
wire \data|REGF|file~325_regout ;
wire \data|REGF|file~326_regout ;
wire \data|REGF|file~327_regout ;
wire \data|REGF|file~328_regout ;
wire \data|REGF|file~329_regout ;
wire \data|REGF|file~330_regout ;
wire \data|REGF|file~331_regout ;
wire \data|REGF|file~332_regout ;
wire \data|REGF|file~333_regout ;
wire \data|REGF|file~301_regout ;
wire \data|REGF|file~269_regout ;
wire \data|REGF|file~1199_combout ;
wire \data|REGF|file~365_regout ;
wire \data|REGF|file~1200_combout ;
wire \data|REGF|file~334_regout ;
wire \data|REGF|file~302_regout ;
wire \data|REGF|file~270_regout ;
wire \data|REGF|file~1204_combout ;
wire \data|REGF|file~366_regout ;
wire \data|REGF|file~1205_combout ;
wire \data|REGF|file~335_regout ;
wire \data|REGF|file~303_regout ;
wire \data|REGF|file~271_regout ;
wire \data|REGF|file~1209_combout ;
wire \data|REGF|file~367_regout ;
wire \data|REGF|file~1210_combout ;
wire \data|REGF|file~336_regout ;
wire \data|REGF|file~304_regout ;
wire \data|REGF|file~272_regout ;
wire \data|REGF|file~1214_combout ;
wire \data|REGF|file~368_regout ;
wire \data|REGF|file~1215_combout ;
wire \data|REGF|file~337_regout ;
wire \data|REGF|file~305_regout ;
wire \data|REGF|file~273_regout ;
wire \data|REGF|file~1219_combout ;
wire \data|REGF|file~369_regout ;
wire \data|REGF|file~1220_combout ;
wire \data|REGF|file~338_regout ;
wire \data|REGF|file~306_regout ;
wire \data|REGF|file~274_regout ;
wire \data|REGF|file~1224_combout ;
wire \data|REGF|file~370_regout ;
wire \data|REGF|file~1225_combout ;
wire \data|REGF|file~339_regout ;
wire \data|REGF|file~307_regout ;
wire \data|REGF|file~275_regout ;
wire \data|REGF|file~1229_combout ;
wire \data|REGF|file~371_regout ;
wire \data|REGF|file~1230_combout ;
wire \data|REGF|file~340_regout ;
wire \data|REGF|file~308_regout ;
wire \data|REGF|file~276_regout ;
wire \data|REGF|file~1234_combout ;
wire \data|REGF|file~372_regout ;
wire \data|REGF|file~1235_combout ;
wire \data|REGF|file~341_regout ;
wire \data|REGF|file~309_regout ;
wire \data|REGF|file~277_regout ;
wire \data|REGF|file~1239_combout ;
wire \data|REGF|file~373_regout ;
wire \data|REGF|file~1240_combout ;
wire \data|REGF|file~342_regout ;
wire \data|REGF|file~310_regout ;
wire \data|REGF|file~278_regout ;
wire \data|REGF|file~1244_combout ;
wire \data|REGF|file~374_regout ;
wire \data|REGF|file~1245_combout ;
wire \data|REGF|file~343_regout ;
wire \data|REGF|file~311_regout ;
wire \data|REGF|file~279_regout ;
wire \data|REGF|file~1249_combout ;
wire \data|REGF|file~375_regout ;
wire \data|REGF|file~1250_combout ;
wire \data|REGF|file~344_regout ;
wire \data|REGF|file~312_regout ;
wire \data|REGF|file~280_regout ;
wire \data|REGF|file~1254_combout ;
wire \data|REGF|file~376_regout ;
wire \data|REGF|file~1255_combout ;
wire \data|REGF|file~345_regout ;
wire \data|REGF|file~313_regout ;
wire \data|REGF|file~281_regout ;
wire \data|REGF|file~1259_combout ;
wire \data|REGF|file~377_regout ;
wire \data|REGF|file~1260_combout ;
wire \data|REGF|file~346_regout ;
wire \data|REGF|file~314_regout ;
wire \data|REGF|file~282_regout ;
wire \data|REGF|file~1264_combout ;
wire \data|REGF|file~378_regout ;
wire \data|REGF|file~1265_combout ;
wire \data|REGF|file~347_regout ;
wire \data|REGF|file~315_regout ;
wire \data|REGF|file~283_regout ;
wire \data|REGF|file~1269_combout ;
wire \data|REGF|file~379_regout ;
wire \data|REGF|file~1270_combout ;
wire \data|REGF|file~348_regout ;
wire \data|REGF|file~316_regout ;
wire \data|REGF|file~284_regout ;
wire \data|REGF|file~1274_combout ;
wire \data|REGF|file~380_regout ;
wire \data|REGF|file~1275_combout ;
wire \data|REGF|file~349_regout ;
wire \data|REGF|file~317_regout ;
wire \data|REGF|file~285_regout ;
wire \data|REGF|file~1279_combout ;
wire \data|REGF|file~381_regout ;
wire \data|REGF|file~1280_combout ;
wire \data|REGF|file~350_regout ;
wire \data|REGF|file~318_regout ;
wire \data|REGF|file~286_regout ;
wire \data|REGF|file~1284_combout ;
wire \data|REGF|file~382_regout ;
wire \data|REGF|file~1285_combout ;
wire \data|REGF|file~351_regout ;
wire \data|REGF|file~319_regout ;
wire \data|REGF|file~287_regout ;
wire \data|REGF|file~1289_combout ;
wire \data|REGF|file~383_regout ;
wire \data|REGF|file~1290_combout ;
wire \data|im|rom~13_combout ;
wire \data|alu|Add1~6_combout ;
wire \data|mux2|O[2]~4_combout ;
wire \data|alu|Add1~10_combout ;
wire \data|mux2|O[3]~7_combout ;
wire \data|alu|Add1~14_combout ;
wire \data|alu|Add1~18_combout ;
wire \data|mux2|O[5]~12_combout ;
wire \data|im|rom~15_combout ;
wire \data|alu|Add1~22_combout ;
wire \data|alu|Add1~26_combout ;
wire \data|alu|Add1~30_combout ;
wire \data|mux2|O[8]~19_combout ;
wire \data|alu|Add1~34_combout ;
wire \data|alu|Add1~38_combout ;
wire \data|alu|Add1~42_combout ;
wire \data|alu|Add1~46_combout ;
wire \data|alu|Add1~50_combout ;
wire \data|alu|Add1~54_combout ;
wire \data|alu|Add1~58_combout ;
wire \data|alu|Add1~62_combout ;
wire \data|alu|Add1~66_combout ;
wire \data|alu|Add1~70_combout ;
wire \data|alu|Add1~74_combout ;
wire \data|alu|Add1~78_combout ;
wire \data|alu|Add1~82_combout ;
wire \data|alu|Add1~86_combout ;
wire \data|alu|Add1~90_combout ;
wire \data|alu|Add1~94_combout ;
wire \data|alu|Add1~98_combout ;
wire \data|alu|Add1~102_combout ;
wire \data|alu|Add1~106_combout ;
wire \data|alu|Add1~110_combout ;
wire \data|alu|Add1~114_combout ;
wire \data|alu|Add1~118_combout ;
wire \data|alu|Add1~122_combout ;
wire \data|alu|Add1~126_combout ;
wire \data|a1~0_combout ;
wire \data|a1~1_combout ;
wire \data|a1~2_combout ;
wire \data|a1~3_combout ;
wire \data|a1~4_combout ;
wire \data|a1~6_combout ;
wire \data|a1~8_combout ;
wire \data|a1~9_combout ;
wire \data|REGF|file~1295_combout ;
wire \data|REGF|file~1298_combout ;
wire \data|REGF|file~1046_combout ;
wire \data|REGF|file~1064_combout ;
wire \data|add1|Out[2]~0_combout ;
wire \data|pc1|PC[2]~31 ;
wire \data|pc1|PC[3]~32_combout ;
wire \data|add1|Out[2]~1 ;
wire \data|add1|Out[3]~2_combout ;
wire \Res~combout ;
wire \data|add1|Out[3]~3 ;
wire \data|add1|Out[4]~5 ;
wire \data|add1|Out[5]~7 ;
wire \data|add1|Out[6]~8_combout ;
wire \data|add1|Out[5]~6_combout ;
wire \data|add1|Out[4]~4_combout ;
wire \data|pc1|PC[3]~33 ;
wire \data|pc1|PC[4]~35 ;
wire \data|pc1|PC[5]~37 ;
wire \data|pc1|PC[6]~38_combout ;
wire \data|im|rom~5_combout ;
wire \data|pc1|PC[4]~34_combout ;
wire \data|pc1|PC[5]~36_combout ;
wire \data|im|rom~2_combout ;
wire \data|im|rom~3_combout ;
wire \data|im|rom~1_combout ;
wire \controller|WideOr7~0_combout ;
wire \data|mux3|O[22]~22_combout ;
wire \data|pc1|PC[2]~30_combout ;
wire \data|REGF|file~1299_combout ;
wire \data|REGF|file~54_regout ;
wire \data|im|rom~7_combout ;
wire \data|REGF|file~1301_combout ;
wire \data|REGF|file~22_regout ;
wire \data|REGF|file~1114_combout ;
wire \data|REGF|file~1302_combout ;
wire \data|REGF|file~118_regout ;
wire \data|REGF|file~1115_combout ;
wire \data|im|rom~11_combout ;
wire \data|REGF|file~1300_combout ;
wire \data|REGF|file~86_regout ;
wire \data|im|rom~9_combout ;
wire \data|REGF|file~1246_combout ;
wire \data|REGF|file~1247_combout ;
wire \data|im|rom~12_combout ;
wire \data|REGF|file~1248_combout ;
wire \controller|ALUSrc~0_combout ;
wire \data|mux2|O[22]~37_combout ;
wire \data|im|rom~18_combout ;
wire \controller|Selector11~0_combout ;
wire \data|im|rom~16_combout ;
wire \controller|WideOr3~0_combout ;
wire \controller|Selector10~0_combout ;
wire \data|alu|Mux9~0_combout ;
wire \controller|Selector15~2_combout ;
wire \data|alu|Add1~93_combout ;
wire \data|mux3|O[23]~23_combout ;
wire \data|REGF|file~87_regout ;
wire \data|REGF|file~23_regout ;
wire \data|REGF|file~1116_combout ;
wire \data|REGF|file~119_regout ;
wire \data|REGF|file~1117_combout ;
wire \data|REGF|file~1251_combout ;
wire \data|REGF|file~1252_combout ;
wire \data|REGF|file~1253_combout ;
wire \data|mux2|O[23]~38_combout ;
wire \controller|Selector7~0_combout ;
wire \data|alu|Mux8~0_combout ;
wire \data|alu|Add1~97_combout ;
wire \data|mux3|O[24]~24_combout ;
wire \data|REGF|file~56_regout ;
wire \data|REGF|file~24_regout ;
wire \data|REGF|file~1118_combout ;
wire \data|REGF|file~120_regout ;
wire \data|REGF|file~1119_combout ;
wire \data|REGF|file~88_regout ;
wire \data|REGF|file~1256_combout ;
wire \data|REGF|file~1257_combout ;
wire \data|REGF|file~1258_combout ;
wire \data|mux2|O[24]~39_combout ;
wire \data|alu|Mux7~0_combout ;
wire \data|alu|Add1~101_combout ;
wire \data|a1~5_combout ;
wire \data|mux3|O[25]~25_combout ;
wire \data|REGF|file~89_regout ;
wire \data|REGF|file~25_regout ;
wire \data|REGF|file~1120_combout ;
wire \data|REGF|file~121_regout ;
wire \data|REGF|file~1121_combout ;
wire \data|REGF|file~1261_combout ;
wire \data|REGF|file~1262_combout ;
wire \data|REGF|file~1263_combout ;
wire \data|mux2|O[25]~40_combout ;
wire \data|alu|Mux6~0_combout ;
wire \data|alu|Add1~105_combout ;
wire \data|mux3|O[26]~26_combout ;
wire \data|REGF|file~58_regout ;
wire \data|REGF|file~26_regout ;
wire \data|REGF|file~1122_combout ;
wire \data|REGF|file~122_regout ;
wire \data|REGF|file~1123_combout ;
wire \data|REGF|file~90_regout ;
wire \data|REGF|file~1266_combout ;
wire \data|REGF|file~1267_combout ;
wire \data|REGF|file~1268_combout ;
wire \data|mux2|O[26]~41_combout ;
wire \data|alu|Mux5~0_combout ;
wire \data|alu|Add1~109_combout ;
wire \data|mux3|O[27]~27_combout ;
wire \data|REGF|file~91_regout ;
wire \data|REGF|file~27_regout ;
wire \data|REGF|file~1124_combout ;
wire \data|REGF|file~123_regout ;
wire \data|REGF|file~1125_combout ;
wire \data|REGF|file~1271_combout ;
wire \data|REGF|file~1272_combout ;
wire \data|REGF|file~1273_combout ;
wire \data|mux2|O[27]~42_combout ;
wire \data|alu|Mux4~0_combout ;
wire \data|alu|Add1~113_combout ;
wire \data|a1~7_combout ;
wire \data|mux3|O[30]~30_combout ;
wire \data|REGF|file~62_regout ;
wire \data|REGF|file~30_regout ;
wire \data|REGF|file~1130_combout ;
wire \data|REGF|file~126_regout ;
wire \data|REGF|file~1131_combout ;
wire \data|REGF|file~94_regout ;
wire \data|REGF|file~1286_combout ;
wire \data|REGF|file~1287_combout ;
wire \data|REGF|file~1288_combout ;
wire \data|mux2|O[30]~45_combout ;
wire \data|alu|Mux1~0_combout ;
wire \data|alu|Add1~125_combout ;
wire \data|mux3|O[31]~31_combout ;
wire \data|REGF|file~95_regout ;
wire \data|REGF|file~31_regout ;
wire \data|REGF|file~1132_combout ;
wire \data|REGF|file~127_regout ;
wire \data|REGF|file~1133_combout ;
wire \data|REGF|file~1291_combout ;
wire \data|REGF|file~1292_combout ;
wire \data|REGF|file~1293_combout ;
wire \data|mux2|O[31]~46_combout ;
wire \data|alu|Mux0~0_combout ;
wire \data|alu|Add1~129_combout ;
wire \data|alu|Add1~89_combout ;
wire \data|mux3|O[21]~21_combout ;
wire \data|REGF|file~85_regout ;
wire \data|REGF|file~21_regout ;
wire \data|REGF|file~1112_combout ;
wire \data|REGF|file~117_regout ;
wire \data|REGF|file~1113_combout ;
wire \data|REGF|file~1241_combout ;
wire \data|REGF|file~1242_combout ;
wire \data|REGF|file~1243_combout ;
wire \data|mux2|O[21]~36_combout ;
wire \data|alu|Mux10~0_combout ;
wire \data|REGF|file~84_regout ;
wire \data|REGF|file~20_regout ;
wire \data|REGF|file~1236_combout ;
wire \data|REGF|file~116_regout ;
wire \data|REGF|file~1237_combout ;
wire \data|REGF|file~1238_combout ;
wire \data|mux2|O[20]~35_combout ;
wire \data|alu|Mux11~0_combout ;
wire \data|alu|Add1~85_combout ;
wire \data|mux3|O[20]~20_combout ;
wire \data|REGF|file~52_regout ;
wire \data|REGF|file~1110_combout ;
wire \data|REGF|file~1111_combout ;
wire \data|REGF|file~19_regout ;
wire \data|REGF|file~1231_combout ;
wire \data|REGF|file~115_regout ;
wire \data|REGF|file~1232_combout ;
wire \data|REGF|file~1233_combout ;
wire \data|mux2|O[19]~34_combout ;
wire \data|alu|Mux12~0_combout ;
wire \data|alu|Add1~81_combout ;
wire \data|mux3|O[19]~19_combout ;
wire \data|REGF|file~83_regout ;
wire \data|REGF|file~1108_combout ;
wire \data|REGF|file~1109_combout ;
wire \data|REGF|file~82_regout ;
wire \data|REGF|file~18_regout ;
wire \data|REGF|file~1226_combout ;
wire \data|REGF|file~114_regout ;
wire \data|REGF|file~1227_combout ;
wire \data|REGF|file~1228_combout ;
wire \data|mux2|O[18]~33_combout ;
wire \data|alu|Mux13~0_combout ;
wire \data|alu|Add1~77_combout ;
wire \data|mux3|O[18]~18_combout ;
wire \data|REGF|file~50_regout ;
wire \data|REGF|file~1106_combout ;
wire \data|REGF|file~1107_combout ;
wire \data|REGF|file~17_regout ;
wire \data|REGF|file~1221_combout ;
wire \data|REGF|file~113_regout ;
wire \data|REGF|file~1222_combout ;
wire \data|REGF|file~1223_combout ;
wire \data|mux2|O[17]~32_combout ;
wire \data|alu|Mux14~0_combout ;
wire \data|alu|Add1~73_combout ;
wire \data|mux3|O[17]~17_combout ;
wire \data|REGF|file~81_regout ;
wire \data|REGF|file~1104_combout ;
wire \data|REGF|file~1105_combout ;
wire \data|REGF|file~80_regout ;
wire \data|REGF|file~16_regout ;
wire \data|REGF|file~1216_combout ;
wire \data|REGF|file~112_regout ;
wire \data|REGF|file~1217_combout ;
wire \data|REGF|file~1218_combout ;
wire \data|mux2|O[16]~31_combout ;
wire \data|alu|Mux15~0_combout ;
wire \data|alu|Add1~69_combout ;
wire \data|mux3|O[16]~16_combout ;
wire \data|REGF|file~48_regout ;
wire \data|REGF|file~1102_combout ;
wire \data|REGF|file~1103_combout ;
wire \data|REGF|file~15_regout ;
wire \data|REGF|file~1211_combout ;
wire \data|REGF|file~111_regout ;
wire \data|REGF|file~1212_combout ;
wire \data|REGF|file~1213_combout ;
wire \data|mux2|O[15]~30_combout ;
wire \data|alu|Mux16~0_combout ;
wire \data|alu|Add1~65_combout ;
wire \data|mux3|O[15]~15_combout ;
wire \data|REGF|file~79_regout ;
wire \data|REGF|file~1100_combout ;
wire \data|REGF|file~1101_combout ;
wire \data|REGF|file~78_regout ;
wire \data|REGF|file~14_regout ;
wire \data|REGF|file~1206_combout ;
wire \data|REGF|file~110_regout ;
wire \data|REGF|file~1207_combout ;
wire \data|REGF|file~1208_combout ;
wire \data|mux2|O[14]~29_combout ;
wire \data|alu|Mux17~0_combout ;
wire \data|alu|Add1~61_combout ;
wire \data|mux3|O[14]~14_combout ;
wire \data|REGF|file~46_regout ;
wire \data|REGF|file~1098_combout ;
wire \data|REGF|file~1099_combout ;
wire \data|REGF|file~13_regout ;
wire \data|REGF|file~1201_combout ;
wire \data|REGF|file~109_regout ;
wire \data|REGF|file~1202_combout ;
wire \data|REGF|file~1203_combout ;
wire \data|mux2|O[13]~28_combout ;
wire \data|alu|Mux18~0_combout ;
wire \data|alu|Add1~57_combout ;
wire \data|mux3|O[13]~13_combout ;
wire \data|REGF|file~77_regout ;
wire \data|REGF|file~1096_combout ;
wire \data|REGF|file~1097_combout ;
wire \data|mux2|O[12]~27_combout ;
wire \data|alu|Mux19~0_combout ;
wire \data|alu|Add1~53_combout ;
wire \data|mux3|O[12]~12_combout ;
wire \data|REGF|file~44_regout ;
wire \data|REGF|file~12_regout ;
wire \data|REGF|file~1094_combout ;
wire \data|REGF|file~108_regout ;
wire \data|REGF|file~1095_combout ;
wire \data|REGF|file~1303_combout ;
wire \data|REGF|file~299_regout ;
wire \controller|WideOr8~0_combout ;
wire \data|REGF|file~1294_combout ;
wire \data|im|rom~10_combout ;
wire \data|mux1|Out[0]~1_combout ;
wire \data|REGF|file~1296_combout ;
wire \data|REGF|file~267_regout ;
wire \data|REGF|file~1189_combout ;
wire \data|mux1|Out[3]~0_combout ;
wire \data|REGF|file~1297_combout ;
wire \data|REGF|file~363_regout ;
wire \data|REGF|file~1190_combout ;
wire \data|REGF|file~11_regout ;
wire \data|REGF|file~1191_combout ;
wire \data|REGF|file~107_regout ;
wire \data|REGF|file~1192_combout ;
wire \data|mux2|O[11]~25_combout ;
wire \data|mux2|O[11]~26_combout ;
wire \data|alu|Mux20~0_combout ;
wire \data|alu|Add1~49_combout ;
wire \data|mux3|O[11]~11_combout ;
wire \data|REGF|file~75_regout ;
wire \data|REGF|file~1092_combout ;
wire \data|REGF|file~1093_combout ;
wire \data|REGF|file~74_regout ;
wire \data|REGF|file~10_regout ;
wire \data|REGF|file~1186_combout ;
wire \data|REGF|file~106_regout ;
wire \data|REGF|file~1187_combout ;
wire \data|mux2|O[10]~23_combout ;
wire \data|mux2|O[10]~24_combout ;
wire \data|alu|Mux21~0_combout ;
wire \data|alu|Add1~45_combout ;
wire \data|mux3|O[10]~10_combout ;
wire \data|REGF|file~42_regout ;
wire \data|REGF|file~1090_combout ;
wire \data|REGF|file~1091_combout ;
wire \data|REGF|file~297_regout ;
wire \data|REGF|file~265_regout ;
wire \data|REGF|file~1179_combout ;
wire \data|REGF|file~361_regout ;
wire \data|REGF|file~1180_combout ;
wire \data|REGF|file~9_regout ;
wire \data|REGF|file~1181_combout ;
wire \data|REGF|file~105_regout ;
wire \data|REGF|file~1182_combout ;
wire \data|mux2|O[9]~21_combout ;
wire \data|mux2|O[9]~22_combout ;
wire \data|alu|Mux22~0_combout ;
wire \data|alu|Add1~41_combout ;
wire \data|mux3|O[9]~9_combout ;
wire \data|REGF|file~73_regout ;
wire \data|REGF|file~1088_combout ;
wire \data|REGF|file~1089_combout ;
wire \data|mux2|O[8]~20_combout ;
wire \data|alu|Mux23~0_combout ;
wire \data|alu|Add1~37_combout ;
wire \data|mux3|O[8]~8_combout ;
wire \data|REGF|file~40_regout ;
wire \data|REGF|file~8_regout ;
wire \data|REGF|file~1086_combout ;
wire \data|REGF|file~104_regout ;
wire \data|REGF|file~1087_combout ;
wire \data|REGF|file~7_regout ;
wire \data|REGF|file~1171_combout ;
wire \data|REGF|file~103_regout ;
wire \data|REGF|file~1172_combout ;
wire \data|mux2|O[7]~17_combout ;
wire \data|mux2|O[7]~18_combout ;
wire \data|alu|Mux24~0_combout ;
wire \data|alu|Add1~33_combout ;
wire \data|mux3|O[7]~7_combout ;
wire \data|REGF|file~71_regout ;
wire \data|REGF|file~1084_combout ;
wire \data|REGF|file~1085_combout ;
wire \data|REGF|file~70_regout ;
wire \data|REGF|file~6_regout ;
wire \data|REGF|file~1166_combout ;
wire \data|REGF|file~102_regout ;
wire \data|REGF|file~1167_combout ;
wire \data|mux2|O[6]~15_combout ;
wire \data|mux2|O[6]~16_combout ;
wire \data|alu|Mux25~0_combout ;
wire \data|alu|Add1~29_combout ;
wire \data|mux3|O[6]~6_combout ;
wire \data|REGF|file~38_regout ;
wire \data|REGF|file~1082_combout ;
wire \data|REGF|file~1083_combout ;
wire \data|im|rom~0_combout ;
wire \data|mux2|O[5]~13_combout ;
wire \data|mux2|O[5]~14_combout ;
wire \data|alu|Mux26~0_combout ;
wire \data|alu|Add1~25_combout ;
wire \data|mux3|O[5]~5_combout ;
wire \data|REGF|file~69_regout ;
wire \data|REGF|file~5_regout ;
wire \data|REGF|file~1080_combout ;
wire \data|REGF|file~101_regout ;
wire \data|REGF|file~1081_combout ;
wire \data|REGF|file~68_regout ;
wire \data|REGF|file~4_regout ;
wire \data|REGF|file~1156_combout ;
wire \data|REGF|file~100_regout ;
wire \data|REGF|file~1157_combout ;
wire \data|mux2|O[4]~10_combout ;
wire \data|mux2|O[4]~11_combout ;
wire \data|alu|Mux27~0_combout ;
wire \data|alu|Add1~21_combout ;
wire \data|mux3|O[4]~4_combout ;
wire \data|REGF|file~36_regout ;
wire \data|REGF|file~1078_combout ;
wire \data|REGF|file~1079_combout ;
wire \data|mux2|O[3]~8_combout ;
wire \data|mux2|O[3]~9_combout ;
wire \data|alu|Mux28~0_combout ;
wire \data|alu|Add1~17_combout ;
wire \data|mux3|O[3]~3_combout ;
wire \data|REGF|file~67_regout ;
wire \data|REGF|file~3_regout ;
wire \data|REGF|file~1076_combout ;
wire \data|REGF|file~99_regout ;
wire \data|REGF|file~1077_combout ;
wire \data|mux2|O[2]~5_combout ;
wire \data|mux2|O[2]~6_combout ;
wire \data|alu|Mux29~0_combout ;
wire \data|alu|Add1~13_combout ;
wire \data|mux3|O[2]~2_combout ;
wire \data|REGF|file~34_regout ;
wire \data|REGF|file~2_regout ;
wire \data|REGF|file~1074_combout ;
wire \data|REGF|file~98_regout ;
wire \data|REGF|file~1075_combout ;
wire \data|REGF|file~1_regout ;
wire \data|REGF|file~1141_combout ;
wire \data|REGF|file~97_regout ;
wire \data|REGF|file~1142_combout ;
wire \data|mux2|O[1]~3_combout ;
wire \data|alu|Mux30~0_combout ;
wire \data|alu|Add1~9_combout ;
wire \data|mux3|O[1]~1_combout ;
wire \data|REGF|file~65_regout ;
wire \data|REGF|file~1072_combout ;
wire \data|REGF|file~1073_combout ;
wire \data|REGF|file~32_regout ;
wire \data|REGF|file~0_regout ;
wire \data|REGF|file~1070_combout ;
wire \data|REGF|file~96_regout ;
wire \data|REGF|file~1071_combout ;
wire \data|mux2|O[0]~1_combout ;
wire \data|mux2|O[0]~2_combout ;
wire \data|alu|Mux31~0_combout ;
wire \data|alu|Add1~5_combout ;
wire \data|mux3|O[0]~0_combout ;
wire \data|REGF|file~64_regout ;
wire \data|REGF|file~1136_combout ;
wire \data|REGF|file~1137_combout ;
wire \data|mux2|O[0]~0_combout ;
wire \data|alu|Add1~0_combout ;
wire \data|alu|Add1~2_cout ;
wire \data|alu|Add1~4 ;
wire \data|alu|Add1~8 ;
wire \data|alu|Add1~12 ;
wire \data|alu|Add1~16 ;
wire \data|alu|Add1~20 ;
wire \data|alu|Add1~24 ;
wire \data|alu|Add1~28 ;
wire \data|alu|Add1~32 ;
wire \data|alu|Add1~36 ;
wire \data|alu|Add1~40 ;
wire \data|alu|Add1~44 ;
wire \data|alu|Add1~48 ;
wire \data|alu|Add1~52 ;
wire \data|alu|Add1~56 ;
wire \data|alu|Add1~60 ;
wire \data|alu|Add1~64 ;
wire \data|alu|Add1~68 ;
wire \data|alu|Add1~72 ;
wire \data|alu|Add1~76 ;
wire \data|alu|Add1~80 ;
wire \data|alu|Add1~84 ;
wire \data|alu|Add1~87_combout ;
wire \data|a1~10_combout ;
wire \data|a1~11_combout ;
wire \data|a1~12_combout ;
wire \controller|Decoder1~12_combout ;
wire \controller|WideOr6~0_combout ;
wire \controller|Decoder1~8_combout ;
wire \controller|Decoder1~9_combout ;
wire \data|REGF|file~28_regout ;
wire \data|REGF|file~1276_combout ;
wire \data|REGF|file~124_regout ;
wire \data|REGF|file~1277_combout ;
wire \data|REGF|file~1278_combout ;
wire \data|mux2|O[28]~43_combout ;
wire \data|alu|Mux3~0_combout ;
wire \data|alu|Add1~117_combout ;
wire \data|mux3|O[28]~28_combout ;
wire \data|REGF|file~92_regout ;
wire \data|REGF|file~60_regout ;
wire \data|REGF|file~1126_combout ;
wire \data|REGF|file~1127_combout ;
wire \data|REGF|file~93_regout ;
wire \data|REGF|file~29_regout ;
wire \data|REGF|file~1281_combout ;
wire \data|REGF|file~125_regout ;
wire \data|REGF|file~1282_combout ;
wire \data|REGF|file~1283_combout ;
wire \data|mux2|O[29]~44_combout ;
wire \data|alu|Mux2~0_combout ;
wire \data|alu|Add1~121_combout ;
wire \data|mux3|O[29]~29_combout ;
wire \data|REGF|file~61_regout ;
wire \data|REGF|file~1128_combout ;
wire \data|REGF|file~1129_combout ;
wire \data|REGF|file~288_regout ;
wire \data|REGF|file~256_regout ;
wire \data|REGF|file~1134_combout ;
wire \data|REGF|file~352_regout ;
wire \data|REGF|file~1135_combout ;
wire \data|REGF|file~1138_combout ;
wire \data|REGF|file~289_regout ;
wire \data|REGF|file~257_regout ;
wire \data|REGF|file~1139_combout ;
wire \data|REGF|file~353_regout ;
wire \data|REGF|file~1140_combout ;
wire \data|REGF|file~1143_combout ;
wire \data|REGF|file~290_regout ;
wire \data|REGF|file~258_regout ;
wire \data|REGF|file~1144_combout ;
wire \data|REGF|file~354_regout ;
wire \data|REGF|file~1145_combout ;
wire \data|REGF|file~66_regout ;
wire \data|REGF|file~1146_combout ;
wire \data|REGF|file~1147_combout ;
wire \data|REGF|file~1148_combout ;
wire \data|REGF|file~291_regout ;
wire \data|REGF|file~259_regout ;
wire \data|REGF|file~1149_combout ;
wire \data|REGF|file~355_regout ;
wire \data|REGF|file~1150_combout ;
wire \data|REGF|file~1151_combout ;
wire \data|REGF|file~1152_combout ;
wire \data|REGF|file~1153_combout ;
wire \data|REGF|file~292_regout ;
wire \data|REGF|file~260_regout ;
wire \data|REGF|file~1154_combout ;
wire \data|REGF|file~356_regout ;
wire \data|REGF|file~1155_combout ;
wire \data|REGF|file~1158_combout ;
wire \data|REGF|file~293_regout ;
wire \data|REGF|file~261_regout ;
wire \data|REGF|file~1159_combout ;
wire \data|REGF|file~357_regout ;
wire \data|REGF|file~1160_combout ;
wire \data|REGF|file~1161_combout ;
wire \data|REGF|file~1162_combout ;
wire \data|REGF|file~1163_combout ;
wire \data|REGF|file~294_regout ;
wire \data|REGF|file~262_regout ;
wire \data|REGF|file~1164_combout ;
wire \data|REGF|file~358_regout ;
wire \data|REGF|file~1165_combout ;
wire \data|REGF|file~1168_combout ;
wire \data|REGF|file~295_regout ;
wire \data|REGF|file~263_regout ;
wire \data|REGF|file~1169_combout ;
wire \data|REGF|file~359_regout ;
wire \data|REGF|file~1170_combout ;
wire \data|REGF|file~1173_combout ;
wire \data|REGF|file~296_regout ;
wire \data|REGF|file~264_regout ;
wire \data|REGF|file~1174_combout ;
wire \data|REGF|file~360_regout ;
wire \data|REGF|file~1175_combout ;
wire \data|REGF|file~72_regout ;
wire \data|REGF|file~1176_combout ;
wire \data|REGF|file~1177_combout ;
wire \data|REGF|file~1178_combout ;
wire \data|REGF|file~1183_combout ;
wire \data|REGF|file~298_regout ;
wire \data|REGF|file~266_regout ;
wire \data|REGF|file~1184_combout ;
wire \data|REGF|file~362_regout ;
wire \data|REGF|file~1185_combout ;
wire \data|REGF|file~1188_combout ;
wire \data|REGF|file~1193_combout ;
wire \data|REGF|file~300_regout ;
wire \data|REGF|file~268_regout ;
wire \data|REGF|file~1194_combout ;
wire \data|REGF|file~364_regout ;
wire \data|REGF|file~1195_combout ;
wire \data|REGF|file~76_regout ;
wire \data|REGF|file~1196_combout ;
wire \data|REGF|file~1197_combout ;
wire \data|REGF|file~1198_combout ;
wire \data|im|rom~14_combout ;
wire \data|im|rom~17_combout ;
wire \data|im|rom~19_combout ;
wire \data|im|rom~20_combout ;
wire \controller|Decoder1~10_combout ;
wire \controller|Decoder1~11_combout ;
wire \Clk~combout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \data|mem|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \data|add1|Out[6]~9 ;
wire \data|add1|Out[7]~10_combout ;
wire \data|pc1|PC[6]~39 ;
wire \data|pc1|PC[7]~40_combout ;
wire \data|add1|Out[7]~11 ;
wire \data|add1|Out[8]~12_combout ;
wire \data|pc1|PC[7]~41 ;
wire \data|pc1|PC[8]~42_combout ;
wire \data|add1|Out[8]~13 ;
wire \data|add1|Out[9]~14_combout ;
wire \data|pc1|PC[8]~43 ;
wire \data|pc1|PC[9]~44_combout ;
wire \data|add1|Out[9]~15 ;
wire \data|add1|Out[10]~16_combout ;
wire \data|pc1|PC[9]~45 ;
wire \data|pc1|PC[10]~46_combout ;
wire \data|add1|Out[10]~17 ;
wire \data|add1|Out[11]~18_combout ;
wire \data|pc1|PC[10]~47 ;
wire \data|pc1|PC[11]~48_combout ;
wire \data|add1|Out[11]~19 ;
wire \data|add1|Out[12]~20_combout ;
wire \data|pc1|PC[11]~49 ;
wire \data|pc1|PC[12]~50_combout ;
wire \data|add1|Out[12]~21 ;
wire \data|add1|Out[13]~22_combout ;
wire \data|pc1|PC[12]~51 ;
wire \data|pc1|PC[13]~52_combout ;
wire \data|add1|Out[13]~23 ;
wire \data|add1|Out[14]~24_combout ;
wire \data|pc1|PC[13]~53 ;
wire \data|pc1|PC[14]~54_combout ;
wire \data|add1|Out[14]~25 ;
wire \data|add1|Out[15]~26_combout ;
wire \data|pc1|PC[14]~55 ;
wire \data|pc1|PC[15]~56_combout ;
wire \data|add1|Out[15]~27 ;
wire \data|add1|Out[16]~28_combout ;
wire \data|pc1|PC[15]~57 ;
wire \data|pc1|PC[16]~58_combout ;
wire \data|add1|Out[16]~29 ;
wire \data|add1|Out[17]~30_combout ;
wire \data|pc1|PC[16]~59 ;
wire \data|pc1|PC[17]~60_combout ;
wire \data|add1|Out[17]~31 ;
wire \data|add1|Out[18]~32_combout ;
wire \data|pc1|PC[17]~61 ;
wire \data|pc1|PC[18]~62_combout ;
wire \data|add1|Out[18]~33 ;
wire \data|add1|Out[19]~34_combout ;
wire \data|pc1|PC[18]~63 ;
wire \data|pc1|PC[19]~64_combout ;
wire \data|add1|Out[19]~35 ;
wire \data|add1|Out[20]~36_combout ;
wire \data|pc1|PC[19]~65 ;
wire \data|pc1|PC[20]~66_combout ;
wire \data|add1|Out[20]~37 ;
wire \data|add1|Out[21]~38_combout ;
wire \data|pc1|PC[20]~67 ;
wire \data|pc1|PC[21]~68_combout ;
wire \data|add1|Out[21]~39 ;
wire \data|add1|Out[22]~40_combout ;
wire \data|pc1|PC[21]~69 ;
wire \data|pc1|PC[22]~70_combout ;
wire \data|add1|Out[22]~41 ;
wire \data|add1|Out[23]~42_combout ;
wire \data|pc1|PC[22]~71 ;
wire \data|pc1|PC[23]~72_combout ;
wire \data|add1|Out[23]~43 ;
wire \data|add1|Out[24]~44_combout ;
wire \data|pc1|PC[23]~73 ;
wire \data|pc1|PC[24]~74_combout ;
wire \data|add1|Out[24]~45 ;
wire \data|add1|Out[25]~46_combout ;
wire \data|pc1|PC[24]~75 ;
wire \data|pc1|PC[25]~76_combout ;
wire \data|add1|Out[25]~47 ;
wire \data|add1|Out[26]~48_combout ;
wire \data|pc1|PC[25]~77 ;
wire \data|pc1|PC[26]~78_combout ;
wire \data|add1|Out[26]~49 ;
wire \data|add1|Out[27]~50_combout ;
wire \data|pc1|PC[26]~79 ;
wire \data|pc1|PC[27]~80_combout ;
wire \data|add1|Out[27]~51 ;
wire \data|add1|Out[28]~52_combout ;
wire \data|pc1|PC[27]~81 ;
wire \data|pc1|PC[28]~82_combout ;
wire \data|add1|Out[28]~53 ;
wire \data|add1|Out[29]~54_combout ;
wire \data|pc1|PC[28]~83 ;
wire \data|pc1|PC[29]~84_combout ;
wire \data|add1|Out[29]~55 ;
wire \data|add1|Out[30]~56_combout ;
wire \data|pc1|PC[29]~85 ;
wire \data|pc1|PC[30]~86_combout ;
wire \data|add1|Out[30]~57 ;
wire \data|add1|Out[31]~58_combout ;
wire \data|pc1|PC[30]~87 ;
wire \data|pc1|PC[31]~88_combout ;
wire [31:0] \data|pc1|PC ;
wire [2:0] \controller|ALUControl ;

wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \data|mem|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \data|mem|mem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \data|mem|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneii_lcell_comb \data|alu|Add1~3 (
// Equation(s):
// \data|alu|Add1~3_combout  = (\data|REGF|file~1071_combout  & ((\data|alu|Add1~0_combout  & (\data|alu|Add1~2_cout  & VCC)) # (!\data|alu|Add1~0_combout  & (!\data|alu|Add1~2_cout )))) # (!\data|REGF|file~1071_combout  & ((\data|alu|Add1~0_combout  & 
// (!\data|alu|Add1~2_cout )) # (!\data|alu|Add1~0_combout  & ((\data|alu|Add1~2_cout ) # (GND)))))
// \data|alu|Add1~4  = CARRY((\data|REGF|file~1071_combout  & (!\data|alu|Add1~0_combout  & !\data|alu|Add1~2_cout )) # (!\data|REGF|file~1071_combout  & ((!\data|alu|Add1~2_cout ) # (!\data|alu|Add1~0_combout ))))

	.dataa(\data|REGF|file~1071_combout ),
	.datab(\data|alu|Add1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~2_cout ),
	.combout(\data|alu|Add1~3_combout ),
	.cout(\data|alu|Add1~4 ));
// synopsys translate_off
defparam \data|alu|Add1~3 .lut_mask = 16'h9617;
defparam \data|alu|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~7 (
// Equation(s):
// \data|alu|Add1~7_combout  = ((\data|alu|Add1~6_combout  $ (\data|REGF|file~1073_combout  $ (!\data|alu|Add1~4 )))) # (GND)
// \data|alu|Add1~8  = CARRY((\data|alu|Add1~6_combout  & ((\data|REGF|file~1073_combout ) # (!\data|alu|Add1~4 ))) # (!\data|alu|Add1~6_combout  & (\data|REGF|file~1073_combout  & !\data|alu|Add1~4 )))

	.dataa(\data|alu|Add1~6_combout ),
	.datab(\data|REGF|file~1073_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~4 ),
	.combout(\data|alu|Add1~7_combout ),
	.cout(\data|alu|Add1~8 ));
// synopsys translate_off
defparam \data|alu|Add1~7 .lut_mask = 16'h698E;
defparam \data|alu|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~11 (
// Equation(s):
// \data|alu|Add1~11_combout  = (\data|alu|Add1~10_combout  & ((\data|REGF|file~1075_combout  & (\data|alu|Add1~8  & VCC)) # (!\data|REGF|file~1075_combout  & (!\data|alu|Add1~8 )))) # (!\data|alu|Add1~10_combout  & ((\data|REGF|file~1075_combout  & 
// (!\data|alu|Add1~8 )) # (!\data|REGF|file~1075_combout  & ((\data|alu|Add1~8 ) # (GND)))))
// \data|alu|Add1~12  = CARRY((\data|alu|Add1~10_combout  & (!\data|REGF|file~1075_combout  & !\data|alu|Add1~8 )) # (!\data|alu|Add1~10_combout  & ((!\data|alu|Add1~8 ) # (!\data|REGF|file~1075_combout ))))

	.dataa(\data|alu|Add1~10_combout ),
	.datab(\data|REGF|file~1075_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~8 ),
	.combout(\data|alu|Add1~11_combout ),
	.cout(\data|alu|Add1~12 ));
// synopsys translate_off
defparam \data|alu|Add1~11 .lut_mask = 16'h9617;
defparam \data|alu|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~15 (
// Equation(s):
// \data|alu|Add1~15_combout  = ((\data|alu|Add1~14_combout  $ (\data|REGF|file~1077_combout  $ (!\data|alu|Add1~12 )))) # (GND)
// \data|alu|Add1~16  = CARRY((\data|alu|Add1~14_combout  & ((\data|REGF|file~1077_combout ) # (!\data|alu|Add1~12 ))) # (!\data|alu|Add1~14_combout  & (\data|REGF|file~1077_combout  & !\data|alu|Add1~12 )))

	.dataa(\data|alu|Add1~14_combout ),
	.datab(\data|REGF|file~1077_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~12 ),
	.combout(\data|alu|Add1~15_combout ),
	.cout(\data|alu|Add1~16 ));
// synopsys translate_off
defparam \data|alu|Add1~15 .lut_mask = 16'h698E;
defparam \data|alu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~19 (
// Equation(s):
// \data|alu|Add1~19_combout  = (\data|alu|Add1~18_combout  & ((\data|REGF|file~1079_combout  & (\data|alu|Add1~16  & VCC)) # (!\data|REGF|file~1079_combout  & (!\data|alu|Add1~16 )))) # (!\data|alu|Add1~18_combout  & ((\data|REGF|file~1079_combout  & 
// (!\data|alu|Add1~16 )) # (!\data|REGF|file~1079_combout  & ((\data|alu|Add1~16 ) # (GND)))))
// \data|alu|Add1~20  = CARRY((\data|alu|Add1~18_combout  & (!\data|REGF|file~1079_combout  & !\data|alu|Add1~16 )) # (!\data|alu|Add1~18_combout  & ((!\data|alu|Add1~16 ) # (!\data|REGF|file~1079_combout ))))

	.dataa(\data|alu|Add1~18_combout ),
	.datab(\data|REGF|file~1079_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~16 ),
	.combout(\data|alu|Add1~19_combout ),
	.cout(\data|alu|Add1~20 ));
// synopsys translate_off
defparam \data|alu|Add1~19 .lut_mask = 16'h9617;
defparam \data|alu|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~23 (
// Equation(s):
// \data|alu|Add1~23_combout  = ((\data|alu|Add1~22_combout  $ (\data|REGF|file~1081_combout  $ (!\data|alu|Add1~20 )))) # (GND)
// \data|alu|Add1~24  = CARRY((\data|alu|Add1~22_combout  & ((\data|REGF|file~1081_combout ) # (!\data|alu|Add1~20 ))) # (!\data|alu|Add1~22_combout  & (\data|REGF|file~1081_combout  & !\data|alu|Add1~20 )))

	.dataa(\data|alu|Add1~22_combout ),
	.datab(\data|REGF|file~1081_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~20 ),
	.combout(\data|alu|Add1~23_combout ),
	.cout(\data|alu|Add1~24 ));
// synopsys translate_off
defparam \data|alu|Add1~23 .lut_mask = 16'h698E;
defparam \data|alu|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~27 (
// Equation(s):
// \data|alu|Add1~27_combout  = (\data|alu|Add1~26_combout  & ((\data|REGF|file~1083_combout  & (\data|alu|Add1~24  & VCC)) # (!\data|REGF|file~1083_combout  & (!\data|alu|Add1~24 )))) # (!\data|alu|Add1~26_combout  & ((\data|REGF|file~1083_combout  & 
// (!\data|alu|Add1~24 )) # (!\data|REGF|file~1083_combout  & ((\data|alu|Add1~24 ) # (GND)))))
// \data|alu|Add1~28  = CARRY((\data|alu|Add1~26_combout  & (!\data|REGF|file~1083_combout  & !\data|alu|Add1~24 )) # (!\data|alu|Add1~26_combout  & ((!\data|alu|Add1~24 ) # (!\data|REGF|file~1083_combout ))))

	.dataa(\data|alu|Add1~26_combout ),
	.datab(\data|REGF|file~1083_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~24 ),
	.combout(\data|alu|Add1~27_combout ),
	.cout(\data|alu|Add1~28 ));
// synopsys translate_off
defparam \data|alu|Add1~27 .lut_mask = 16'h9617;
defparam \data|alu|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~31 (
// Equation(s):
// \data|alu|Add1~31_combout  = ((\data|alu|Add1~30_combout  $ (\data|REGF|file~1085_combout  $ (!\data|alu|Add1~28 )))) # (GND)
// \data|alu|Add1~32  = CARRY((\data|alu|Add1~30_combout  & ((\data|REGF|file~1085_combout ) # (!\data|alu|Add1~28 ))) # (!\data|alu|Add1~30_combout  & (\data|REGF|file~1085_combout  & !\data|alu|Add1~28 )))

	.dataa(\data|alu|Add1~30_combout ),
	.datab(\data|REGF|file~1085_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~28 ),
	.combout(\data|alu|Add1~31_combout ),
	.cout(\data|alu|Add1~32 ));
// synopsys translate_off
defparam \data|alu|Add1~31 .lut_mask = 16'h698E;
defparam \data|alu|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~35 (
// Equation(s):
// \data|alu|Add1~35_combout  = (\data|alu|Add1~34_combout  & ((\data|REGF|file~1087_combout  & (\data|alu|Add1~32  & VCC)) # (!\data|REGF|file~1087_combout  & (!\data|alu|Add1~32 )))) # (!\data|alu|Add1~34_combout  & ((\data|REGF|file~1087_combout  & 
// (!\data|alu|Add1~32 )) # (!\data|REGF|file~1087_combout  & ((\data|alu|Add1~32 ) # (GND)))))
// \data|alu|Add1~36  = CARRY((\data|alu|Add1~34_combout  & (!\data|REGF|file~1087_combout  & !\data|alu|Add1~32 )) # (!\data|alu|Add1~34_combout  & ((!\data|alu|Add1~32 ) # (!\data|REGF|file~1087_combout ))))

	.dataa(\data|alu|Add1~34_combout ),
	.datab(\data|REGF|file~1087_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~32 ),
	.combout(\data|alu|Add1~35_combout ),
	.cout(\data|alu|Add1~36 ));
// synopsys translate_off
defparam \data|alu|Add1~35 .lut_mask = 16'h9617;
defparam \data|alu|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~39 (
// Equation(s):
// \data|alu|Add1~39_combout  = ((\data|alu|Add1~38_combout  $ (\data|REGF|file~1089_combout  $ (!\data|alu|Add1~36 )))) # (GND)
// \data|alu|Add1~40  = CARRY((\data|alu|Add1~38_combout  & ((\data|REGF|file~1089_combout ) # (!\data|alu|Add1~36 ))) # (!\data|alu|Add1~38_combout  & (\data|REGF|file~1089_combout  & !\data|alu|Add1~36 )))

	.dataa(\data|alu|Add1~38_combout ),
	.datab(\data|REGF|file~1089_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~36 ),
	.combout(\data|alu|Add1~39_combout ),
	.cout(\data|alu|Add1~40 ));
// synopsys translate_off
defparam \data|alu|Add1~39 .lut_mask = 16'h698E;
defparam \data|alu|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~43 (
// Equation(s):
// \data|alu|Add1~43_combout  = (\data|alu|Add1~42_combout  & ((\data|REGF|file~1091_combout  & (\data|alu|Add1~40  & VCC)) # (!\data|REGF|file~1091_combout  & (!\data|alu|Add1~40 )))) # (!\data|alu|Add1~42_combout  & ((\data|REGF|file~1091_combout  & 
// (!\data|alu|Add1~40 )) # (!\data|REGF|file~1091_combout  & ((\data|alu|Add1~40 ) # (GND)))))
// \data|alu|Add1~44  = CARRY((\data|alu|Add1~42_combout  & (!\data|REGF|file~1091_combout  & !\data|alu|Add1~40 )) # (!\data|alu|Add1~42_combout  & ((!\data|alu|Add1~40 ) # (!\data|REGF|file~1091_combout ))))

	.dataa(\data|alu|Add1~42_combout ),
	.datab(\data|REGF|file~1091_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~40 ),
	.combout(\data|alu|Add1~43_combout ),
	.cout(\data|alu|Add1~44 ));
// synopsys translate_off
defparam \data|alu|Add1~43 .lut_mask = 16'h9617;
defparam \data|alu|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~47 (
// Equation(s):
// \data|alu|Add1~47_combout  = ((\data|alu|Add1~46_combout  $ (\data|REGF|file~1093_combout  $ (!\data|alu|Add1~44 )))) # (GND)
// \data|alu|Add1~48  = CARRY((\data|alu|Add1~46_combout  & ((\data|REGF|file~1093_combout ) # (!\data|alu|Add1~44 ))) # (!\data|alu|Add1~46_combout  & (\data|REGF|file~1093_combout  & !\data|alu|Add1~44 )))

	.dataa(\data|alu|Add1~46_combout ),
	.datab(\data|REGF|file~1093_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~44 ),
	.combout(\data|alu|Add1~47_combout ),
	.cout(\data|alu|Add1~48 ));
// synopsys translate_off
defparam \data|alu|Add1~47 .lut_mask = 16'h698E;
defparam \data|alu|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~51 (
// Equation(s):
// \data|alu|Add1~51_combout  = (\data|alu|Add1~50_combout  & ((\data|REGF|file~1095_combout  & (\data|alu|Add1~48  & VCC)) # (!\data|REGF|file~1095_combout  & (!\data|alu|Add1~48 )))) # (!\data|alu|Add1~50_combout  & ((\data|REGF|file~1095_combout  & 
// (!\data|alu|Add1~48 )) # (!\data|REGF|file~1095_combout  & ((\data|alu|Add1~48 ) # (GND)))))
// \data|alu|Add1~52  = CARRY((\data|alu|Add1~50_combout  & (!\data|REGF|file~1095_combout  & !\data|alu|Add1~48 )) # (!\data|alu|Add1~50_combout  & ((!\data|alu|Add1~48 ) # (!\data|REGF|file~1095_combout ))))

	.dataa(\data|alu|Add1~50_combout ),
	.datab(\data|REGF|file~1095_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~48 ),
	.combout(\data|alu|Add1~51_combout ),
	.cout(\data|alu|Add1~52 ));
// synopsys translate_off
defparam \data|alu|Add1~51 .lut_mask = 16'h9617;
defparam \data|alu|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~55 (
// Equation(s):
// \data|alu|Add1~55_combout  = ((\data|alu|Add1~54_combout  $ (\data|REGF|file~1097_combout  $ (!\data|alu|Add1~52 )))) # (GND)
// \data|alu|Add1~56  = CARRY((\data|alu|Add1~54_combout  & ((\data|REGF|file~1097_combout ) # (!\data|alu|Add1~52 ))) # (!\data|alu|Add1~54_combout  & (\data|REGF|file~1097_combout  & !\data|alu|Add1~52 )))

	.dataa(\data|alu|Add1~54_combout ),
	.datab(\data|REGF|file~1097_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~52 ),
	.combout(\data|alu|Add1~55_combout ),
	.cout(\data|alu|Add1~56 ));
// synopsys translate_off
defparam \data|alu|Add1~55 .lut_mask = 16'h698E;
defparam \data|alu|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~59 (
// Equation(s):
// \data|alu|Add1~59_combout  = (\data|alu|Add1~58_combout  & ((\data|REGF|file~1099_combout  & (\data|alu|Add1~56  & VCC)) # (!\data|REGF|file~1099_combout  & (!\data|alu|Add1~56 )))) # (!\data|alu|Add1~58_combout  & ((\data|REGF|file~1099_combout  & 
// (!\data|alu|Add1~56 )) # (!\data|REGF|file~1099_combout  & ((\data|alu|Add1~56 ) # (GND)))))
// \data|alu|Add1~60  = CARRY((\data|alu|Add1~58_combout  & (!\data|REGF|file~1099_combout  & !\data|alu|Add1~56 )) # (!\data|alu|Add1~58_combout  & ((!\data|alu|Add1~56 ) # (!\data|REGF|file~1099_combout ))))

	.dataa(\data|alu|Add1~58_combout ),
	.datab(\data|REGF|file~1099_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~56 ),
	.combout(\data|alu|Add1~59_combout ),
	.cout(\data|alu|Add1~60 ));
// synopsys translate_off
defparam \data|alu|Add1~59 .lut_mask = 16'h9617;
defparam \data|alu|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~63 (
// Equation(s):
// \data|alu|Add1~63_combout  = ((\data|alu|Add1~62_combout  $ (\data|REGF|file~1101_combout  $ (!\data|alu|Add1~60 )))) # (GND)
// \data|alu|Add1~64  = CARRY((\data|alu|Add1~62_combout  & ((\data|REGF|file~1101_combout ) # (!\data|alu|Add1~60 ))) # (!\data|alu|Add1~62_combout  & (\data|REGF|file~1101_combout  & !\data|alu|Add1~60 )))

	.dataa(\data|alu|Add1~62_combout ),
	.datab(\data|REGF|file~1101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~60 ),
	.combout(\data|alu|Add1~63_combout ),
	.cout(\data|alu|Add1~64 ));
// synopsys translate_off
defparam \data|alu|Add1~63 .lut_mask = 16'h698E;
defparam \data|alu|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~67 (
// Equation(s):
// \data|alu|Add1~67_combout  = (\data|alu|Add1~66_combout  & ((\data|REGF|file~1103_combout  & (\data|alu|Add1~64  & VCC)) # (!\data|REGF|file~1103_combout  & (!\data|alu|Add1~64 )))) # (!\data|alu|Add1~66_combout  & ((\data|REGF|file~1103_combout  & 
// (!\data|alu|Add1~64 )) # (!\data|REGF|file~1103_combout  & ((\data|alu|Add1~64 ) # (GND)))))
// \data|alu|Add1~68  = CARRY((\data|alu|Add1~66_combout  & (!\data|REGF|file~1103_combout  & !\data|alu|Add1~64 )) # (!\data|alu|Add1~66_combout  & ((!\data|alu|Add1~64 ) # (!\data|REGF|file~1103_combout ))))

	.dataa(\data|alu|Add1~66_combout ),
	.datab(\data|REGF|file~1103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~64 ),
	.combout(\data|alu|Add1~67_combout ),
	.cout(\data|alu|Add1~68 ));
// synopsys translate_off
defparam \data|alu|Add1~67 .lut_mask = 16'h9617;
defparam \data|alu|Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~71 (
// Equation(s):
// \data|alu|Add1~71_combout  = ((\data|alu|Add1~70_combout  $ (\data|REGF|file~1105_combout  $ (!\data|alu|Add1~68 )))) # (GND)
// \data|alu|Add1~72  = CARRY((\data|alu|Add1~70_combout  & ((\data|REGF|file~1105_combout ) # (!\data|alu|Add1~68 ))) # (!\data|alu|Add1~70_combout  & (\data|REGF|file~1105_combout  & !\data|alu|Add1~68 )))

	.dataa(\data|alu|Add1~70_combout ),
	.datab(\data|REGF|file~1105_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~68 ),
	.combout(\data|alu|Add1~71_combout ),
	.cout(\data|alu|Add1~72 ));
// synopsys translate_off
defparam \data|alu|Add1~71 .lut_mask = 16'h698E;
defparam \data|alu|Add1~71 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~75 (
// Equation(s):
// \data|alu|Add1~75_combout  = (\data|alu|Add1~74_combout  & ((\data|REGF|file~1107_combout  & (\data|alu|Add1~72  & VCC)) # (!\data|REGF|file~1107_combout  & (!\data|alu|Add1~72 )))) # (!\data|alu|Add1~74_combout  & ((\data|REGF|file~1107_combout  & 
// (!\data|alu|Add1~72 )) # (!\data|REGF|file~1107_combout  & ((\data|alu|Add1~72 ) # (GND)))))
// \data|alu|Add1~76  = CARRY((\data|alu|Add1~74_combout  & (!\data|REGF|file~1107_combout  & !\data|alu|Add1~72 )) # (!\data|alu|Add1~74_combout  & ((!\data|alu|Add1~72 ) # (!\data|REGF|file~1107_combout ))))

	.dataa(\data|alu|Add1~74_combout ),
	.datab(\data|REGF|file~1107_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~72 ),
	.combout(\data|alu|Add1~75_combout ),
	.cout(\data|alu|Add1~76 ));
// synopsys translate_off
defparam \data|alu|Add1~75 .lut_mask = 16'h9617;
defparam \data|alu|Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~79 (
// Equation(s):
// \data|alu|Add1~79_combout  = ((\data|alu|Add1~78_combout  $ (\data|REGF|file~1109_combout  $ (!\data|alu|Add1~76 )))) # (GND)
// \data|alu|Add1~80  = CARRY((\data|alu|Add1~78_combout  & ((\data|REGF|file~1109_combout ) # (!\data|alu|Add1~76 ))) # (!\data|alu|Add1~78_combout  & (\data|REGF|file~1109_combout  & !\data|alu|Add1~76 )))

	.dataa(\data|alu|Add1~78_combout ),
	.datab(\data|REGF|file~1109_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~76 ),
	.combout(\data|alu|Add1~79_combout ),
	.cout(\data|alu|Add1~80 ));
// synopsys translate_off
defparam \data|alu|Add1~79 .lut_mask = 16'h698E;
defparam \data|alu|Add1~79 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~83 (
// Equation(s):
// \data|alu|Add1~83_combout  = (\data|alu|Add1~82_combout  & ((\data|REGF|file~1111_combout  & (\data|alu|Add1~80  & VCC)) # (!\data|REGF|file~1111_combout  & (!\data|alu|Add1~80 )))) # (!\data|alu|Add1~82_combout  & ((\data|REGF|file~1111_combout  & 
// (!\data|alu|Add1~80 )) # (!\data|REGF|file~1111_combout  & ((\data|alu|Add1~80 ) # (GND)))))
// \data|alu|Add1~84  = CARRY((\data|alu|Add1~82_combout  & (!\data|REGF|file~1111_combout  & !\data|alu|Add1~80 )) # (!\data|alu|Add1~82_combout  & ((!\data|alu|Add1~80 ) # (!\data|REGF|file~1111_combout ))))

	.dataa(\data|alu|Add1~82_combout ),
	.datab(\data|REGF|file~1111_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~80 ),
	.combout(\data|alu|Add1~83_combout ),
	.cout(\data|alu|Add1~84 ));
// synopsys translate_off
defparam \data|alu|Add1~83 .lut_mask = 16'h9617;
defparam \data|alu|Add1~83 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~87 (
// Equation(s):
// \data|alu|Add1~87_combout  = ((\data|alu|Add1~86_combout  $ (\data|REGF|file~1113_combout  $ (!\data|alu|Add1~84 )))) # (GND)
// \data|alu|Add1~88  = CARRY((\data|alu|Add1~86_combout  & ((\data|REGF|file~1113_combout ) # (!\data|alu|Add1~84 ))) # (!\data|alu|Add1~86_combout  & (\data|REGF|file~1113_combout  & !\data|alu|Add1~84 )))

	.dataa(\data|alu|Add1~86_combout ),
	.datab(\data|REGF|file~1113_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~84 ),
	.combout(\data|alu|Add1~87_combout ),
	.cout(\data|alu|Add1~88 ));
// synopsys translate_off
defparam \data|alu|Add1~87 .lut_mask = 16'h698E;
defparam \data|alu|Add1~87 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~91 (
// Equation(s):
// \data|alu|Add1~91_combout  = (\data|alu|Add1~90_combout  & ((\data|REGF|file~1115_combout  & (\data|alu|Add1~88  & VCC)) # (!\data|REGF|file~1115_combout  & (!\data|alu|Add1~88 )))) # (!\data|alu|Add1~90_combout  & ((\data|REGF|file~1115_combout  & 
// (!\data|alu|Add1~88 )) # (!\data|REGF|file~1115_combout  & ((\data|alu|Add1~88 ) # (GND)))))
// \data|alu|Add1~92  = CARRY((\data|alu|Add1~90_combout  & (!\data|REGF|file~1115_combout  & !\data|alu|Add1~88 )) # (!\data|alu|Add1~90_combout  & ((!\data|alu|Add1~88 ) # (!\data|REGF|file~1115_combout ))))

	.dataa(\data|alu|Add1~90_combout ),
	.datab(\data|REGF|file~1115_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~88 ),
	.combout(\data|alu|Add1~91_combout ),
	.cout(\data|alu|Add1~92 ));
// synopsys translate_off
defparam \data|alu|Add1~91 .lut_mask = 16'h9617;
defparam \data|alu|Add1~91 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~95 (
// Equation(s):
// \data|alu|Add1~95_combout  = ((\data|alu|Add1~94_combout  $ (\data|REGF|file~1117_combout  $ (!\data|alu|Add1~92 )))) # (GND)
// \data|alu|Add1~96  = CARRY((\data|alu|Add1~94_combout  & ((\data|REGF|file~1117_combout ) # (!\data|alu|Add1~92 ))) # (!\data|alu|Add1~94_combout  & (\data|REGF|file~1117_combout  & !\data|alu|Add1~92 )))

	.dataa(\data|alu|Add1~94_combout ),
	.datab(\data|REGF|file~1117_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~92 ),
	.combout(\data|alu|Add1~95_combout ),
	.cout(\data|alu|Add1~96 ));
// synopsys translate_off
defparam \data|alu|Add1~95 .lut_mask = 16'h698E;
defparam \data|alu|Add1~95 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~99 (
// Equation(s):
// \data|alu|Add1~99_combout  = (\data|alu|Add1~98_combout  & ((\data|REGF|file~1119_combout  & (\data|alu|Add1~96  & VCC)) # (!\data|REGF|file~1119_combout  & (!\data|alu|Add1~96 )))) # (!\data|alu|Add1~98_combout  & ((\data|REGF|file~1119_combout  & 
// (!\data|alu|Add1~96 )) # (!\data|REGF|file~1119_combout  & ((\data|alu|Add1~96 ) # (GND)))))
// \data|alu|Add1~100  = CARRY((\data|alu|Add1~98_combout  & (!\data|REGF|file~1119_combout  & !\data|alu|Add1~96 )) # (!\data|alu|Add1~98_combout  & ((!\data|alu|Add1~96 ) # (!\data|REGF|file~1119_combout ))))

	.dataa(\data|alu|Add1~98_combout ),
	.datab(\data|REGF|file~1119_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~96 ),
	.combout(\data|alu|Add1~99_combout ),
	.cout(\data|alu|Add1~100 ));
// synopsys translate_off
defparam \data|alu|Add1~99 .lut_mask = 16'h9617;
defparam \data|alu|Add1~99 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~103 (
// Equation(s):
// \data|alu|Add1~103_combout  = ((\data|alu|Add1~102_combout  $ (\data|REGF|file~1121_combout  $ (!\data|alu|Add1~100 )))) # (GND)
// \data|alu|Add1~104  = CARRY((\data|alu|Add1~102_combout  & ((\data|REGF|file~1121_combout ) # (!\data|alu|Add1~100 ))) # (!\data|alu|Add1~102_combout  & (\data|REGF|file~1121_combout  & !\data|alu|Add1~100 )))

	.dataa(\data|alu|Add1~102_combout ),
	.datab(\data|REGF|file~1121_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~100 ),
	.combout(\data|alu|Add1~103_combout ),
	.cout(\data|alu|Add1~104 ));
// synopsys translate_off
defparam \data|alu|Add1~103 .lut_mask = 16'h698E;
defparam \data|alu|Add1~103 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~107 (
// Equation(s):
// \data|alu|Add1~107_combout  = (\data|alu|Add1~106_combout  & ((\data|REGF|file~1123_combout  & (\data|alu|Add1~104  & VCC)) # (!\data|REGF|file~1123_combout  & (!\data|alu|Add1~104 )))) # (!\data|alu|Add1~106_combout  & ((\data|REGF|file~1123_combout  & 
// (!\data|alu|Add1~104 )) # (!\data|REGF|file~1123_combout  & ((\data|alu|Add1~104 ) # (GND)))))
// \data|alu|Add1~108  = CARRY((\data|alu|Add1~106_combout  & (!\data|REGF|file~1123_combout  & !\data|alu|Add1~104 )) # (!\data|alu|Add1~106_combout  & ((!\data|alu|Add1~104 ) # (!\data|REGF|file~1123_combout ))))

	.dataa(\data|alu|Add1~106_combout ),
	.datab(\data|REGF|file~1123_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~104 ),
	.combout(\data|alu|Add1~107_combout ),
	.cout(\data|alu|Add1~108 ));
// synopsys translate_off
defparam \data|alu|Add1~107 .lut_mask = 16'h9617;
defparam \data|alu|Add1~107 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~111 (
// Equation(s):
// \data|alu|Add1~111_combout  = ((\data|alu|Add1~110_combout  $ (\data|REGF|file~1125_combout  $ (!\data|alu|Add1~108 )))) # (GND)
// \data|alu|Add1~112  = CARRY((\data|alu|Add1~110_combout  & ((\data|REGF|file~1125_combout ) # (!\data|alu|Add1~108 ))) # (!\data|alu|Add1~110_combout  & (\data|REGF|file~1125_combout  & !\data|alu|Add1~108 )))

	.dataa(\data|alu|Add1~110_combout ),
	.datab(\data|REGF|file~1125_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~108 ),
	.combout(\data|alu|Add1~111_combout ),
	.cout(\data|alu|Add1~112 ));
// synopsys translate_off
defparam \data|alu|Add1~111 .lut_mask = 16'h698E;
defparam \data|alu|Add1~111 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~115 (
// Equation(s):
// \data|alu|Add1~115_combout  = (\data|alu|Add1~114_combout  & ((\data|REGF|file~1127_combout  & (\data|alu|Add1~112  & VCC)) # (!\data|REGF|file~1127_combout  & (!\data|alu|Add1~112 )))) # (!\data|alu|Add1~114_combout  & ((\data|REGF|file~1127_combout  & 
// (!\data|alu|Add1~112 )) # (!\data|REGF|file~1127_combout  & ((\data|alu|Add1~112 ) # (GND)))))
// \data|alu|Add1~116  = CARRY((\data|alu|Add1~114_combout  & (!\data|REGF|file~1127_combout  & !\data|alu|Add1~112 )) # (!\data|alu|Add1~114_combout  & ((!\data|alu|Add1~112 ) # (!\data|REGF|file~1127_combout ))))

	.dataa(\data|alu|Add1~114_combout ),
	.datab(\data|REGF|file~1127_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~112 ),
	.combout(\data|alu|Add1~115_combout ),
	.cout(\data|alu|Add1~116 ));
// synopsys translate_off
defparam \data|alu|Add1~115 .lut_mask = 16'h9617;
defparam \data|alu|Add1~115 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~119 (
// Equation(s):
// \data|alu|Add1~119_combout  = ((\data|alu|Add1~118_combout  $ (\data|REGF|file~1129_combout  $ (!\data|alu|Add1~116 )))) # (GND)
// \data|alu|Add1~120  = CARRY((\data|alu|Add1~118_combout  & ((\data|REGF|file~1129_combout ) # (!\data|alu|Add1~116 ))) # (!\data|alu|Add1~118_combout  & (\data|REGF|file~1129_combout  & !\data|alu|Add1~116 )))

	.dataa(\data|alu|Add1~118_combout ),
	.datab(\data|REGF|file~1129_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~116 ),
	.combout(\data|alu|Add1~119_combout ),
	.cout(\data|alu|Add1~120 ));
// synopsys translate_off
defparam \data|alu|Add1~119 .lut_mask = 16'h698E;
defparam \data|alu|Add1~119 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~123 (
// Equation(s):
// \data|alu|Add1~123_combout  = (\data|alu|Add1~122_combout  & ((\data|REGF|file~1131_combout  & (\data|alu|Add1~120  & VCC)) # (!\data|REGF|file~1131_combout  & (!\data|alu|Add1~120 )))) # (!\data|alu|Add1~122_combout  & ((\data|REGF|file~1131_combout  & 
// (!\data|alu|Add1~120 )) # (!\data|REGF|file~1131_combout  & ((\data|alu|Add1~120 ) # (GND)))))
// \data|alu|Add1~124  = CARRY((\data|alu|Add1~122_combout  & (!\data|REGF|file~1131_combout  & !\data|alu|Add1~120 )) # (!\data|alu|Add1~122_combout  & ((!\data|alu|Add1~120 ) # (!\data|REGF|file~1131_combout ))))

	.dataa(\data|alu|Add1~122_combout ),
	.datab(\data|REGF|file~1131_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~120 ),
	.combout(\data|alu|Add1~123_combout ),
	.cout(\data|alu|Add1~124 ));
// synopsys translate_off
defparam \data|alu|Add1~123 .lut_mask = 16'h9617;
defparam \data|alu|Add1~123 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~127 (
// Equation(s):
// \data|alu|Add1~127_combout  = \data|alu|Add1~126_combout  $ (\data|REGF|file~1133_combout  $ (!\data|alu|Add1~124 ))

	.dataa(\data|alu|Add1~126_combout ),
	.datab(\data|REGF|file~1133_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|alu|Add1~124 ),
	.combout(\data|alu|Add1~127_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~127 .lut_mask = 16'h6969;
defparam \data|alu|Add1~127 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~4 (
// Equation(s):
// \data|im|rom~4_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [2] & ((!\data|pc1|PC [4]) # (!\data|pc1|PC [3]))) # (!\data|pc1|PC [2] & ((\data|pc1|PC [3]) # (\data|pc1|PC [4])))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~4 .lut_mask = 16'h007E;
defparam \data|im|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~6 (
// Equation(s):
// \data|im|rom~6_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [2] & (!\data|pc1|PC [3] & \data|pc1|PC [4])) # (!\data|pc1|PC [2] & (\data|pc1|PC [3]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~6 .lut_mask = 16'h0064;
defparam \data|im|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~33 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~33_regout ));

cycloneii_lcell_ff \data|REGF|file~35 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~35_regout ));

cycloneii_lcell_ff \data|REGF|file~37 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~37_regout ));

cycloneii_lcell_ff \data|REGF|file~39 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~39_regout ));

cycloneii_lcell_ff \data|REGF|file~41 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~41_regout ));

cycloneii_lcell_ff \data|REGF|file~43 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~43_regout ));

cycloneii_lcell_ff \data|REGF|file~45 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~45_regout ));

cycloneii_lcell_ff \data|REGF|file~47 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~47_regout ));

cycloneii_lcell_ff \data|REGF|file~49 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~49_regout ));

cycloneii_lcell_ff \data|REGF|file~51 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~51_regout ));

cycloneii_lcell_ff \data|REGF|file~53 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~53_regout ));

cycloneii_lcell_ff \data|REGF|file~55 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~55_regout ));

cycloneii_lcell_ff \data|REGF|file~57 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~57_regout ));

cycloneii_lcell_ff \data|REGF|file~59 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~59_regout ));

cycloneii_lcell_ff \data|REGF|file~63 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~63_regout ));

cycloneii_lcell_ff \data|REGF|file~320 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~320_regout ));

cycloneii_lcell_comb \data|im|rom~8 (
// Equation(s):
// \data|im|rom~8_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [2]) # ((\data|pc1|PC [3] & !\data|pc1|PC [4]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~8 .lut_mask = 16'h00AE;
defparam \data|im|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~321 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~321_regout ));

cycloneii_lcell_ff \data|REGF|file~322 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~322_regout ));

cycloneii_lcell_ff \data|REGF|file~323 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~323_regout ));

cycloneii_lcell_ff \data|REGF|file~324 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~324_regout ));

cycloneii_lcell_ff \data|REGF|file~325 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~325_regout ));

cycloneii_lcell_ff \data|REGF|file~326 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~326_regout ));

cycloneii_lcell_ff \data|REGF|file~327 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~327_regout ));

cycloneii_lcell_ff \data|REGF|file~328 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~328_regout ));

cycloneii_lcell_ff \data|REGF|file~329 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~329_regout ));

cycloneii_lcell_ff \data|REGF|file~330 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~330_regout ));

cycloneii_lcell_ff \data|REGF|file~331 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~331_regout ));

cycloneii_lcell_ff \data|REGF|file~332 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~332_regout ));

cycloneii_lcell_ff \data|REGF|file~333 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~333_regout ));

cycloneii_lcell_ff \data|REGF|file~301 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~301_regout ));

cycloneii_lcell_ff \data|REGF|file~269 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~269_regout ));

cycloneii_lcell_comb \data|REGF|file~1199 (
// Equation(s):
// \data|REGF|file~1199_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~301_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~269_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~301_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~269_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1199_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1199 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~365 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~365_regout ));

cycloneii_lcell_comb \data|REGF|file~1200 (
// Equation(s):
// \data|REGF|file~1200_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1199_combout  & ((\data|REGF|file~365_regout ))) # (!\data|REGF|file~1199_combout  & (\data|REGF|file~333_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1199_combout ))))

	.dataa(\data|REGF|file~333_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1199_combout ),
	.datad(\data|REGF|file~365_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1200_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1200 .lut_mask = 16'hF838;
defparam \data|REGF|file~1200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~334 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~334_regout ));

cycloneii_lcell_ff \data|REGF|file~302 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~302_regout ));

cycloneii_lcell_ff \data|REGF|file~270 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~270_regout ));

cycloneii_lcell_comb \data|REGF|file~1204 (
// Equation(s):
// \data|REGF|file~1204_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~302_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~270_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~302_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~270_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1204_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1204 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~366 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~366_regout ));

cycloneii_lcell_comb \data|REGF|file~1205 (
// Equation(s):
// \data|REGF|file~1205_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1204_combout  & ((\data|REGF|file~366_regout ))) # (!\data|REGF|file~1204_combout  & (\data|REGF|file~334_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1204_combout ))))

	.dataa(\data|REGF|file~334_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1204_combout ),
	.datad(\data|REGF|file~366_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1205_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1205 .lut_mask = 16'hF838;
defparam \data|REGF|file~1205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~335 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~335_regout ));

cycloneii_lcell_ff \data|REGF|file~303 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~303_regout ));

cycloneii_lcell_ff \data|REGF|file~271 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~271_regout ));

cycloneii_lcell_comb \data|REGF|file~1209 (
// Equation(s):
// \data|REGF|file~1209_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~303_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~271_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~303_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~271_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1209_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1209 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~367 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~367_regout ));

cycloneii_lcell_comb \data|REGF|file~1210 (
// Equation(s):
// \data|REGF|file~1210_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1209_combout  & ((\data|REGF|file~367_regout ))) # (!\data|REGF|file~1209_combout  & (\data|REGF|file~335_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1209_combout ))))

	.dataa(\data|REGF|file~335_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1209_combout ),
	.datad(\data|REGF|file~367_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1210_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1210 .lut_mask = 16'hF838;
defparam \data|REGF|file~1210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~336 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~336_regout ));

cycloneii_lcell_ff \data|REGF|file~304 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~304_regout ));

cycloneii_lcell_ff \data|REGF|file~272 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~272_regout ));

cycloneii_lcell_comb \data|REGF|file~1214 (
// Equation(s):
// \data|REGF|file~1214_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~304_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~272_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~304_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~272_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1214_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1214 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~368 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~368_regout ));

cycloneii_lcell_comb \data|REGF|file~1215 (
// Equation(s):
// \data|REGF|file~1215_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1214_combout  & ((\data|REGF|file~368_regout ))) # (!\data|REGF|file~1214_combout  & (\data|REGF|file~336_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1214_combout ))))

	.dataa(\data|REGF|file~336_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1214_combout ),
	.datad(\data|REGF|file~368_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1215_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1215 .lut_mask = 16'hF838;
defparam \data|REGF|file~1215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~337 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~337_regout ));

cycloneii_lcell_ff \data|REGF|file~305 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~305_regout ));

cycloneii_lcell_ff \data|REGF|file~273 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~273_regout ));

cycloneii_lcell_comb \data|REGF|file~1219 (
// Equation(s):
// \data|REGF|file~1219_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~305_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~273_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~305_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~273_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1219_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1219 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~369 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~369_regout ));

cycloneii_lcell_comb \data|REGF|file~1220 (
// Equation(s):
// \data|REGF|file~1220_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1219_combout  & ((\data|REGF|file~369_regout ))) # (!\data|REGF|file~1219_combout  & (\data|REGF|file~337_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1219_combout ))))

	.dataa(\data|REGF|file~337_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1219_combout ),
	.datad(\data|REGF|file~369_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1220_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1220 .lut_mask = 16'hF838;
defparam \data|REGF|file~1220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~338 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~338_regout ));

cycloneii_lcell_ff \data|REGF|file~306 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~306_regout ));

cycloneii_lcell_ff \data|REGF|file~274 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~274_regout ));

cycloneii_lcell_comb \data|REGF|file~1224 (
// Equation(s):
// \data|REGF|file~1224_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~306_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~274_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~306_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~274_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1224_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1224 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~370 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~370_regout ));

cycloneii_lcell_comb \data|REGF|file~1225 (
// Equation(s):
// \data|REGF|file~1225_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1224_combout  & ((\data|REGF|file~370_regout ))) # (!\data|REGF|file~1224_combout  & (\data|REGF|file~338_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1224_combout ))))

	.dataa(\data|REGF|file~338_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1224_combout ),
	.datad(\data|REGF|file~370_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1225_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1225 .lut_mask = 16'hF838;
defparam \data|REGF|file~1225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~339 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~339_regout ));

cycloneii_lcell_ff \data|REGF|file~307 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~307_regout ));

cycloneii_lcell_ff \data|REGF|file~275 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~275_regout ));

cycloneii_lcell_comb \data|REGF|file~1229 (
// Equation(s):
// \data|REGF|file~1229_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~307_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~275_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~307_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~275_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1229_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1229 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~371 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~371_regout ));

cycloneii_lcell_comb \data|REGF|file~1230 (
// Equation(s):
// \data|REGF|file~1230_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1229_combout  & ((\data|REGF|file~371_regout ))) # (!\data|REGF|file~1229_combout  & (\data|REGF|file~339_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1229_combout ))))

	.dataa(\data|REGF|file~339_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1229_combout ),
	.datad(\data|REGF|file~371_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1230_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1230 .lut_mask = 16'hF838;
defparam \data|REGF|file~1230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~340 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~340_regout ));

cycloneii_lcell_ff \data|REGF|file~308 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~308_regout ));

cycloneii_lcell_ff \data|REGF|file~276 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~276_regout ));

cycloneii_lcell_comb \data|REGF|file~1234 (
// Equation(s):
// \data|REGF|file~1234_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~308_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~276_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~308_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~276_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1234_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1234 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~372 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~372_regout ));

cycloneii_lcell_comb \data|REGF|file~1235 (
// Equation(s):
// \data|REGF|file~1235_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1234_combout  & ((\data|REGF|file~372_regout ))) # (!\data|REGF|file~1234_combout  & (\data|REGF|file~340_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1234_combout ))))

	.dataa(\data|REGF|file~340_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1234_combout ),
	.datad(\data|REGF|file~372_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1235_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1235 .lut_mask = 16'hF838;
defparam \data|REGF|file~1235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~341 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~341_regout ));

cycloneii_lcell_ff \data|REGF|file~309 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~309_regout ));

cycloneii_lcell_ff \data|REGF|file~277 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~277_regout ));

cycloneii_lcell_comb \data|REGF|file~1239 (
// Equation(s):
// \data|REGF|file~1239_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~309_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~277_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~309_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~277_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1239_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1239 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~373 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~373_regout ));

cycloneii_lcell_comb \data|REGF|file~1240 (
// Equation(s):
// \data|REGF|file~1240_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1239_combout  & ((\data|REGF|file~373_regout ))) # (!\data|REGF|file~1239_combout  & (\data|REGF|file~341_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1239_combout ))))

	.dataa(\data|REGF|file~341_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1239_combout ),
	.datad(\data|REGF|file~373_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1240_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1240 .lut_mask = 16'hF838;
defparam \data|REGF|file~1240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~342 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~342_regout ));

cycloneii_lcell_ff \data|REGF|file~310 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~310_regout ));

cycloneii_lcell_ff \data|REGF|file~278 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~278_regout ));

cycloneii_lcell_comb \data|REGF|file~1244 (
// Equation(s):
// \data|REGF|file~1244_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~310_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~278_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~310_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~278_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1244_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1244 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~374 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~374_regout ));

cycloneii_lcell_comb \data|REGF|file~1245 (
// Equation(s):
// \data|REGF|file~1245_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1244_combout  & ((\data|REGF|file~374_regout ))) # (!\data|REGF|file~1244_combout  & (\data|REGF|file~342_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1244_combout ))))

	.dataa(\data|REGF|file~342_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1244_combout ),
	.datad(\data|REGF|file~374_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1245_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1245 .lut_mask = 16'hF838;
defparam \data|REGF|file~1245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~343 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~343_regout ));

cycloneii_lcell_ff \data|REGF|file~311 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~311_regout ));

cycloneii_lcell_ff \data|REGF|file~279 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~279_regout ));

cycloneii_lcell_comb \data|REGF|file~1249 (
// Equation(s):
// \data|REGF|file~1249_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~311_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~279_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~311_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~279_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1249_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1249 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~375 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~375_regout ));

cycloneii_lcell_comb \data|REGF|file~1250 (
// Equation(s):
// \data|REGF|file~1250_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1249_combout  & ((\data|REGF|file~375_regout ))) # (!\data|REGF|file~1249_combout  & (\data|REGF|file~343_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1249_combout ))))

	.dataa(\data|REGF|file~343_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1249_combout ),
	.datad(\data|REGF|file~375_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1250_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1250 .lut_mask = 16'hF838;
defparam \data|REGF|file~1250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~344 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~344_regout ));

cycloneii_lcell_ff \data|REGF|file~312 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~312_regout ));

cycloneii_lcell_ff \data|REGF|file~280 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~280_regout ));

cycloneii_lcell_comb \data|REGF|file~1254 (
// Equation(s):
// \data|REGF|file~1254_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~312_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~280_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~312_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~280_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1254_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1254 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~376 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~376_regout ));

cycloneii_lcell_comb \data|REGF|file~1255 (
// Equation(s):
// \data|REGF|file~1255_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1254_combout  & ((\data|REGF|file~376_regout ))) # (!\data|REGF|file~1254_combout  & (\data|REGF|file~344_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1254_combout ))))

	.dataa(\data|REGF|file~344_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1254_combout ),
	.datad(\data|REGF|file~376_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1255_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1255 .lut_mask = 16'hF838;
defparam \data|REGF|file~1255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~345 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~345_regout ));

cycloneii_lcell_ff \data|REGF|file~313 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~313_regout ));

cycloneii_lcell_ff \data|REGF|file~281 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~281_regout ));

cycloneii_lcell_comb \data|REGF|file~1259 (
// Equation(s):
// \data|REGF|file~1259_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~313_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~281_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~313_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~281_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1259_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1259 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~377 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~377_regout ));

cycloneii_lcell_comb \data|REGF|file~1260 (
// Equation(s):
// \data|REGF|file~1260_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1259_combout  & ((\data|REGF|file~377_regout ))) # (!\data|REGF|file~1259_combout  & (\data|REGF|file~345_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1259_combout ))))

	.dataa(\data|REGF|file~345_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1259_combout ),
	.datad(\data|REGF|file~377_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1260_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1260 .lut_mask = 16'hF838;
defparam \data|REGF|file~1260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~346 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~346_regout ));

cycloneii_lcell_ff \data|REGF|file~314 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~314_regout ));

cycloneii_lcell_ff \data|REGF|file~282 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~282_regout ));

cycloneii_lcell_comb \data|REGF|file~1264 (
// Equation(s):
// \data|REGF|file~1264_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~314_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~282_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~314_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~282_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1264_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1264 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~378 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~378_regout ));

cycloneii_lcell_comb \data|REGF|file~1265 (
// Equation(s):
// \data|REGF|file~1265_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1264_combout  & ((\data|REGF|file~378_regout ))) # (!\data|REGF|file~1264_combout  & (\data|REGF|file~346_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1264_combout ))))

	.dataa(\data|REGF|file~346_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1264_combout ),
	.datad(\data|REGF|file~378_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1265_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1265 .lut_mask = 16'hF838;
defparam \data|REGF|file~1265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~347 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~347_regout ));

cycloneii_lcell_ff \data|REGF|file~315 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~315_regout ));

cycloneii_lcell_ff \data|REGF|file~283 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~283_regout ));

cycloneii_lcell_comb \data|REGF|file~1269 (
// Equation(s):
// \data|REGF|file~1269_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~315_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~283_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~315_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~283_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1269_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1269 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~379 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~379_regout ));

cycloneii_lcell_comb \data|REGF|file~1270 (
// Equation(s):
// \data|REGF|file~1270_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1269_combout  & ((\data|REGF|file~379_regout ))) # (!\data|REGF|file~1269_combout  & (\data|REGF|file~347_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1269_combout ))))

	.dataa(\data|REGF|file~347_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1269_combout ),
	.datad(\data|REGF|file~379_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1270_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1270 .lut_mask = 16'hF838;
defparam \data|REGF|file~1270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~348 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~348_regout ));

cycloneii_lcell_ff \data|REGF|file~316 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~316_regout ));

cycloneii_lcell_ff \data|REGF|file~284 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~284_regout ));

cycloneii_lcell_comb \data|REGF|file~1274 (
// Equation(s):
// \data|REGF|file~1274_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~316_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~284_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~316_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~284_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1274_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1274 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~380 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~380_regout ));

cycloneii_lcell_comb \data|REGF|file~1275 (
// Equation(s):
// \data|REGF|file~1275_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1274_combout  & ((\data|REGF|file~380_regout ))) # (!\data|REGF|file~1274_combout  & (\data|REGF|file~348_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1274_combout ))))

	.dataa(\data|REGF|file~348_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1274_combout ),
	.datad(\data|REGF|file~380_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1275_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1275 .lut_mask = 16'hF838;
defparam \data|REGF|file~1275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~349 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~349_regout ));

cycloneii_lcell_ff \data|REGF|file~317 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~317_regout ));

cycloneii_lcell_ff \data|REGF|file~285 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~285_regout ));

cycloneii_lcell_comb \data|REGF|file~1279 (
// Equation(s):
// \data|REGF|file~1279_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~317_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~285_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~317_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~285_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1279_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1279 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~381 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~381_regout ));

cycloneii_lcell_comb \data|REGF|file~1280 (
// Equation(s):
// \data|REGF|file~1280_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1279_combout  & ((\data|REGF|file~381_regout ))) # (!\data|REGF|file~1279_combout  & (\data|REGF|file~349_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1279_combout ))))

	.dataa(\data|REGF|file~349_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1279_combout ),
	.datad(\data|REGF|file~381_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1280_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1280 .lut_mask = 16'hF838;
defparam \data|REGF|file~1280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~350 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~350_regout ));

cycloneii_lcell_ff \data|REGF|file~318 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~318_regout ));

cycloneii_lcell_ff \data|REGF|file~286 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~286_regout ));

cycloneii_lcell_comb \data|REGF|file~1284 (
// Equation(s):
// \data|REGF|file~1284_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~318_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~286_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~318_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~286_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1284_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1284 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~382 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~382_regout ));

cycloneii_lcell_comb \data|REGF|file~1285 (
// Equation(s):
// \data|REGF|file~1285_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1284_combout  & ((\data|REGF|file~382_regout ))) # (!\data|REGF|file~1284_combout  & (\data|REGF|file~350_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1284_combout ))))

	.dataa(\data|REGF|file~350_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1284_combout ),
	.datad(\data|REGF|file~382_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1285_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1285 .lut_mask = 16'hF838;
defparam \data|REGF|file~1285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~351 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1295_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~351_regout ));

cycloneii_lcell_ff \data|REGF|file~319 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~319_regout ));

cycloneii_lcell_ff \data|REGF|file~287 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~287_regout ));

cycloneii_lcell_comb \data|REGF|file~1289 (
// Equation(s):
// \data|REGF|file~1289_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~319_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~287_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~319_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~287_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1289_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1289 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~383 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~383_regout ));

cycloneii_lcell_comb \data|REGF|file~1290 (
// Equation(s):
// \data|REGF|file~1290_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1289_combout  & ((\data|REGF|file~383_regout ))) # (!\data|REGF|file~1289_combout  & (\data|REGF|file~351_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1289_combout ))))

	.dataa(\data|REGF|file~351_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1289_combout ),
	.datad(\data|REGF|file~383_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1290_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1290 .lut_mask = 16'hF838;
defparam \data|REGF|file~1290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~13 (
// Equation(s):
// \data|im|rom~13_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [2] & (!\data|pc1|PC [3] & !\data|pc1|PC [4])) # (!\data|pc1|PC [2] & (\data|pc1|PC [3] $ (\data|pc1|PC [4])))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~13 .lut_mask = 16'h0016;
defparam \data|im|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~6 (
// Equation(s):
// \data|alu|Add1~6_combout  = (\data|mux2|O[1]~3_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[1]~3_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[1]~3_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~6 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[2]~4 (
// Equation(s):
// \data|mux2|O[2]~4_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1145_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1147_combout )))))

	.dataa(\data|REGF|file~1145_combout ),
	.datab(\data|REGF|file~1147_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[2]~4 .lut_mask = 16'h00AC;
defparam \data|mux2|O[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~10 (
// Equation(s):
// \data|alu|Add1~10_combout  = (\data|mux2|O[2]~4_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[2]~4_combout  & ((\data|mux2|O[2]~5_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[2]~5_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[2]~4_combout ),
	.datab(\data|mux2|O[2]~5_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~10 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[3]~7 (
// Equation(s):
// \data|mux2|O[3]~7_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1150_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1152_combout )))))

	.dataa(\data|REGF|file~1150_combout ),
	.datab(\data|REGF|file~1152_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[3]~7 .lut_mask = 16'h00AC;
defparam \data|mux2|O[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~14 (
// Equation(s):
// \data|alu|Add1~14_combout  = (\data|mux2|O[3]~7_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~7_combout  & ((\data|mux2|O[3]~8_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[3]~8_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~7_combout ),
	.datab(\data|mux2|O[3]~8_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~14 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~18 (
// Equation(s):
// \data|alu|Add1~18_combout  = (\data|mux2|O[3]~8_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~8_combout  & ((\data|mux2|O[4]~10_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[4]~10_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[4]~10_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~18 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[5]~12 (
// Equation(s):
// \data|mux2|O[5]~12_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1160_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1162_combout )))))

	.dataa(\data|REGF|file~1160_combout ),
	.datab(\data|REGF|file~1162_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[5]~12 .lut_mask = 16'h00AC;
defparam \data|mux2|O[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~15 (
// Equation(s):
// \data|im|rom~15_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [2] & (\data|pc1|PC [3])) # (!\data|pc1|PC [2] & (!\data|pc1|PC [3] & \data|pc1|PC [4]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~15 .lut_mask = 16'h0098;
defparam \data|im|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~22 (
// Equation(s):
// \data|alu|Add1~22_combout  = (\data|mux2|O[5]~12_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[5]~12_combout  & ((\data|mux2|O[5]~13_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[5]~13_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[5]~12_combout ),
	.datab(\data|mux2|O[5]~13_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~22 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~26 (
// Equation(s):
// \data|alu|Add1~26_combout  = (\data|mux2|O[3]~8_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~8_combout  & ((\data|mux2|O[6]~15_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[6]~15_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[6]~15_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~26 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~30 (
// Equation(s):
// \data|alu|Add1~30_combout  = (\data|mux2|O[3]~8_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~8_combout  & ((\data|mux2|O[7]~17_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[7]~17_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[7]~17_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~30 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[8]~19 (
// Equation(s):
// \data|mux2|O[8]~19_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1175_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1177_combout )))))

	.dataa(\data|REGF|file~1175_combout ),
	.datab(\data|REGF|file~1177_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[8]~19 .lut_mask = 16'h00AC;
defparam \data|mux2|O[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~34 (
// Equation(s):
// \data|alu|Add1~34_combout  = (\data|mux2|O[3]~8_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~8_combout  & ((\data|mux2|O[8]~19_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[8]~19_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[8]~19_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~34 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~38 (
// Equation(s):
// \data|alu|Add1~38_combout  = (\data|mux2|O[9]~22_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[9]~22_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[9]~22_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~38 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~42 (
// Equation(s):
// \data|alu|Add1~42_combout  = (\data|mux2|O[3]~8_combout  & (((!\controller|ALUControl [1])))) # (!\data|mux2|O[3]~8_combout  & ((\data|mux2|O[10]~23_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[10]~23_combout  & (!\controller|ALUControl 
// [0]))))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[10]~23_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~42 .lut_mask = 16'h01EF;
defparam \data|alu|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~46 (
// Equation(s):
// \data|alu|Add1~46_combout  = (\data|mux2|O[11]~26_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[11]~26_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[11]~26_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~46 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~50 (
// Equation(s):
// \data|alu|Add1~50_combout  = (\data|mux2|O[12]~27_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[12]~27_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[12]~27_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~50 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~54 (
// Equation(s):
// \data|alu|Add1~54_combout  = (\data|mux2|O[13]~28_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[13]~28_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[13]~28_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~54 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~58 (
// Equation(s):
// \data|alu|Add1~58_combout  = (\data|mux2|O[14]~29_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[14]~29_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[14]~29_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~58 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~62 (
// Equation(s):
// \data|alu|Add1~62_combout  = (\data|mux2|O[15]~30_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[15]~30_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[15]~30_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~62 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~66 (
// Equation(s):
// \data|alu|Add1~66_combout  = (\data|mux2|O[16]~31_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[16]~31_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[16]~31_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~66 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~70 (
// Equation(s):
// \data|alu|Add1~70_combout  = (\data|mux2|O[17]~32_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[17]~32_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[17]~32_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~70 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~74 (
// Equation(s):
// \data|alu|Add1~74_combout  = (\data|mux2|O[18]~33_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[18]~33_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[18]~33_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~74 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~78 (
// Equation(s):
// \data|alu|Add1~78_combout  = (\data|mux2|O[19]~34_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[19]~34_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[19]~34_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~78 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~82 (
// Equation(s):
// \data|alu|Add1~82_combout  = (\data|mux2|O[20]~35_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[20]~35_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[20]~35_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~82 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~86 (
// Equation(s):
// \data|alu|Add1~86_combout  = (\data|mux2|O[21]~36_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[21]~36_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[21]~36_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~86 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~90 (
// Equation(s):
// \data|alu|Add1~90_combout  = (\data|mux2|O[22]~37_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[22]~37_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[22]~37_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~90 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~94 (
// Equation(s):
// \data|alu|Add1~94_combout  = (\data|mux2|O[23]~38_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[23]~38_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[23]~38_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~94 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~98 (
// Equation(s):
// \data|alu|Add1~98_combout  = (\data|mux2|O[24]~39_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[24]~39_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[24]~39_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~98 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~102 (
// Equation(s):
// \data|alu|Add1~102_combout  = (\data|mux2|O[25]~40_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[25]~40_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[25]~40_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~102_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~102 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~106 (
// Equation(s):
// \data|alu|Add1~106_combout  = (\data|mux2|O[26]~41_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[26]~41_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[26]~41_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~106_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~106 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~110 (
// Equation(s):
// \data|alu|Add1~110_combout  = (\data|mux2|O[27]~42_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[27]~42_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[27]~42_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~110_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~110 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~114 (
// Equation(s):
// \data|alu|Add1~114_combout  = (\data|mux2|O[28]~43_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[28]~43_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[28]~43_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~114_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~114 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~118 (
// Equation(s):
// \data|alu|Add1~118_combout  = (\data|mux2|O[29]~44_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[29]~44_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[29]~44_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~118_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~118 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~122 (
// Equation(s):
// \data|alu|Add1~122_combout  = (\data|mux2|O[30]~45_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[30]~45_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[30]~45_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~122_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~122 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~126 (
// Equation(s):
// \data|alu|Add1~126_combout  = (\data|mux2|O[31]~46_combout  & ((!\controller|ALUControl [1]))) # (!\data|mux2|O[31]~46_combout  & (!\controller|ALUControl [0]))

	.dataa(vcc),
	.datab(\data|mux2|O[31]~46_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~126_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~126 .lut_mask = 16'h03CF;
defparam \data|alu|Add1~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~0 (
// Equation(s):
// \data|a1~0_combout  = (!\data|alu|Add1~5_combout  & (!\data|alu|Add1~9_combout  & (!\data|alu|Add1~13_combout  & !\data|alu|Add1~17_combout )))

	.dataa(\data|alu|Add1~5_combout ),
	.datab(\data|alu|Add1~9_combout ),
	.datac(\data|alu|Add1~13_combout ),
	.datad(\data|alu|Add1~17_combout ),
	.cin(gnd),
	.combout(\data|a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~0 .lut_mask = 16'h0001;
defparam \data|a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~1 (
// Equation(s):
// \data|a1~1_combout  = (!\data|alu|Add1~21_combout  & (!\data|alu|Add1~25_combout  & (!\data|alu|Add1~29_combout  & !\data|alu|Add1~33_combout )))

	.dataa(\data|alu|Add1~21_combout ),
	.datab(\data|alu|Add1~25_combout ),
	.datac(\data|alu|Add1~29_combout ),
	.datad(\data|alu|Add1~33_combout ),
	.cin(gnd),
	.combout(\data|a1~1_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~1 .lut_mask = 16'h0001;
defparam \data|a1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~2 (
// Equation(s):
// \data|a1~2_combout  = (!\data|alu|Add1~37_combout  & (!\data|alu|Add1~41_combout  & (!\data|alu|Add1~45_combout  & !\data|alu|Add1~49_combout )))

	.dataa(\data|alu|Add1~37_combout ),
	.datab(\data|alu|Add1~41_combout ),
	.datac(\data|alu|Add1~45_combout ),
	.datad(\data|alu|Add1~49_combout ),
	.cin(gnd),
	.combout(\data|a1~2_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~2 .lut_mask = 16'h0001;
defparam \data|a1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~3 (
// Equation(s):
// \data|a1~3_combout  = (!\data|alu|Add1~53_combout  & (!\data|alu|Add1~57_combout  & (!\data|alu|Add1~61_combout  & !\data|alu|Add1~65_combout )))

	.dataa(\data|alu|Add1~53_combout ),
	.datab(\data|alu|Add1~57_combout ),
	.datac(\data|alu|Add1~61_combout ),
	.datad(\data|alu|Add1~65_combout ),
	.cin(gnd),
	.combout(\data|a1~3_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~3 .lut_mask = 16'h0001;
defparam \data|a1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~4 (
// Equation(s):
// \data|a1~4_combout  = (\data|a1~0_combout  & (\data|a1~1_combout  & (\data|a1~2_combout  & \data|a1~3_combout )))

	.dataa(\data|a1~0_combout ),
	.datab(\data|a1~1_combout ),
	.datac(\data|a1~2_combout ),
	.datad(\data|a1~3_combout ),
	.cin(gnd),
	.combout(\data|a1~4_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~4 .lut_mask = 16'h8000;
defparam \data|a1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~6 (
// Equation(s):
// \data|a1~6_combout  = (!\data|alu|Add1~69_combout  & (!\data|alu|Add1~73_combout  & (!\data|alu|Add1~77_combout  & !\data|alu|Add1~81_combout )))

	.dataa(\data|alu|Add1~69_combout ),
	.datab(\data|alu|Add1~73_combout ),
	.datac(\data|alu|Add1~77_combout ),
	.datad(\data|alu|Add1~81_combout ),
	.cin(gnd),
	.combout(\data|a1~6_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~6 .lut_mask = 16'h0001;
defparam \data|a1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~8 (
// Equation(s):
// \data|a1~8_combout  = (!\data|alu|Mux2~0_combout  & !\data|alu|Mux3~0_combout )

	.dataa(\data|alu|Mux2~0_combout ),
	.datab(\data|alu|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|a1~8_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~8 .lut_mask = 16'h1111;
defparam \data|a1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~9 (
// Equation(s):
// \data|a1~9_combout  = (\controller|ALUControl [2] & (!\data|alu|Add1~119_combout  & (!\data|alu|Add1~115_combout ))) # (!\controller|ALUControl [2] & (((\data|a1~8_combout ))))

	.dataa(\controller|ALUControl [2]),
	.datab(\data|alu|Add1~119_combout ),
	.datac(\data|alu|Add1~115_combout ),
	.datad(\data|a1~8_combout ),
	.cin(gnd),
	.combout(\data|a1~9_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~9 .lut_mask = 16'h5702;
defparam \data|a1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1295 (
// Equation(s):
// \data|REGF|file~1295_combout  = (\data|REGF|file~1298_combout  & (\data|mux1|Out[3]~0_combout  & !\data|mux1|Out[0]~1_combout ))

	.dataa(\data|REGF|file~1298_combout ),
	.datab(\data|mux1|Out[3]~0_combout ),
	.datac(vcc),
	.datad(\data|mux1|Out[0]~1_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1295_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1295 .lut_mask = 16'h0088;
defparam \data|REGF|file~1295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1298 (
// Equation(s):
// \data|REGF|file~1298_combout  = (\data|im|rom~8_combout  & (!\data|pc1|PC [6] & (!\controller|Decoder1~12_combout  & !\controller|WideOr8~0_combout )))

	.dataa(\data|im|rom~8_combout ),
	.datab(\data|pc1|PC [6]),
	.datac(\controller|Decoder1~12_combout ),
	.datad(\controller|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1298_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1298 .lut_mask = 16'h0002;
defparam \data|REGF|file~1298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1046 (
// Equation(s):
// \data|REGF|file~1046_combout  = (!\data|pc1|PC [4] & !\data|pc1|PC [3])

	.dataa(\data|pc1|PC [4]),
	.datab(\data|pc1|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|REGF|file~1046_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1046 .lut_mask = 16'h1111;
defparam \data|REGF|file~1046 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1064 (
// Equation(s):
// \data|REGF|file~1064_combout  = (!\data|pc1|PC [2] & !\data|pc1|PC [6])

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|REGF|file~1064_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1064 .lut_mask = 16'h1111;
defparam \data|REGF|file~1064 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[2]~0 (
// Equation(s):
// \data|add1|Out[2]~0_combout  = \data|pc1|PC [2] $ (VCC)
// \data|add1|Out[2]~1  = CARRY(\data|pc1|PC [2])

	.dataa(\data|pc1|PC [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|add1|Out[2]~0_combout ),
	.cout(\data|add1|Out[2]~1 ));
// synopsys translate_off
defparam \data|add1|Out[2]~0 .lut_mask = 16'h55AA;
defparam \data|add1|Out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[2]~30 (
// Equation(s):
// \data|pc1|PC[2]~30_combout  = (\data|im|rom~16_combout  & (\data|add1|Out[2]~0_combout  $ (VCC))) # (!\data|im|rom~16_combout  & (\data|add1|Out[2]~0_combout  & VCC))
// \data|pc1|PC[2]~31  = CARRY((\data|im|rom~16_combout  & \data|add1|Out[2]~0_combout ))

	.dataa(\data|im|rom~16_combout ),
	.datab(\data|add1|Out[2]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|pc1|PC[2]~30_combout ),
	.cout(\data|pc1|PC[2]~31 ));
// synopsys translate_off
defparam \data|pc1|PC[2]~30 .lut_mask = 16'h6688;
defparam \data|pc1|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[3]~32 (
// Equation(s):
// \data|pc1|PC[3]~32_combout  = (\data|add1|Out[3]~2_combout  & (!\data|pc1|PC[2]~31 )) # (!\data|add1|Out[3]~2_combout  & ((\data|pc1|PC[2]~31 ) # (GND)))
// \data|pc1|PC[3]~33  = CARRY((!\data|pc1|PC[2]~31 ) # (!\data|add1|Out[3]~2_combout ))

	.dataa(\data|add1|Out[3]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[2]~31 ),
	.combout(\data|pc1|PC[3]~32_combout ),
	.cout(\data|pc1|PC[3]~33 ));
// synopsys translate_off
defparam \data|pc1|PC[3]~32 .lut_mask = 16'h5A5F;
defparam \data|pc1|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[3]~2 (
// Equation(s):
// \data|add1|Out[3]~2_combout  = (\data|pc1|PC [3] & (!\data|add1|Out[2]~1 )) # (!\data|pc1|PC [3] & ((\data|add1|Out[2]~1 ) # (GND)))
// \data|add1|Out[3]~3  = CARRY((!\data|add1|Out[2]~1 ) # (!\data|pc1|PC [3]))

	.dataa(\data|pc1|PC [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[2]~1 ),
	.combout(\data|add1|Out[3]~2_combout ),
	.cout(\data|add1|Out[3]~3 ));
// synopsys translate_off
defparam \data|add1|Out[3]~2 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \Res~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Res~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Res));
// synopsys translate_off
defparam \Res~I .input_async_reset = "none";
defparam \Res~I .input_power_up = "low";
defparam \Res~I .input_register_mode = "none";
defparam \Res~I .input_sync_reset = "none";
defparam \Res~I .oe_async_reset = "none";
defparam \Res~I .oe_power_up = "low";
defparam \Res~I .oe_register_mode = "none";
defparam \Res~I .oe_sync_reset = "none";
defparam \Res~I .operation_mode = "input";
defparam \Res~I .output_async_reset = "none";
defparam \Res~I .output_power_up = "low";
defparam \Res~I .output_register_mode = "none";
defparam \Res~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[4]~4 (
// Equation(s):
// \data|add1|Out[4]~4_combout  = (\data|pc1|PC [4] & (\data|add1|Out[3]~3  $ (GND))) # (!\data|pc1|PC [4] & (!\data|add1|Out[3]~3  & VCC))
// \data|add1|Out[4]~5  = CARRY((\data|pc1|PC [4] & !\data|add1|Out[3]~3 ))

	.dataa(\data|pc1|PC [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[3]~3 ),
	.combout(\data|add1|Out[4]~4_combout ),
	.cout(\data|add1|Out[4]~5 ));
// synopsys translate_off
defparam \data|add1|Out[4]~4 .lut_mask = 16'hA50A;
defparam \data|add1|Out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[5]~6 (
// Equation(s):
// \data|add1|Out[5]~6_combout  = (\data|pc1|PC [5] & (!\data|add1|Out[4]~5 )) # (!\data|pc1|PC [5] & ((\data|add1|Out[4]~5 ) # (GND)))
// \data|add1|Out[5]~7  = CARRY((!\data|add1|Out[4]~5 ) # (!\data|pc1|PC [5]))

	.dataa(\data|pc1|PC [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[4]~5 ),
	.combout(\data|add1|Out[5]~6_combout ),
	.cout(\data|add1|Out[5]~7 ));
// synopsys translate_off
defparam \data|add1|Out[5]~6 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[6]~8 (
// Equation(s):
// \data|add1|Out[6]~8_combout  = (\data|pc1|PC [6] & (\data|add1|Out[5]~7  $ (GND))) # (!\data|pc1|PC [6] & (!\data|add1|Out[5]~7  & VCC))
// \data|add1|Out[6]~9  = CARRY((\data|pc1|PC [6] & !\data|add1|Out[5]~7 ))

	.dataa(\data|pc1|PC [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[5]~7 ),
	.combout(\data|add1|Out[6]~8_combout ),
	.cout(\data|add1|Out[6]~9 ));
// synopsys translate_off
defparam \data|add1|Out[6]~8 .lut_mask = 16'hA50A;
defparam \data|add1|Out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[4]~34 (
// Equation(s):
// \data|pc1|PC[4]~34_combout  = ((\data|im|rom~17_combout  $ (\data|add1|Out[4]~4_combout  $ (!\data|pc1|PC[3]~33 )))) # (GND)
// \data|pc1|PC[4]~35  = CARRY((\data|im|rom~17_combout  & ((\data|add1|Out[4]~4_combout ) # (!\data|pc1|PC[3]~33 ))) # (!\data|im|rom~17_combout  & (\data|add1|Out[4]~4_combout  & !\data|pc1|PC[3]~33 )))

	.dataa(\data|im|rom~17_combout ),
	.datab(\data|add1|Out[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[3]~33 ),
	.combout(\data|pc1|PC[4]~34_combout ),
	.cout(\data|pc1|PC[4]~35 ));
// synopsys translate_off
defparam \data|pc1|PC[4]~34 .lut_mask = 16'h698E;
defparam \data|pc1|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[5]~36 (
// Equation(s):
// \data|pc1|PC[5]~36_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[5]~6_combout  & (!\data|pc1|PC[4]~35 )) # (!\data|add1|Out[5]~6_combout  & ((\data|pc1|PC[4]~35 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[5]~6_combout  & 
// (\data|pc1|PC[4]~35  & VCC)) # (!\data|add1|Out[5]~6_combout  & (!\data|pc1|PC[4]~35 ))))
// \data|pc1|PC[5]~37  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[4]~35 ) # (!\data|add1|Out[5]~6_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[5]~6_combout  & !\data|pc1|PC[4]~35 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[5]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[4]~35 ),
	.combout(\data|pc1|PC[5]~36_combout ),
	.cout(\data|pc1|PC[5]~37 ));
// synopsys translate_off
defparam \data|pc1|PC[5]~36 .lut_mask = 16'h692B;
defparam \data|pc1|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[6]~38 (
// Equation(s):
// \data|pc1|PC[6]~38_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[6]~8_combout  $ (\data|pc1|PC[5]~37 )))) # (GND)
// \data|pc1|PC[6]~39  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[6]~8_combout  & !\data|pc1|PC[5]~37 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[6]~8_combout ) # (!\data|pc1|PC[5]~37 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[6]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[5]~37 ),
	.combout(\data|pc1|PC[6]~38_combout ),
	.cout(\data|pc1|PC[6]~39 ));
// synopsys translate_off
defparam \data|pc1|PC[6]~38 .lut_mask = 16'h964D;
defparam \data|pc1|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[6] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[6]~38_combout ),
	.sdata(\data|add1|Out[6]~8_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [6]));

cycloneii_lcell_comb \data|im|rom~5 (
// Equation(s):
// \data|im|rom~5_combout  = (\data|im|rom~4_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~5 .lut_mask = 16'h00AA;
defparam \data|im|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[4] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[4]~34_combout ),
	.sdata(\data|add1|Out[4]~4_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [4]));

cycloneii_lcell_ff \data|pc1|PC[5] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[5]~36_combout ),
	.sdata(\data|add1|Out[5]~6_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [5]));

cycloneii_lcell_comb \data|im|rom~2 (
// Equation(s):
// \data|im|rom~2_combout  = (!\data|pc1|PC [5] & !\data|pc1|PC [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\data|pc1|PC [5]),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~2 .lut_mask = 16'h000F;
defparam \data|im|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~3 (
// Equation(s):
// \data|im|rom~3_combout  = (\data|pc1|PC [2]) # ((\data|pc1|PC [3]) # ((!\data|im|rom~2_combout ) # (!\data|pc1|PC [4])))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|im|rom~2_combout ),
	.cin(gnd),
	.combout(\data|im|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~3 .lut_mask = 16'hEFFF;
defparam \data|im|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~1 (
// Equation(s):
// \data|im|rom~1_combout  = (\data|pc1|PC [5]) # ((\data|pc1|PC [2] & (\data|pc1|PC [3])) # (!\data|pc1|PC [2] & ((\data|pc1|PC [4]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~1 .lut_mask = 16'hFFD8;
defparam \data|im|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|WideOr7~0 (
// Equation(s):
// \controller|WideOr7~0_combout  = (!\data|pc1|PC [6] & ((\data|im|rom~0_combout ) # ((!\data|im|rom~3_combout  & !\data|im|rom~1_combout ))))

	.dataa(\data|im|rom~0_combout ),
	.datab(\data|im|rom~3_combout ),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\controller|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr7~0 .lut_mask = 16'h00AB;
defparam \controller|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[22]~22 (
// Equation(s):
// \data|mux3|O[22]~22_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~93_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\data|alu|Add1~93_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[22]~22 .lut_mask = 16'hAACC;
defparam \data|mux3|O[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[2] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[2]~30_combout ),
	.sdata(\data|add1|Out[2]~0_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [2]));

cycloneii_lcell_comb \data|REGF|file~1299 (
// Equation(s):
// \data|REGF|file~1299_combout  = (!\data|pc1|PC [6] & (!\data|pc1|PC [5] & (\data|pc1|PC [3] & \data|pc1|PC [2])))

	.dataa(\data|pc1|PC [6]),
	.datab(\data|pc1|PC [5]),
	.datac(\data|pc1|PC [3]),
	.datad(\data|pc1|PC [2]),
	.cin(gnd),
	.combout(\data|REGF|file~1299_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1299 .lut_mask = 16'h1000;
defparam \data|REGF|file~1299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~54 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~54_regout ));

cycloneii_lcell_comb \data|im|rom~7 (
// Equation(s):
// \data|im|rom~7_combout  = (\data|im|rom~6_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~7 .lut_mask = 16'h00AA;
defparam \data|im|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1301 (
// Equation(s):
// \data|REGF|file~1301_combout  = (\data|pc1|PC [6]) # ((\data|pc1|PC [5]) # ((\data|REGF|file~1046_combout  & !\data|pc1|PC [2])))

	.dataa(\data|REGF|file~1046_combout ),
	.datab(\data|pc1|PC [2]),
	.datac(\data|pc1|PC [6]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|REGF|file~1301_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1301 .lut_mask = 16'hFFF2;
defparam \data|REGF|file~1301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~22 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~22_regout ));

cycloneii_lcell_comb \data|REGF|file~1114 (
// Equation(s):
// \data|REGF|file~1114_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~54_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~22_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~54_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~22_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1114_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1114 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1302 (
// Equation(s):
// \data|REGF|file~1302_combout  = (\controller|Selector15~2_combout  & (!\data|pc1|PC [4] & (\data|pc1|PC [3] & !\data|pc1|PC [2])))

	.dataa(\controller|Selector15~2_combout ),
	.datab(\data|pc1|PC [4]),
	.datac(\data|pc1|PC [3]),
	.datad(\data|pc1|PC [2]),
	.cin(gnd),
	.combout(\data|REGF|file~1302_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1302 .lut_mask = 16'h0020;
defparam \data|REGF|file~1302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~118 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~118_regout ));

cycloneii_lcell_comb \data|REGF|file~1115 (
// Equation(s):
// \data|REGF|file~1115_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1114_combout  & ((\data|REGF|file~118_regout ))) # (!\data|REGF|file~1114_combout  & (\data|REGF|file~86_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1114_combout 
// ))))

	.dataa(\data|REGF|file~86_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1114_combout ),
	.datad(\data|REGF|file~118_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1115_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1115 .lut_mask = 16'hF838;
defparam \data|REGF|file~1115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~11 (
// Equation(s):
// \data|im|rom~11_combout  = (\data|im|rom~10_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~11 .lut_mask = 16'h00AA;
defparam \data|im|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1300 (
// Equation(s):
// \data|REGF|file~1300_combout  = (\controller|Selector15~2_combout  & (!\data|pc1|PC [4] & (!\data|pc1|PC [3] & \data|pc1|PC [2])))

	.dataa(\controller|Selector15~2_combout ),
	.datab(\data|pc1|PC [4]),
	.datac(\data|pc1|PC [3]),
	.datad(\data|pc1|PC [2]),
	.cin(gnd),
	.combout(\data|REGF|file~1300_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1300 .lut_mask = 16'h0200;
defparam \data|REGF|file~1300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~86 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~86_regout ));

cycloneii_lcell_comb \data|im|rom~9 (
// Equation(s):
// \data|im|rom~9_combout  = (\data|im|rom~8_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~9 .lut_mask = 16'h00AA;
defparam \data|im|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1246 (
// Equation(s):
// \data|REGF|file~1246_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~86_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~22_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~86_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~22_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1246_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1246 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1247 (
// Equation(s):
// \data|REGF|file~1247_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1246_combout  & ((\data|REGF|file~118_regout ))) # (!\data|REGF|file~1246_combout  & (\data|REGF|file~54_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1246_combout ))))

	.dataa(\data|REGF|file~54_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1246_combout ),
	.datad(\data|REGF|file~118_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1247_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1247 .lut_mask = 16'hF838;
defparam \data|REGF|file~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~12 (
// Equation(s):
// \data|im|rom~12_combout  = (\data|pc1|PC [3] & (\data|pc1|PC [4] & (\data|im|rom~2_combout  & !\data|pc1|PC [2])))

	.dataa(\data|pc1|PC [3]),
	.datab(\data|pc1|PC [4]),
	.datac(\data|im|rom~2_combout ),
	.datad(\data|pc1|PC [2]),
	.cin(gnd),
	.combout(\data|im|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~12 .lut_mask = 16'h0080;
defparam \data|im|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1248 (
// Equation(s):
// \data|REGF|file~1248_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1245_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1247_combout )))

	.dataa(\data|REGF|file~1245_combout ),
	.datab(\data|REGF|file~1247_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1248_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1248 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|ALUSrc~0 (
// Equation(s):
// \controller|ALUSrc~0_combout  = (!\data|pc1|PC [6] & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout )))

	.dataa(\data|im|rom~0_combout ),
	.datab(vcc),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\controller|ALUSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|ALUSrc~0 .lut_mask = 16'h00AF;
defparam \controller|ALUSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[22]~37 (
// Equation(s):
// \data|mux2|O[22]~37_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1248_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1248_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[22]~37 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~18 (
// Equation(s):
// \data|im|rom~18_combout  = (\data|im|rom~15_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~18 .lut_mask = 16'h00AA;
defparam \data|im|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector11~0 (
// Equation(s):
// \controller|Selector11~0_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~16_combout ) # ((!\data|im|rom~18_combout ) # (!\data|im|rom~3_combout ))))

	.dataa(\data|im|rom~16_combout ),
	.datab(\data|im|rom~3_combout ),
	.datac(\data|im|rom~18_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector11~0 .lut_mask = 16'h00BF;
defparam \controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~16 (
// Equation(s):
// \data|im|rom~16_combout  = (\data|im|rom~13_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~16 .lut_mask = 16'h00AA;
defparam \data|im|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|WideOr3~0 (
// Equation(s):
// \controller|WideOr3~0_combout  = (\data|im|rom~3_combout  & (\data|im|rom~18_combout  & ((\data|im|rom~17_combout ) # (!\data|im|rom~16_combout ))))

	.dataa(\data|im|rom~17_combout ),
	.datab(\data|im|rom~3_combout ),
	.datac(\data|im|rom~18_combout ),
	.datad(\data|im|rom~16_combout ),
	.cin(gnd),
	.combout(\controller|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr3~0 .lut_mask = 16'h80C0;
defparam \controller|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector10~0 (
// Equation(s):
// \controller|Selector10~0_combout  = (\data|im|rom~3_combout  & ((\controller|WideOr3~0_combout ) # (\controller|ALUSrc~0_combout ))) # (!\data|im|rom~3_combout  & ((!\controller|ALUSrc~0_combout )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\controller|WideOr3~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector10~0 .lut_mask = 16'hAADD;
defparam \controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|ALUControl[1] (
// Equation(s):
// \controller|ALUControl [1] = (\controller|Selector10~0_combout  & (\controller|Selector11~0_combout )) # (!\controller|Selector10~0_combout  & ((\controller|ALUControl [1])))

	.dataa(vcc),
	.datab(\controller|Selector11~0_combout ),
	.datac(\controller|ALUControl [1]),
	.datad(\controller|Selector10~0_combout ),
	.cin(gnd),
	.combout(\controller|ALUControl [1]),
	.cout());
// synopsys translate_off
defparam \controller|ALUControl[1] .lut_mask = 16'hCCF0;
defparam \controller|ALUControl[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux9~0 (
// Equation(s):
// \data|alu|Mux9~0_combout  = (\data|REGF|file~1115_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[22]~37_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[22]~37_combout 
// ))))) # (!\data|REGF|file~1115_combout  & (((\data|mux2|O[22]~37_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1115_combout ),
	.datac(\data|mux2|O[22]~37_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux9~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector15~2 (
// Equation(s):
// \controller|Selector15~2_combout  = (!\data|pc1|PC [6] & !\data|pc1|PC [5])

	.dataa(\data|pc1|PC [6]),
	.datab(\data|pc1|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector15~2 .lut_mask = 16'h1111;
defparam \controller|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|ALUControl[2] (
// Equation(s):
// \controller|ALUControl [2] = (\controller|Selector10~0_combout  & (\controller|Selector15~2_combout )) # (!\controller|Selector10~0_combout  & ((\controller|ALUControl [2])))

	.dataa(vcc),
	.datab(\controller|Selector15~2_combout ),
	.datac(\controller|ALUControl [2]),
	.datad(\controller|Selector10~0_combout ),
	.cin(gnd),
	.combout(\controller|ALUControl [2]),
	.cout());
// synopsys translate_off
defparam \controller|ALUControl[2] .lut_mask = 16'hCCF0;
defparam \controller|ALUControl[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~93 (
// Equation(s):
// \data|alu|Add1~93_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~91_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux9~0_combout )))

	.dataa(\data|alu|Add1~91_combout ),
	.datab(\data|alu|Mux9~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~93 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[23]~23 (
// Equation(s):
// \data|mux3|O[23]~23_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~97_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\data|alu|Add1~97_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[23]~23 .lut_mask = 16'hAACC;
defparam \data|mux3|O[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~87 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~87_regout ));

cycloneii_lcell_ff \data|REGF|file~23 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~23_regout ));

cycloneii_lcell_comb \data|REGF|file~1116 (
// Equation(s):
// \data|REGF|file~1116_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~87_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~23_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~87_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~23_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1116_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1116 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~119 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~119_regout ));

cycloneii_lcell_comb \data|REGF|file~1117 (
// Equation(s):
// \data|REGF|file~1117_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1116_combout  & ((\data|REGF|file~119_regout ))) # (!\data|REGF|file~1116_combout  & (\data|REGF|file~55_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1116_combout 
// ))))

	.dataa(\data|REGF|file~55_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1116_combout ),
	.datad(\data|REGF|file~119_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1117_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1117 .lut_mask = 16'hF838;
defparam \data|REGF|file~1117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1251 (
// Equation(s):
// \data|REGF|file~1251_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~87_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~23_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~87_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~23_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1251_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1251 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1252 (
// Equation(s):
// \data|REGF|file~1252_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1251_combout  & ((\data|REGF|file~119_regout ))) # (!\data|REGF|file~1251_combout  & (\data|REGF|file~55_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1251_combout ))))

	.dataa(\data|REGF|file~55_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1251_combout ),
	.datad(\data|REGF|file~119_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1252_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1252 .lut_mask = 16'hF838;
defparam \data|REGF|file~1252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1253 (
// Equation(s):
// \data|REGF|file~1253_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1250_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1252_combout )))

	.dataa(\data|REGF|file~1250_combout ),
	.datab(\data|REGF|file~1252_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1253_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1253 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[23]~38 (
// Equation(s):
// \data|mux2|O[23]~38_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1253_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1253_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[23]~38 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Selector7~0 (
// Equation(s):
// \controller|Selector7~0_combout  = (\data|im|rom~3_combout  & ((\controller|ALUSrc~0_combout ) # (\controller|WideOr3~0_combout )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\controller|ALUSrc~0_combout ),
	.datac(\controller|WideOr3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector7~0 .lut_mask = 16'hA8A8;
defparam \controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|ALUControl[0] (
// Equation(s):
// \controller|ALUControl [0] = (\controller|Selector10~0_combout  & (\controller|Selector7~0_combout )) # (!\controller|Selector10~0_combout  & ((\controller|ALUControl [0])))

	.dataa(vcc),
	.datab(\controller|Selector7~0_combout ),
	.datac(\controller|ALUControl [0]),
	.datad(\controller|Selector10~0_combout ),
	.cin(gnd),
	.combout(\controller|ALUControl [0]),
	.cout());
// synopsys translate_off
defparam \controller|ALUControl[0] .lut_mask = 16'hCCF0;
defparam \controller|ALUControl[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux8~0 (
// Equation(s):
// \data|alu|Mux8~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1117_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[23]~38_combout ))) # (!\data|REGF|file~1117_combout  & (\data|mux2|O[23]~38_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1117_combout  & ((\data|mux2|O[23]~38_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1117_combout ),
	.datac(\data|mux2|O[23]~38_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux8~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~97 (
// Equation(s):
// \data|alu|Add1~97_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~95_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux8~0_combout )))

	.dataa(\data|alu|Add1~95_combout ),
	.datab(\data|alu|Mux8~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~97_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~97 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[24]~24 (
// Equation(s):
// \data|mux3|O[24]~24_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~101_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\data|alu|Add1~101_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[24]~24 .lut_mask = 16'hAACC;
defparam \data|mux3|O[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~56 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~56_regout ));

cycloneii_lcell_ff \data|REGF|file~24 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~24_regout ));

cycloneii_lcell_comb \data|REGF|file~1118 (
// Equation(s):
// \data|REGF|file~1118_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~56_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~24_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~56_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~24_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1118_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1118 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~120 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~120_regout ));

cycloneii_lcell_comb \data|REGF|file~1119 (
// Equation(s):
// \data|REGF|file~1119_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1118_combout  & ((\data|REGF|file~120_regout ))) # (!\data|REGF|file~1118_combout  & (\data|REGF|file~88_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1118_combout 
// ))))

	.dataa(\data|REGF|file~88_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1118_combout ),
	.datad(\data|REGF|file~120_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1119_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1119 .lut_mask = 16'hF838;
defparam \data|REGF|file~1119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~88 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~88_regout ));

cycloneii_lcell_comb \data|REGF|file~1256 (
// Equation(s):
// \data|REGF|file~1256_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~88_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~24_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~88_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~24_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1256_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1256 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1257 (
// Equation(s):
// \data|REGF|file~1257_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1256_combout  & ((\data|REGF|file~120_regout ))) # (!\data|REGF|file~1256_combout  & (\data|REGF|file~56_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1256_combout ))))

	.dataa(\data|REGF|file~56_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1256_combout ),
	.datad(\data|REGF|file~120_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1257_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1257 .lut_mask = 16'hF838;
defparam \data|REGF|file~1257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1258 (
// Equation(s):
// \data|REGF|file~1258_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1255_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1257_combout )))

	.dataa(\data|REGF|file~1255_combout ),
	.datab(\data|REGF|file~1257_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1258_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1258 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[24]~39 (
// Equation(s):
// \data|mux2|O[24]~39_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1258_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1258_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[24]~39 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux7~0 (
// Equation(s):
// \data|alu|Mux7~0_combout  = (\data|REGF|file~1119_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[24]~39_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[24]~39_combout 
// ))))) # (!\data|REGF|file~1119_combout  & (((\data|mux2|O[24]~39_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1119_combout ),
	.datac(\data|mux2|O[24]~39_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux7~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~101 (
// Equation(s):
// \data|alu|Add1~101_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~99_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux7~0_combout )))

	.dataa(\data|alu|Add1~99_combout ),
	.datab(\data|alu|Mux7~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~101_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~101 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~5 (
// Equation(s):
// \data|a1~5_combout  = (\controller|Decoder1~11_combout  & (!\data|alu|Add1~93_combout  & (!\data|alu|Add1~97_combout  & !\data|alu|Add1~101_combout )))

	.dataa(\controller|Decoder1~11_combout ),
	.datab(\data|alu|Add1~93_combout ),
	.datac(\data|alu|Add1~97_combout ),
	.datad(\data|alu|Add1~101_combout ),
	.cin(gnd),
	.combout(\data|a1~5_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~5 .lut_mask = 16'h0002;
defparam \data|a1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[25]~25 (
// Equation(s):
// \data|mux3|O[25]~25_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~105_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\data|alu|Add1~105_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[25]~25 .lut_mask = 16'hAACC;
defparam \data|mux3|O[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~89 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~89_regout ));

cycloneii_lcell_ff \data|REGF|file~25 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~25_regout ));

cycloneii_lcell_comb \data|REGF|file~1120 (
// Equation(s):
// \data|REGF|file~1120_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~89_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~25_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~89_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~25_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1120_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1120 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~121 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~121_regout ));

cycloneii_lcell_comb \data|REGF|file~1121 (
// Equation(s):
// \data|REGF|file~1121_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1120_combout  & ((\data|REGF|file~121_regout ))) # (!\data|REGF|file~1120_combout  & (\data|REGF|file~57_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1120_combout 
// ))))

	.dataa(\data|REGF|file~57_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1120_combout ),
	.datad(\data|REGF|file~121_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1121_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1121 .lut_mask = 16'hF838;
defparam \data|REGF|file~1121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1261 (
// Equation(s):
// \data|REGF|file~1261_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~89_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~25_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~89_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~25_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1261_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1261 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1262 (
// Equation(s):
// \data|REGF|file~1262_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1261_combout  & ((\data|REGF|file~121_regout ))) # (!\data|REGF|file~1261_combout  & (\data|REGF|file~57_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1261_combout ))))

	.dataa(\data|REGF|file~57_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1261_combout ),
	.datad(\data|REGF|file~121_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1262_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1262 .lut_mask = 16'hF838;
defparam \data|REGF|file~1262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1263 (
// Equation(s):
// \data|REGF|file~1263_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1260_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1262_combout )))

	.dataa(\data|REGF|file~1260_combout ),
	.datab(\data|REGF|file~1262_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1263_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1263 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[25]~40 (
// Equation(s):
// \data|mux2|O[25]~40_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1263_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1263_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[25]~40_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[25]~40 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[25]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux6~0 (
// Equation(s):
// \data|alu|Mux6~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1121_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[25]~40_combout ))) # (!\data|REGF|file~1121_combout  & (\data|mux2|O[25]~40_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1121_combout  & ((\data|mux2|O[25]~40_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1121_combout ),
	.datac(\data|mux2|O[25]~40_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux6~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~105 (
// Equation(s):
// \data|alu|Add1~105_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~103_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux6~0_combout )))

	.dataa(\data|alu|Add1~103_combout ),
	.datab(\data|alu|Mux6~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~105_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~105 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[26]~26 (
// Equation(s):
// \data|mux3|O[26]~26_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~109_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\data|alu|Add1~109_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[26]~26 .lut_mask = 16'hAACC;
defparam \data|mux3|O[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~58 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~58_regout ));

cycloneii_lcell_ff \data|REGF|file~26 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~26_regout ));

cycloneii_lcell_comb \data|REGF|file~1122 (
// Equation(s):
// \data|REGF|file~1122_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~58_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~26_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~58_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~26_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1122_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1122 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~122 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~122_regout ));

cycloneii_lcell_comb \data|REGF|file~1123 (
// Equation(s):
// \data|REGF|file~1123_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1122_combout  & ((\data|REGF|file~122_regout ))) # (!\data|REGF|file~1122_combout  & (\data|REGF|file~90_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1122_combout 
// ))))

	.dataa(\data|REGF|file~90_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1122_combout ),
	.datad(\data|REGF|file~122_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1123_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1123 .lut_mask = 16'hF838;
defparam \data|REGF|file~1123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~90 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~90_regout ));

cycloneii_lcell_comb \data|REGF|file~1266 (
// Equation(s):
// \data|REGF|file~1266_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~90_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~26_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~90_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~26_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1266_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1266 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1267 (
// Equation(s):
// \data|REGF|file~1267_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1266_combout  & ((\data|REGF|file~122_regout ))) # (!\data|REGF|file~1266_combout  & (\data|REGF|file~58_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1266_combout ))))

	.dataa(\data|REGF|file~58_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1266_combout ),
	.datad(\data|REGF|file~122_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1267_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1267 .lut_mask = 16'hF838;
defparam \data|REGF|file~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1268 (
// Equation(s):
// \data|REGF|file~1268_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1265_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1267_combout )))

	.dataa(\data|REGF|file~1265_combout ),
	.datab(\data|REGF|file~1267_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1268_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1268 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[26]~41 (
// Equation(s):
// \data|mux2|O[26]~41_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1268_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1268_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[26]~41 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux5~0 (
// Equation(s):
// \data|alu|Mux5~0_combout  = (\data|REGF|file~1123_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[26]~41_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[26]~41_combout 
// ))))) # (!\data|REGF|file~1123_combout  & (((\data|mux2|O[26]~41_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1123_combout ),
	.datac(\data|mux2|O[26]~41_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux5~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~109 (
// Equation(s):
// \data|alu|Add1~109_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~107_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux5~0_combout )))

	.dataa(\data|alu|Add1~107_combout ),
	.datab(\data|alu|Mux5~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~109_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~109 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[27]~27 (
// Equation(s):
// \data|mux3|O[27]~27_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~113_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\data|alu|Add1~113_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[27]~27 .lut_mask = 16'hAACC;
defparam \data|mux3|O[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~91 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~91_regout ));

cycloneii_lcell_ff \data|REGF|file~27 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~27_regout ));

cycloneii_lcell_comb \data|REGF|file~1124 (
// Equation(s):
// \data|REGF|file~1124_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~91_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~27_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~91_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~27_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1124_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1124 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~123 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~123_regout ));

cycloneii_lcell_comb \data|REGF|file~1125 (
// Equation(s):
// \data|REGF|file~1125_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1124_combout  & ((\data|REGF|file~123_regout ))) # (!\data|REGF|file~1124_combout  & (\data|REGF|file~59_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1124_combout 
// ))))

	.dataa(\data|REGF|file~59_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1124_combout ),
	.datad(\data|REGF|file~123_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1125_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1125 .lut_mask = 16'hF838;
defparam \data|REGF|file~1125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1271 (
// Equation(s):
// \data|REGF|file~1271_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~91_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~27_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~91_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~27_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1271_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1271 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1272 (
// Equation(s):
// \data|REGF|file~1272_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1271_combout  & ((\data|REGF|file~123_regout ))) # (!\data|REGF|file~1271_combout  & (\data|REGF|file~59_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1271_combout ))))

	.dataa(\data|REGF|file~59_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1271_combout ),
	.datad(\data|REGF|file~123_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1272_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1272 .lut_mask = 16'hF838;
defparam \data|REGF|file~1272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1273 (
// Equation(s):
// \data|REGF|file~1273_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1270_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1272_combout )))

	.dataa(\data|REGF|file~1270_combout ),
	.datab(\data|REGF|file~1272_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1273_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1273 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[27]~42 (
// Equation(s):
// \data|mux2|O[27]~42_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1273_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1273_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[27]~42 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux4~0 (
// Equation(s):
// \data|alu|Mux4~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1125_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[27]~42_combout ))) # (!\data|REGF|file~1125_combout  & (\data|mux2|O[27]~42_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1125_combout  & ((\data|mux2|O[27]~42_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1125_combout ),
	.datac(\data|mux2|O[27]~42_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux4~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~113 (
// Equation(s):
// \data|alu|Add1~113_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~111_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux4~0_combout )))

	.dataa(\data|alu|Add1~111_combout ),
	.datab(\data|alu|Mux4~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~113_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~113 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~7 (
// Equation(s):
// \data|a1~7_combout  = (\data|a1~6_combout  & (!\data|alu|Add1~105_combout  & (!\data|alu|Add1~109_combout  & !\data|alu|Add1~113_combout )))

	.dataa(\data|a1~6_combout ),
	.datab(\data|alu|Add1~105_combout ),
	.datac(\data|alu|Add1~109_combout ),
	.datad(\data|alu|Add1~113_combout ),
	.cin(gnd),
	.combout(\data|a1~7_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~7 .lut_mask = 16'h0002;
defparam \data|a1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[30]~30 (
// Equation(s):
// \data|mux3|O[30]~30_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~125_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\data|alu|Add1~125_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[30]~30 .lut_mask = 16'hAACC;
defparam \data|mux3|O[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~62 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~62_regout ));

cycloneii_lcell_ff \data|REGF|file~30 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~30_regout ));

cycloneii_lcell_comb \data|REGF|file~1130 (
// Equation(s):
// \data|REGF|file~1130_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~62_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~30_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~62_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~30_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1130_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1130 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~126 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~126_regout ));

cycloneii_lcell_comb \data|REGF|file~1131 (
// Equation(s):
// \data|REGF|file~1131_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1130_combout  & ((\data|REGF|file~126_regout ))) # (!\data|REGF|file~1130_combout  & (\data|REGF|file~94_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1130_combout 
// ))))

	.dataa(\data|REGF|file~94_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1130_combout ),
	.datad(\data|REGF|file~126_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1131_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1131 .lut_mask = 16'hF838;
defparam \data|REGF|file~1131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~94 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~94_regout ));

cycloneii_lcell_comb \data|REGF|file~1286 (
// Equation(s):
// \data|REGF|file~1286_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~94_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~30_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~94_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~30_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1286_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1286 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1287 (
// Equation(s):
// \data|REGF|file~1287_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1286_combout  & ((\data|REGF|file~126_regout ))) # (!\data|REGF|file~1286_combout  & (\data|REGF|file~62_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1286_combout ))))

	.dataa(\data|REGF|file~62_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1286_combout ),
	.datad(\data|REGF|file~126_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1287_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1287 .lut_mask = 16'hF838;
defparam \data|REGF|file~1287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1288 (
// Equation(s):
// \data|REGF|file~1288_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1285_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1287_combout )))

	.dataa(\data|REGF|file~1285_combout ),
	.datab(\data|REGF|file~1287_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1288_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1288 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[30]~45 (
// Equation(s):
// \data|mux2|O[30]~45_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1288_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1288_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[30]~45 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux1~0 (
// Equation(s):
// \data|alu|Mux1~0_combout  = (\data|REGF|file~1131_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[30]~45_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[30]~45_combout 
// ))))) # (!\data|REGF|file~1131_combout  & (((\data|mux2|O[30]~45_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1131_combout ),
	.datac(\data|mux2|O[30]~45_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux1~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~125 (
// Equation(s):
// \data|alu|Add1~125_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~123_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux1~0_combout )))

	.dataa(\data|alu|Add1~123_combout ),
	.datab(\data|alu|Mux1~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~125_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~125 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[31]~31 (
// Equation(s):
// \data|mux3|O[31]~31_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~129_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\data|alu|Add1~129_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[31]~31 .lut_mask = 16'hAACC;
defparam \data|mux3|O[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~95 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~95_regout ));

cycloneii_lcell_ff \data|REGF|file~31 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~31_regout ));

cycloneii_lcell_comb \data|REGF|file~1132 (
// Equation(s):
// \data|REGF|file~1132_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~95_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~31_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~95_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~31_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1132_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1132 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~127 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~127_regout ));

cycloneii_lcell_comb \data|REGF|file~1133 (
// Equation(s):
// \data|REGF|file~1133_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1132_combout  & ((\data|REGF|file~127_regout ))) # (!\data|REGF|file~1132_combout  & (\data|REGF|file~63_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1132_combout 
// ))))

	.dataa(\data|REGF|file~63_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1132_combout ),
	.datad(\data|REGF|file~127_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1133_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1133 .lut_mask = 16'hF838;
defparam \data|REGF|file~1133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1291 (
// Equation(s):
// \data|REGF|file~1291_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~95_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~31_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~95_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~31_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1291_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1291 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1292 (
// Equation(s):
// \data|REGF|file~1292_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1291_combout  & ((\data|REGF|file~127_regout ))) # (!\data|REGF|file~1291_combout  & (\data|REGF|file~63_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1291_combout ))))

	.dataa(\data|REGF|file~63_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1291_combout ),
	.datad(\data|REGF|file~127_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1292_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1292 .lut_mask = 16'hF838;
defparam \data|REGF|file~1292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1293 (
// Equation(s):
// \data|REGF|file~1293_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1290_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1292_combout )))

	.dataa(\data|REGF|file~1290_combout ),
	.datab(\data|REGF|file~1292_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1293_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1293 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[31]~46 (
// Equation(s):
// \data|mux2|O[31]~46_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1293_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1293_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[31]~46 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux0~0 (
// Equation(s):
// \data|alu|Mux0~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1133_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[31]~46_combout ))) # (!\data|REGF|file~1133_combout  & (\data|mux2|O[31]~46_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1133_combout  & ((\data|mux2|O[31]~46_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1133_combout ),
	.datac(\data|mux2|O[31]~46_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux0~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~129 (
// Equation(s):
// \data|alu|Add1~129_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~127_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux0~0_combout )))

	.dataa(\data|alu|Add1~127_combout ),
	.datab(\data|alu|Mux0~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~129_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~129 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~89 (
// Equation(s):
// \data|alu|Add1~89_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~87_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux10~0_combout )))

	.dataa(\data|alu|Add1~87_combout ),
	.datab(\data|alu|Mux10~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~89 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[21]~21 (
// Equation(s):
// \data|mux3|O[21]~21_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~89_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\data|alu|Add1~89_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[21]~21 .lut_mask = 16'hAACC;
defparam \data|mux3|O[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~85 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~85_regout ));

cycloneii_lcell_ff \data|REGF|file~21 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~21_regout ));

cycloneii_lcell_comb \data|REGF|file~1112 (
// Equation(s):
// \data|REGF|file~1112_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~85_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~21_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~85_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~21_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1112_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1112 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~117 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~117_regout ));

cycloneii_lcell_comb \data|REGF|file~1113 (
// Equation(s):
// \data|REGF|file~1113_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1112_combout  & ((\data|REGF|file~117_regout ))) # (!\data|REGF|file~1112_combout  & (\data|REGF|file~53_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1112_combout 
// ))))

	.dataa(\data|REGF|file~53_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1112_combout ),
	.datad(\data|REGF|file~117_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1113_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1113 .lut_mask = 16'hF838;
defparam \data|REGF|file~1113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1241 (
// Equation(s):
// \data|REGF|file~1241_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~85_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~21_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~85_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~21_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1241_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1241 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1242 (
// Equation(s):
// \data|REGF|file~1242_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1241_combout  & ((\data|REGF|file~117_regout ))) # (!\data|REGF|file~1241_combout  & (\data|REGF|file~53_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1241_combout ))))

	.dataa(\data|REGF|file~53_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1241_combout ),
	.datad(\data|REGF|file~117_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1242_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1242 .lut_mask = 16'hF838;
defparam \data|REGF|file~1242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1243 (
// Equation(s):
// \data|REGF|file~1243_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1240_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1242_combout )))

	.dataa(\data|REGF|file~1240_combout ),
	.datab(\data|REGF|file~1242_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1243_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1243 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[21]~36 (
// Equation(s):
// \data|mux2|O[21]~36_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1243_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1243_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[21]~36 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux10~0 (
// Equation(s):
// \data|alu|Mux10~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1113_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[21]~36_combout ))) # (!\data|REGF|file~1113_combout  & (\data|mux2|O[21]~36_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1113_combout  & ((\data|mux2|O[21]~36_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1113_combout ),
	.datac(\data|mux2|O[21]~36_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux10~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~84 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~84_regout ));

cycloneii_lcell_ff \data|REGF|file~20 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~20_regout ));

cycloneii_lcell_comb \data|REGF|file~1236 (
// Equation(s):
// \data|REGF|file~1236_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~84_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~20_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~84_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~20_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1236_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1236 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~116 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~116_regout ));

cycloneii_lcell_comb \data|REGF|file~1237 (
// Equation(s):
// \data|REGF|file~1237_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1236_combout  & ((\data|REGF|file~116_regout ))) # (!\data|REGF|file~1236_combout  & (\data|REGF|file~52_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1236_combout ))))

	.dataa(\data|REGF|file~52_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1236_combout ),
	.datad(\data|REGF|file~116_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1237_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1237 .lut_mask = 16'hF838;
defparam \data|REGF|file~1237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1238 (
// Equation(s):
// \data|REGF|file~1238_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1235_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1237_combout )))

	.dataa(\data|REGF|file~1235_combout ),
	.datab(\data|REGF|file~1237_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1238_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1238 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[20]~35 (
// Equation(s):
// \data|mux2|O[20]~35_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1238_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1238_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[20]~35 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux11~0 (
// Equation(s):
// \data|alu|Mux11~0_combout  = (\data|REGF|file~1111_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[20]~35_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[20]~35_combout 
// ))))) # (!\data|REGF|file~1111_combout  & (((\data|mux2|O[20]~35_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1111_combout ),
	.datac(\data|mux2|O[20]~35_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux11~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~85 (
// Equation(s):
// \data|alu|Add1~85_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~83_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux11~0_combout )))

	.dataa(\data|alu|Add1~83_combout ),
	.datab(\data|alu|Mux11~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~85 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[20]~20 (
// Equation(s):
// \data|mux3|O[20]~20_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~85_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\data|alu|Add1~85_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[20]~20 .lut_mask = 16'hAACC;
defparam \data|mux3|O[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~52 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~52_regout ));

cycloneii_lcell_comb \data|REGF|file~1110 (
// Equation(s):
// \data|REGF|file~1110_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~52_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~20_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~52_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~20_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1110_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1110 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1111 (
// Equation(s):
// \data|REGF|file~1111_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1110_combout  & ((\data|REGF|file~116_regout ))) # (!\data|REGF|file~1110_combout  & (\data|REGF|file~84_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1110_combout 
// ))))

	.dataa(\data|REGF|file~84_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1110_combout ),
	.datad(\data|REGF|file~116_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1111_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1111 .lut_mask = 16'hF838;
defparam \data|REGF|file~1111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~19 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~19_regout ));

cycloneii_lcell_comb \data|REGF|file~1231 (
// Equation(s):
// \data|REGF|file~1231_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~83_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~19_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~83_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~19_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1231_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1231 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~115 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~115_regout ));

cycloneii_lcell_comb \data|REGF|file~1232 (
// Equation(s):
// \data|REGF|file~1232_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1231_combout  & ((\data|REGF|file~115_regout ))) # (!\data|REGF|file~1231_combout  & (\data|REGF|file~51_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1231_combout ))))

	.dataa(\data|REGF|file~51_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1231_combout ),
	.datad(\data|REGF|file~115_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1232_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1232 .lut_mask = 16'hF838;
defparam \data|REGF|file~1232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1233 (
// Equation(s):
// \data|REGF|file~1233_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1230_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1232_combout )))

	.dataa(\data|REGF|file~1230_combout ),
	.datab(\data|REGF|file~1232_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1233_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1233 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[19]~34 (
// Equation(s):
// \data|mux2|O[19]~34_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1233_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1233_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[19]~34 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux12~0 (
// Equation(s):
// \data|alu|Mux12~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1109_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[19]~34_combout ))) # (!\data|REGF|file~1109_combout  & (\data|mux2|O[19]~34_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1109_combout  & ((\data|mux2|O[19]~34_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1109_combout ),
	.datac(\data|mux2|O[19]~34_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux12~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~81 (
// Equation(s):
// \data|alu|Add1~81_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~79_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux12~0_combout )))

	.dataa(\data|alu|Add1~79_combout ),
	.datab(\data|alu|Mux12~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~81 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[19]~19 (
// Equation(s):
// \data|mux3|O[19]~19_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~81_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\data|alu|Add1~81_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[19]~19 .lut_mask = 16'hAACC;
defparam \data|mux3|O[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~83 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~83_regout ));

cycloneii_lcell_comb \data|REGF|file~1108 (
// Equation(s):
// \data|REGF|file~1108_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~83_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~19_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~83_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~19_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1108_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1108 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1109 (
// Equation(s):
// \data|REGF|file~1109_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1108_combout  & ((\data|REGF|file~115_regout ))) # (!\data|REGF|file~1108_combout  & (\data|REGF|file~51_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1108_combout 
// ))))

	.dataa(\data|REGF|file~51_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1108_combout ),
	.datad(\data|REGF|file~115_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1109_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1109 .lut_mask = 16'hF838;
defparam \data|REGF|file~1109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~82 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~82_regout ));

cycloneii_lcell_ff \data|REGF|file~18 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~18_regout ));

cycloneii_lcell_comb \data|REGF|file~1226 (
// Equation(s):
// \data|REGF|file~1226_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~82_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~18_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~82_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~18_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1226_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1226 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~114 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~114_regout ));

cycloneii_lcell_comb \data|REGF|file~1227 (
// Equation(s):
// \data|REGF|file~1227_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1226_combout  & ((\data|REGF|file~114_regout ))) # (!\data|REGF|file~1226_combout  & (\data|REGF|file~50_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1226_combout ))))

	.dataa(\data|REGF|file~50_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1226_combout ),
	.datad(\data|REGF|file~114_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1227_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1227 .lut_mask = 16'hF838;
defparam \data|REGF|file~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1228 (
// Equation(s):
// \data|REGF|file~1228_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1225_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1227_combout )))

	.dataa(\data|REGF|file~1225_combout ),
	.datab(\data|REGF|file~1227_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1228_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1228 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[18]~33 (
// Equation(s):
// \data|mux2|O[18]~33_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1228_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1228_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[18]~33 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux13~0 (
// Equation(s):
// \data|alu|Mux13~0_combout  = (\data|REGF|file~1107_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[18]~33_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[18]~33_combout 
// ))))) # (!\data|REGF|file~1107_combout  & (((\data|mux2|O[18]~33_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1107_combout ),
	.datac(\data|mux2|O[18]~33_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux13~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~77 (
// Equation(s):
// \data|alu|Add1~77_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~75_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux13~0_combout )))

	.dataa(\data|alu|Add1~75_combout ),
	.datab(\data|alu|Mux13~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~77 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[18]~18 (
// Equation(s):
// \data|mux3|O[18]~18_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~77_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\data|alu|Add1~77_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[18]~18 .lut_mask = 16'hAACC;
defparam \data|mux3|O[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~50 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~50_regout ));

cycloneii_lcell_comb \data|REGF|file~1106 (
// Equation(s):
// \data|REGF|file~1106_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~50_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~18_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~50_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~18_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1106_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1106 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1107 (
// Equation(s):
// \data|REGF|file~1107_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1106_combout  & ((\data|REGF|file~114_regout ))) # (!\data|REGF|file~1106_combout  & (\data|REGF|file~82_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1106_combout 
// ))))

	.dataa(\data|REGF|file~82_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1106_combout ),
	.datad(\data|REGF|file~114_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1107_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1107 .lut_mask = 16'hF838;
defparam \data|REGF|file~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~17 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~17_regout ));

cycloneii_lcell_comb \data|REGF|file~1221 (
// Equation(s):
// \data|REGF|file~1221_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~81_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~17_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~81_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~17_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1221_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1221 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~113 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~113_regout ));

cycloneii_lcell_comb \data|REGF|file~1222 (
// Equation(s):
// \data|REGF|file~1222_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1221_combout  & ((\data|REGF|file~113_regout ))) # (!\data|REGF|file~1221_combout  & (\data|REGF|file~49_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1221_combout ))))

	.dataa(\data|REGF|file~49_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1221_combout ),
	.datad(\data|REGF|file~113_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1222_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1222 .lut_mask = 16'hF838;
defparam \data|REGF|file~1222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1223 (
// Equation(s):
// \data|REGF|file~1223_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1220_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1222_combout )))

	.dataa(\data|REGF|file~1220_combout ),
	.datab(\data|REGF|file~1222_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1223_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1223 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[17]~32 (
// Equation(s):
// \data|mux2|O[17]~32_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1223_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1223_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[17]~32 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux14~0 (
// Equation(s):
// \data|alu|Mux14~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1105_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[17]~32_combout ))) # (!\data|REGF|file~1105_combout  & (\data|mux2|O[17]~32_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1105_combout  & ((\data|mux2|O[17]~32_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1105_combout ),
	.datac(\data|mux2|O[17]~32_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux14~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~73 (
// Equation(s):
// \data|alu|Add1~73_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~71_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux14~0_combout )))

	.dataa(\data|alu|Add1~71_combout ),
	.datab(\data|alu|Mux14~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~73 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[17]~17 (
// Equation(s):
// \data|mux3|O[17]~17_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~73_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\data|alu|Add1~73_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[17]~17 .lut_mask = 16'hAACC;
defparam \data|mux3|O[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~81 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~81_regout ));

cycloneii_lcell_comb \data|REGF|file~1104 (
// Equation(s):
// \data|REGF|file~1104_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~81_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~17_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~81_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~17_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1104_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1104 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1105 (
// Equation(s):
// \data|REGF|file~1105_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1104_combout  & ((\data|REGF|file~113_regout ))) # (!\data|REGF|file~1104_combout  & (\data|REGF|file~49_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1104_combout 
// ))))

	.dataa(\data|REGF|file~49_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1104_combout ),
	.datad(\data|REGF|file~113_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1105_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1105 .lut_mask = 16'hF838;
defparam \data|REGF|file~1105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~80 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~80_regout ));

cycloneii_lcell_ff \data|REGF|file~16 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~16_regout ));

cycloneii_lcell_comb \data|REGF|file~1216 (
// Equation(s):
// \data|REGF|file~1216_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~80_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~16_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~80_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~16_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1216_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1216 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~112 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~112_regout ));

cycloneii_lcell_comb \data|REGF|file~1217 (
// Equation(s):
// \data|REGF|file~1217_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1216_combout  & ((\data|REGF|file~112_regout ))) # (!\data|REGF|file~1216_combout  & (\data|REGF|file~48_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1216_combout ))))

	.dataa(\data|REGF|file~48_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1216_combout ),
	.datad(\data|REGF|file~112_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1217_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1217 .lut_mask = 16'hF838;
defparam \data|REGF|file~1217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1218 (
// Equation(s):
// \data|REGF|file~1218_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1215_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1217_combout )))

	.dataa(\data|REGF|file~1215_combout ),
	.datab(\data|REGF|file~1217_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1218_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1218 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[16]~31 (
// Equation(s):
// \data|mux2|O[16]~31_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1218_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1218_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[16]~31 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux15~0 (
// Equation(s):
// \data|alu|Mux15~0_combout  = (\data|REGF|file~1103_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[16]~31_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[16]~31_combout 
// ))))) # (!\data|REGF|file~1103_combout  & (((\data|mux2|O[16]~31_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1103_combout ),
	.datac(\data|mux2|O[16]~31_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux15~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~69 (
// Equation(s):
// \data|alu|Add1~69_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~67_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux15~0_combout )))

	.dataa(\data|alu|Add1~67_combout ),
	.datab(\data|alu|Mux15~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~69 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[16]~16 (
// Equation(s):
// \data|mux3|O[16]~16_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~69_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\data|alu|Add1~69_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[16]~16 .lut_mask = 16'hAACC;
defparam \data|mux3|O[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~48 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~48_regout ));

cycloneii_lcell_comb \data|REGF|file~1102 (
// Equation(s):
// \data|REGF|file~1102_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~48_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~16_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~48_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~16_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1102_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1102 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1103 (
// Equation(s):
// \data|REGF|file~1103_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1102_combout  & ((\data|REGF|file~112_regout ))) # (!\data|REGF|file~1102_combout  & (\data|REGF|file~80_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1102_combout 
// ))))

	.dataa(\data|REGF|file~80_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1102_combout ),
	.datad(\data|REGF|file~112_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1103_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1103 .lut_mask = 16'hF838;
defparam \data|REGF|file~1103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~15 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~15_regout ));

cycloneii_lcell_comb \data|REGF|file~1211 (
// Equation(s):
// \data|REGF|file~1211_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~79_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~15_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~79_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~15_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1211_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1211 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~111 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~111_regout ));

cycloneii_lcell_comb \data|REGF|file~1212 (
// Equation(s):
// \data|REGF|file~1212_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1211_combout  & ((\data|REGF|file~111_regout ))) # (!\data|REGF|file~1211_combout  & (\data|REGF|file~47_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1211_combout ))))

	.dataa(\data|REGF|file~47_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1211_combout ),
	.datad(\data|REGF|file~111_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1212_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1212 .lut_mask = 16'hF838;
defparam \data|REGF|file~1212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1213 (
// Equation(s):
// \data|REGF|file~1213_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1210_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1212_combout )))

	.dataa(\data|REGF|file~1210_combout ),
	.datab(\data|REGF|file~1212_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1213_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1213 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[15]~30 (
// Equation(s):
// \data|mux2|O[15]~30_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1213_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1213_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[15]~30 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux16~0 (
// Equation(s):
// \data|alu|Mux16~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1101_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[15]~30_combout ))) # (!\data|REGF|file~1101_combout  & (\data|mux2|O[15]~30_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1101_combout  & ((\data|mux2|O[15]~30_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1101_combout ),
	.datac(\data|mux2|O[15]~30_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux16~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~65 (
// Equation(s):
// \data|alu|Add1~65_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~63_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux16~0_combout )))

	.dataa(\data|alu|Add1~63_combout ),
	.datab(\data|alu|Mux16~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~65 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[15]~15 (
// Equation(s):
// \data|mux3|O[15]~15_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~65_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\data|alu|Add1~65_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[15]~15 .lut_mask = 16'hAACC;
defparam \data|mux3|O[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~79 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~79_regout ));

cycloneii_lcell_comb \data|REGF|file~1100 (
// Equation(s):
// \data|REGF|file~1100_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~79_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~15_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~79_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~15_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1100_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1100 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1101 (
// Equation(s):
// \data|REGF|file~1101_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1100_combout  & ((\data|REGF|file~111_regout ))) # (!\data|REGF|file~1100_combout  & (\data|REGF|file~47_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1100_combout 
// ))))

	.dataa(\data|REGF|file~47_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1100_combout ),
	.datad(\data|REGF|file~111_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1101_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1101 .lut_mask = 16'hF838;
defparam \data|REGF|file~1101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~78 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~78_regout ));

cycloneii_lcell_ff \data|REGF|file~14 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~14_regout ));

cycloneii_lcell_comb \data|REGF|file~1206 (
// Equation(s):
// \data|REGF|file~1206_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~78_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~14_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~78_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~14_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1206_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1206 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~110 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~110_regout ));

cycloneii_lcell_comb \data|REGF|file~1207 (
// Equation(s):
// \data|REGF|file~1207_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1206_combout  & ((\data|REGF|file~110_regout ))) # (!\data|REGF|file~1206_combout  & (\data|REGF|file~46_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1206_combout ))))

	.dataa(\data|REGF|file~46_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1206_combout ),
	.datad(\data|REGF|file~110_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1207_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1207 .lut_mask = 16'hF838;
defparam \data|REGF|file~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1208 (
// Equation(s):
// \data|REGF|file~1208_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1205_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1207_combout )))

	.dataa(\data|REGF|file~1205_combout ),
	.datab(\data|REGF|file~1207_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1208_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1208 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[14]~29 (
// Equation(s):
// \data|mux2|O[14]~29_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1208_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1208_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[14]~29 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux17~0 (
// Equation(s):
// \data|alu|Mux17~0_combout  = (\data|REGF|file~1099_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[14]~29_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[14]~29_combout 
// ))))) # (!\data|REGF|file~1099_combout  & (((\data|mux2|O[14]~29_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1099_combout ),
	.datac(\data|mux2|O[14]~29_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux17~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~61 (
// Equation(s):
// \data|alu|Add1~61_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~59_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux17~0_combout )))

	.dataa(\data|alu|Add1~59_combout ),
	.datab(\data|alu|Mux17~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~61 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[14]~14 (
// Equation(s):
// \data|mux3|O[14]~14_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~61_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\data|alu|Add1~61_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[14]~14 .lut_mask = 16'hAACC;
defparam \data|mux3|O[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~46 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~46_regout ));

cycloneii_lcell_comb \data|REGF|file~1098 (
// Equation(s):
// \data|REGF|file~1098_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~46_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~14_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~46_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~14_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1098_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1098 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1098 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1099 (
// Equation(s):
// \data|REGF|file~1099_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1098_combout  & ((\data|REGF|file~110_regout ))) # (!\data|REGF|file~1098_combout  & (\data|REGF|file~78_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1098_combout 
// ))))

	.dataa(\data|REGF|file~78_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1098_combout ),
	.datad(\data|REGF|file~110_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1099_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1099 .lut_mask = 16'hF838;
defparam \data|REGF|file~1099 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~13 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~13_regout ));

cycloneii_lcell_comb \data|REGF|file~1201 (
// Equation(s):
// \data|REGF|file~1201_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~77_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~13_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~77_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~13_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1201_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1201 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~109 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~109_regout ));

cycloneii_lcell_comb \data|REGF|file~1202 (
// Equation(s):
// \data|REGF|file~1202_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1201_combout  & ((\data|REGF|file~109_regout ))) # (!\data|REGF|file~1201_combout  & (\data|REGF|file~45_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1201_combout ))))

	.dataa(\data|REGF|file~45_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1201_combout ),
	.datad(\data|REGF|file~109_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1202_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1202 .lut_mask = 16'hF838;
defparam \data|REGF|file~1202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1203 (
// Equation(s):
// \data|REGF|file~1203_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1200_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1202_combout )))

	.dataa(\data|REGF|file~1200_combout ),
	.datab(\data|REGF|file~1202_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1203_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1203 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[13]~28 (
// Equation(s):
// \data|mux2|O[13]~28_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1203_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1203_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[13]~28 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux18~0 (
// Equation(s):
// \data|alu|Mux18~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1097_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[13]~28_combout ))) # (!\data|REGF|file~1097_combout  & (\data|mux2|O[13]~28_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1097_combout  & ((\data|mux2|O[13]~28_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1097_combout ),
	.datac(\data|mux2|O[13]~28_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux18~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~57 (
// Equation(s):
// \data|alu|Add1~57_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~55_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux18~0_combout )))

	.dataa(\data|alu|Add1~55_combout ),
	.datab(\data|alu|Mux18~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~57 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[13]~13 (
// Equation(s):
// \data|mux3|O[13]~13_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~57_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\data|alu|Add1~57_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[13]~13 .lut_mask = 16'hAACC;
defparam \data|mux3|O[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~77 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~77_regout ));

cycloneii_lcell_comb \data|REGF|file~1096 (
// Equation(s):
// \data|REGF|file~1096_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~77_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~13_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~77_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~13_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1096_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1096 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1096 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1097 (
// Equation(s):
// \data|REGF|file~1097_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1096_combout  & ((\data|REGF|file~109_regout ))) # (!\data|REGF|file~1096_combout  & (\data|REGF|file~45_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1096_combout 
// ))))

	.dataa(\data|REGF|file~45_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1096_combout ),
	.datad(\data|REGF|file~109_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1097_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1097 .lut_mask = 16'hF838;
defparam \data|REGF|file~1097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[12]~27 (
// Equation(s):
// \data|mux2|O[12]~27_combout  = (\controller|ALUSrc~0_combout  & ((!\data|im|rom~3_combout ))) # (!\controller|ALUSrc~0_combout  & (\data|REGF|file~1198_combout ))

	.dataa(\data|REGF|file~1198_combout ),
	.datab(vcc),
	.datac(\controller|ALUSrc~0_combout ),
	.datad(\data|im|rom~3_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[12]~27 .lut_mask = 16'h0AFA;
defparam \data|mux2|O[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux19~0 (
// Equation(s):
// \data|alu|Mux19~0_combout  = (\data|REGF|file~1095_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[12]~27_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[12]~27_combout 
// ))))) # (!\data|REGF|file~1095_combout  & (((\data|mux2|O[12]~27_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1095_combout ),
	.datac(\data|mux2|O[12]~27_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux19~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~53 (
// Equation(s):
// \data|alu|Add1~53_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~51_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux19~0_combout )))

	.dataa(\data|alu|Add1~51_combout ),
	.datab(\data|alu|Mux19~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~53 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[12]~12 (
// Equation(s):
// \data|mux3|O[12]~12_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~53_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\data|alu|Add1~53_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[12]~12 .lut_mask = 16'hAACC;
defparam \data|mux3|O[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~44 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~44_regout ));

cycloneii_lcell_ff \data|REGF|file~12 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~12_regout ));

cycloneii_lcell_comb \data|REGF|file~1094 (
// Equation(s):
// \data|REGF|file~1094_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~44_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~12_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~44_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~12_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1094_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1094 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1094 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~108 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~108_regout ));

cycloneii_lcell_comb \data|REGF|file~1095 (
// Equation(s):
// \data|REGF|file~1095_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1094_combout  & ((\data|REGF|file~108_regout ))) # (!\data|REGF|file~1094_combout  & (\data|REGF|file~76_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1094_combout 
// ))))

	.dataa(\data|REGF|file~76_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1094_combout ),
	.datad(\data|REGF|file~108_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1095_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1095 .lut_mask = 16'hF838;
defparam \data|REGF|file~1095 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1303 (
// Equation(s):
// \data|REGF|file~1303_combout  = (\data|REGF|file~1064_combout  & (!\data|pc1|PC [5] & (\data|pc1|PC [4] & \data|pc1|PC [3])))

	.dataa(\data|REGF|file~1064_combout ),
	.datab(\data|pc1|PC [5]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [3]),
	.cin(gnd),
	.combout(\data|REGF|file~1303_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1303 .lut_mask = 16'h2000;
defparam \data|REGF|file~1303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~299 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~299_regout ));

cycloneii_lcell_comb \controller|WideOr8~0 (
// Equation(s):
// \controller|WideOr8~0_combout  = ((\data|im|rom~0_combout  & (!\data|pc1|PC [6] & !\data|im|rom~1_combout ))) # (!\data|im|rom~3_combout )

	.dataa(\data|im|rom~0_combout ),
	.datab(\data|pc1|PC [6]),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|im|rom~3_combout ),
	.cin(gnd),
	.combout(\controller|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr8~0 .lut_mask = 16'h02FF;
defparam \controller|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1294 (
// Equation(s):
// \data|REGF|file~1294_combout  = (!\controller|WideOr8~0_combout  & ((\controller|Decoder1~12_combout  & (\data|im|rom~3_combout )) # (!\controller|Decoder1~12_combout  & ((!\data|im|rom~9_combout )))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\controller|Decoder1~12_combout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\controller|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1294_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1294 .lut_mask = 16'h008B;
defparam \data|REGF|file~1294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~10 (
// Equation(s):
// \data|im|rom~10_combout  = (!\data|pc1|PC [5] & ((\data|pc1|PC [3]) # ((!\data|pc1|PC [2] & \data|pc1|PC [4]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~10 .lut_mask = 16'h00DC;
defparam \data|im|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux1|Out[0]~1 (
// Equation(s):
// \data|mux1|Out[0]~1_combout  = (!\data|pc1|PC [6] & ((\controller|Decoder1~12_combout  & (\data|im|rom~15_combout )) # (!\controller|Decoder1~12_combout  & ((\data|im|rom~10_combout )))))

	.dataa(\data|im|rom~15_combout ),
	.datab(\data|im|rom~10_combout ),
	.datac(\controller|Decoder1~12_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|mux1|Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux1|Out[0]~1 .lut_mask = 16'h00AC;
defparam \data|mux1|Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1296 (
// Equation(s):
// \data|REGF|file~1296_combout  = (\data|mux1|Out[3]~0_combout  & (\data|REGF|file~1294_combout  & !\data|mux1|Out[0]~1_combout ))

	.dataa(\data|mux1|Out[3]~0_combout ),
	.datab(\data|REGF|file~1294_combout ),
	.datac(vcc),
	.datad(\data|mux1|Out[0]~1_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1296_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1296 .lut_mask = 16'h0088;
defparam \data|REGF|file~1296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~267 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~267_regout ));

cycloneii_lcell_comb \data|REGF|file~1189 (
// Equation(s):
// \data|REGF|file~1189_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~299_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~267_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~299_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~267_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1189_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1189 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux1|Out[3]~0 (
// Equation(s):
// \data|mux1|Out[3]~0_combout  = (\controller|Decoder1~12_combout  & ((!\data|im|rom~3_combout ))) # (!\controller|Decoder1~12_combout  & (\data|im|rom~12_combout ))

	.dataa(\data|im|rom~12_combout ),
	.datab(vcc),
	.datac(\controller|Decoder1~12_combout ),
	.datad(\data|im|rom~3_combout ),
	.cin(gnd),
	.combout(\data|mux1|Out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux1|Out[3]~0 .lut_mask = 16'h0AFA;
defparam \data|mux1|Out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1297 (
// Equation(s):
// \data|REGF|file~1297_combout  = (\data|REGF|file~1298_combout  & (\data|mux1|Out[3]~0_combout  & \data|mux1|Out[0]~1_combout ))

	.dataa(\data|REGF|file~1298_combout ),
	.datab(\data|mux1|Out[3]~0_combout ),
	.datac(\data|mux1|Out[0]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|REGF|file~1297_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1297 .lut_mask = 16'h8080;
defparam \data|REGF|file~1297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~363 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~363_regout ));

cycloneii_lcell_comb \data|REGF|file~1190 (
// Equation(s):
// \data|REGF|file~1190_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1189_combout  & ((\data|REGF|file~363_regout ))) # (!\data|REGF|file~1189_combout  & (\data|REGF|file~331_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1189_combout ))))

	.dataa(\data|REGF|file~331_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1189_combout ),
	.datad(\data|REGF|file~363_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1190_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1190 .lut_mask = 16'hF838;
defparam \data|REGF|file~1190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~11 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~11_regout ));

cycloneii_lcell_comb \data|REGF|file~1191 (
// Equation(s):
// \data|REGF|file~1191_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~75_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~11_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~75_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~11_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1191_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1191 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~107 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~107_regout ));

cycloneii_lcell_comb \data|REGF|file~1192 (
// Equation(s):
// \data|REGF|file~1192_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1191_combout  & ((\data|REGF|file~107_regout ))) # (!\data|REGF|file~1191_combout  & (\data|REGF|file~43_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1191_combout ))))

	.dataa(\data|REGF|file~43_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1191_combout ),
	.datad(\data|REGF|file~107_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1192_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1192 .lut_mask = 16'hF838;
defparam \data|REGF|file~1192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[11]~25 (
// Equation(s):
// \data|mux2|O[11]~25_combout  = (\controller|ALUSrc~0_combout  & (\data|im|rom~15_combout  & (!\data|pc1|PC [6]))) # (!\controller|ALUSrc~0_combout  & (((\data|im|rom~12_combout ))))

	.dataa(\data|im|rom~15_combout ),
	.datab(\data|pc1|PC [6]),
	.datac(\controller|ALUSrc~0_combout ),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[11]~25 .lut_mask = 16'h2F20;
defparam \data|mux2|O[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[11]~26 (
// Equation(s):
// \data|mux2|O[11]~26_combout  = (\controller|ALUSrc~0_combout  & (((\data|mux2|O[11]~25_combout )))) # (!\controller|ALUSrc~0_combout  & ((\data|mux2|O[11]~25_combout  & (\data|REGF|file~1190_combout )) # (!\data|mux2|O[11]~25_combout  & 
// ((\data|REGF|file~1192_combout )))))

	.dataa(\controller|ALUSrc~0_combout ),
	.datab(\data|REGF|file~1190_combout ),
	.datac(\data|REGF|file~1192_combout ),
	.datad(\data|mux2|O[11]~25_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[11]~26 .lut_mask = 16'hEE50;
defparam \data|mux2|O[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux20~0 (
// Equation(s):
// \data|alu|Mux20~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1093_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[11]~26_combout ))) # (!\data|REGF|file~1093_combout  & (\data|mux2|O[11]~26_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1093_combout  & ((\data|mux2|O[11]~26_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1093_combout ),
	.datac(\data|mux2|O[11]~26_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux20~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~49 (
// Equation(s):
// \data|alu|Add1~49_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~47_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux20~0_combout )))

	.dataa(\data|alu|Add1~47_combout ),
	.datab(\data|alu|Mux20~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~49 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[11]~11 (
// Equation(s):
// \data|mux3|O[11]~11_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~49_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\data|alu|Add1~49_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[11]~11 .lut_mask = 16'hAACC;
defparam \data|mux3|O[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~75 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~75_regout ));

cycloneii_lcell_comb \data|REGF|file~1092 (
// Equation(s):
// \data|REGF|file~1092_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~75_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~11_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~75_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~11_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1092_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1092 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1092 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1093 (
// Equation(s):
// \data|REGF|file~1093_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1092_combout  & ((\data|REGF|file~107_regout ))) # (!\data|REGF|file~1092_combout  & (\data|REGF|file~43_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1092_combout 
// ))))

	.dataa(\data|REGF|file~43_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1092_combout ),
	.datad(\data|REGF|file~107_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1093_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1093 .lut_mask = 16'hF838;
defparam \data|REGF|file~1093 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~74 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~74_regout ));

cycloneii_lcell_ff \data|REGF|file~10 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~10_regout ));

cycloneii_lcell_comb \data|REGF|file~1186 (
// Equation(s):
// \data|REGF|file~1186_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~74_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~10_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~74_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~10_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1186_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1186 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~106 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~106_regout ));

cycloneii_lcell_comb \data|REGF|file~1187 (
// Equation(s):
// \data|REGF|file~1187_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1186_combout  & ((\data|REGF|file~106_regout ))) # (!\data|REGF|file~1186_combout  & (\data|REGF|file~42_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1186_combout ))))

	.dataa(\data|REGF|file~42_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1186_combout ),
	.datad(\data|REGF|file~106_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1187_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1187 .lut_mask = 16'hF838;
defparam \data|REGF|file~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[10]~23 (
// Equation(s):
// \data|mux2|O[10]~23_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1185_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1187_combout )))))

	.dataa(\data|REGF|file~1185_combout ),
	.datab(\data|REGF|file~1187_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[10]~23 .lut_mask = 16'h00AC;
defparam \data|mux2|O[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[10]~24 (
// Equation(s):
// \data|mux2|O[10]~24_combout  = (\data|mux2|O[3]~8_combout ) # (\data|mux2|O[10]~23_combout )

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[10]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[10]~24 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux21~0 (
// Equation(s):
// \data|alu|Mux21~0_combout  = (\data|REGF|file~1091_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[10]~24_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[10]~24_combout 
// ))))) # (!\data|REGF|file~1091_combout  & (((\data|mux2|O[10]~24_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1091_combout ),
	.datac(\data|mux2|O[10]~24_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux21~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~45 (
// Equation(s):
// \data|alu|Add1~45_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~43_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux21~0_combout )))

	.dataa(\data|alu|Add1~43_combout ),
	.datab(\data|alu|Mux21~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~45 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[10]~10 (
// Equation(s):
// \data|mux3|O[10]~10_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~45_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\data|alu|Add1~45_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[10]~10 .lut_mask = 16'hAACC;
defparam \data|mux3|O[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~42 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~42_regout ));

cycloneii_lcell_comb \data|REGF|file~1090 (
// Equation(s):
// \data|REGF|file~1090_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~42_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~10_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~42_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~10_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1090_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1090 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1090 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1091 (
// Equation(s):
// \data|REGF|file~1091_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1090_combout  & ((\data|REGF|file~106_regout ))) # (!\data|REGF|file~1090_combout  & (\data|REGF|file~74_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1090_combout 
// ))))

	.dataa(\data|REGF|file~74_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1090_combout ),
	.datad(\data|REGF|file~106_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1091_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1091 .lut_mask = 16'hF838;
defparam \data|REGF|file~1091 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~297 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~297_regout ));

cycloneii_lcell_ff \data|REGF|file~265 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~265_regout ));

cycloneii_lcell_comb \data|REGF|file~1179 (
// Equation(s):
// \data|REGF|file~1179_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~297_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~265_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~297_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~265_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1179_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1179 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~361 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~361_regout ));

cycloneii_lcell_comb \data|REGF|file~1180 (
// Equation(s):
// \data|REGF|file~1180_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1179_combout  & ((\data|REGF|file~361_regout ))) # (!\data|REGF|file~1179_combout  & (\data|REGF|file~329_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1179_combout ))))

	.dataa(\data|REGF|file~329_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1179_combout ),
	.datad(\data|REGF|file~361_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1180_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1180 .lut_mask = 16'hF838;
defparam \data|REGF|file~1180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~9 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~9_regout ));

cycloneii_lcell_comb \data|REGF|file~1181 (
// Equation(s):
// \data|REGF|file~1181_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~73_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~9_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~73_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~9_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1181_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1181 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~105 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~105_regout ));

cycloneii_lcell_comb \data|REGF|file~1182 (
// Equation(s):
// \data|REGF|file~1182_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1181_combout  & ((\data|REGF|file~105_regout ))) # (!\data|REGF|file~1181_combout  & (\data|REGF|file~41_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1181_combout ))))

	.dataa(\data|REGF|file~41_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1181_combout ),
	.datad(\data|REGF|file~105_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1182_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1182 .lut_mask = 16'hF838;
defparam \data|REGF|file~1182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[9]~21 (
// Equation(s):
// \data|mux2|O[9]~21_combout  = (\controller|ALUSrc~0_combout  & (!\data|im|rom~3_combout )) # (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout )))

	.dataa(\controller|ALUSrc~0_combout ),
	.datab(\data|im|rom~3_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[9]~21 .lut_mask = 16'h7272;
defparam \data|mux2|O[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[9]~22 (
// Equation(s):
// \data|mux2|O[9]~22_combout  = (\controller|ALUSrc~0_combout  & (((\data|mux2|O[9]~21_combout )))) # (!\controller|ALUSrc~0_combout  & ((\data|mux2|O[9]~21_combout  & (\data|REGF|file~1180_combout )) # (!\data|mux2|O[9]~21_combout  & 
// ((\data|REGF|file~1182_combout )))))

	.dataa(\controller|ALUSrc~0_combout ),
	.datab(\data|REGF|file~1180_combout ),
	.datac(\data|REGF|file~1182_combout ),
	.datad(\data|mux2|O[9]~21_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[9]~22 .lut_mask = 16'hEE50;
defparam \data|mux2|O[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux22~0 (
// Equation(s):
// \data|alu|Mux22~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1089_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[9]~22_combout ))) # (!\data|REGF|file~1089_combout  & (\data|mux2|O[9]~22_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1089_combout  & ((\data|mux2|O[9]~22_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1089_combout ),
	.datac(\data|mux2|O[9]~22_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux22~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~41 (
// Equation(s):
// \data|alu|Add1~41_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~39_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux22~0_combout )))

	.dataa(\data|alu|Add1~39_combout ),
	.datab(\data|alu|Mux22~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~41 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[9]~9 (
// Equation(s):
// \data|mux3|O[9]~9_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~41_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\data|alu|Add1~41_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[9]~9 .lut_mask = 16'hAACC;
defparam \data|mux3|O[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~73 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~73_regout ));

cycloneii_lcell_comb \data|REGF|file~1088 (
// Equation(s):
// \data|REGF|file~1088_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~73_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~9_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~73_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~9_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1088_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1088 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1088 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1089 (
// Equation(s):
// \data|REGF|file~1089_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1088_combout  & ((\data|REGF|file~105_regout ))) # (!\data|REGF|file~1088_combout  & (\data|REGF|file~41_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1088_combout 
// ))))

	.dataa(\data|REGF|file~41_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1088_combout ),
	.datad(\data|REGF|file~105_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1089_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1089 .lut_mask = 16'hF838;
defparam \data|REGF|file~1089 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[8]~20 (
// Equation(s):
// \data|mux2|O[8]~20_combout  = (\controller|ALUSrc~0_combout  & ((!\data|im|rom~3_combout ))) # (!\controller|ALUSrc~0_combout  & (\data|REGF|file~1178_combout ))

	.dataa(\data|REGF|file~1178_combout ),
	.datab(vcc),
	.datac(\controller|ALUSrc~0_combout ),
	.datad(\data|im|rom~3_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[8]~20 .lut_mask = 16'h0AFA;
defparam \data|mux2|O[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux23~0 (
// Equation(s):
// \data|alu|Mux23~0_combout  = (\data|REGF|file~1087_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[8]~20_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[8]~20_combout 
// ))))) # (!\data|REGF|file~1087_combout  & (((\data|mux2|O[8]~20_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1087_combout ),
	.datac(\data|mux2|O[8]~20_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux23~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~37 (
// Equation(s):
// \data|alu|Add1~37_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~35_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux23~0_combout )))

	.dataa(\data|alu|Add1~35_combout ),
	.datab(\data|alu|Mux23~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~37 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[8]~8 (
// Equation(s):
// \data|mux3|O[8]~8_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~37_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\data|alu|Add1~37_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[8]~8 .lut_mask = 16'hAACC;
defparam \data|mux3|O[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~40 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~40_regout ));

cycloneii_lcell_ff \data|REGF|file~8 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~8_regout ));

cycloneii_lcell_comb \data|REGF|file~1086 (
// Equation(s):
// \data|REGF|file~1086_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~40_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~8_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~40_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~8_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1086_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1086 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1086 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~104 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~104_regout ));

cycloneii_lcell_comb \data|REGF|file~1087 (
// Equation(s):
// \data|REGF|file~1087_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1086_combout  & ((\data|REGF|file~104_regout ))) # (!\data|REGF|file~1086_combout  & (\data|REGF|file~72_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1086_combout 
// ))))

	.dataa(\data|REGF|file~72_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1086_combout ),
	.datad(\data|REGF|file~104_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1087_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1087 .lut_mask = 16'hF838;
defparam \data|REGF|file~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~7 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~7_regout ));

cycloneii_lcell_comb \data|REGF|file~1171 (
// Equation(s):
// \data|REGF|file~1171_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~71_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~7_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~71_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~7_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1171_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1171 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~103 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~103_regout ));

cycloneii_lcell_comb \data|REGF|file~1172 (
// Equation(s):
// \data|REGF|file~1172_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1171_combout  & ((\data|REGF|file~103_regout ))) # (!\data|REGF|file~1171_combout  & (\data|REGF|file~39_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1171_combout ))))

	.dataa(\data|REGF|file~39_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1171_combout ),
	.datad(\data|REGF|file~103_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1172_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1172 .lut_mask = 16'hF838;
defparam \data|REGF|file~1172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[7]~17 (
// Equation(s):
// \data|mux2|O[7]~17_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1170_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1172_combout )))))

	.dataa(\data|REGF|file~1170_combout ),
	.datab(\data|REGF|file~1172_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[7]~17 .lut_mask = 16'h00AC;
defparam \data|mux2|O[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[7]~18 (
// Equation(s):
// \data|mux2|O[7]~18_combout  = (\data|mux2|O[3]~8_combout ) # (\data|mux2|O[7]~17_combout )

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[7]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[7]~18 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux24~0 (
// Equation(s):
// \data|alu|Mux24~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1085_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[7]~18_combout ))) # (!\data|REGF|file~1085_combout  & (\data|mux2|O[7]~18_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1085_combout  & ((\data|mux2|O[7]~18_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1085_combout ),
	.datac(\data|mux2|O[7]~18_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux24~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~33 (
// Equation(s):
// \data|alu|Add1~33_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~31_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux24~0_combout )))

	.dataa(\data|alu|Add1~31_combout ),
	.datab(\data|alu|Mux24~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~33 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[7]~7 (
// Equation(s):
// \data|mux3|O[7]~7_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~33_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\data|alu|Add1~33_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[7]~7 .lut_mask = 16'hAACC;
defparam \data|mux3|O[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~71 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~71_regout ));

cycloneii_lcell_comb \data|REGF|file~1084 (
// Equation(s):
// \data|REGF|file~1084_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~71_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~7_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~71_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~7_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1084_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1084 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1084 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1085 (
// Equation(s):
// \data|REGF|file~1085_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1084_combout  & ((\data|REGF|file~103_regout ))) # (!\data|REGF|file~1084_combout  & (\data|REGF|file~39_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1084_combout 
// ))))

	.dataa(\data|REGF|file~39_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1084_combout ),
	.datad(\data|REGF|file~103_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1085_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1085 .lut_mask = 16'hF838;
defparam \data|REGF|file~1085 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~70 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~70_regout ));

cycloneii_lcell_ff \data|REGF|file~6 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~6_regout ));

cycloneii_lcell_comb \data|REGF|file~1166 (
// Equation(s):
// \data|REGF|file~1166_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~70_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~6_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~70_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~6_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1166_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1166 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~102 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~102_regout ));

cycloneii_lcell_comb \data|REGF|file~1167 (
// Equation(s):
// \data|REGF|file~1167_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1166_combout  & ((\data|REGF|file~102_regout ))) # (!\data|REGF|file~1166_combout  & (\data|REGF|file~38_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1166_combout ))))

	.dataa(\data|REGF|file~38_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1166_combout ),
	.datad(\data|REGF|file~102_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1167_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1167 .lut_mask = 16'hF838;
defparam \data|REGF|file~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[6]~15 (
// Equation(s):
// \data|mux2|O[6]~15_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1165_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1167_combout )))))

	.dataa(\data|REGF|file~1165_combout ),
	.datab(\data|REGF|file~1167_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[6]~15 .lut_mask = 16'h00AC;
defparam \data|mux2|O[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[6]~16 (
// Equation(s):
// \data|mux2|O[6]~16_combout  = (\data|mux2|O[3]~8_combout ) # (\data|mux2|O[6]~15_combout )

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[6]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[6]~16 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux25~0 (
// Equation(s):
// \data|alu|Mux25~0_combout  = (\data|REGF|file~1083_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[6]~16_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[6]~16_combout 
// ))))) # (!\data|REGF|file~1083_combout  & (((\data|mux2|O[6]~16_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1083_combout ),
	.datac(\data|mux2|O[6]~16_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux25~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~29 (
// Equation(s):
// \data|alu|Add1~29_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~27_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux25~0_combout )))

	.dataa(\data|alu|Add1~27_combout ),
	.datab(\data|alu|Mux25~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~29 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[6]~6 (
// Equation(s):
// \data|mux3|O[6]~6_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~29_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\data|alu|Add1~29_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[6]~6 .lut_mask = 16'hAACC;
defparam \data|mux3|O[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~38 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~38_regout ));

cycloneii_lcell_comb \data|REGF|file~1082 (
// Equation(s):
// \data|REGF|file~1082_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~38_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~6_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~38_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~6_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1082_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1082 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1082 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1083 (
// Equation(s):
// \data|REGF|file~1083_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1082_combout  & ((\data|REGF|file~102_regout ))) # (!\data|REGF|file~1082_combout  & (\data|REGF|file~70_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1082_combout 
// ))))

	.dataa(\data|REGF|file~70_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1082_combout ),
	.datad(\data|REGF|file~102_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1083_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1083 .lut_mask = 16'hF838;
defparam \data|REGF|file~1083 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~0 (
// Equation(s):
// \data|im|rom~0_combout  = (\data|pc1|PC [4] & (!\data|pc1|PC [5] & (\data|pc1|PC [2] $ (\data|pc1|PC [3]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~0 .lut_mask = 16'h0060;
defparam \data|im|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[5]~13 (
// Equation(s):
// \data|mux2|O[5]~13_combout  = (\data|im|rom~15_combout  & (!\data|pc1|PC [6] & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout ))))

	.dataa(\data|im|rom~15_combout ),
	.datab(\data|im|rom~0_combout ),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|mux2|O[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[5]~13 .lut_mask = 16'h008A;
defparam \data|mux2|O[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[5]~14 (
// Equation(s):
// \data|mux2|O[5]~14_combout  = (\data|mux2|O[5]~12_combout ) # (\data|mux2|O[5]~13_combout )

	.dataa(\data|mux2|O[5]~12_combout ),
	.datab(\data|mux2|O[5]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[5]~14 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux26~0 (
// Equation(s):
// \data|alu|Mux26~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1081_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[5]~14_combout ))) # (!\data|REGF|file~1081_combout  & (\data|mux2|O[5]~14_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1081_combout  & ((\data|mux2|O[5]~14_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1081_combout ),
	.datac(\data|mux2|O[5]~14_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux26~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~25 (
// Equation(s):
// \data|alu|Add1~25_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~23_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux26~0_combout )))

	.dataa(\data|alu|Add1~23_combout ),
	.datab(\data|alu|Mux26~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~25 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[5]~5 (
// Equation(s):
// \data|mux3|O[5]~5_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~25_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\data|alu|Add1~25_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[5]~5 .lut_mask = 16'hAACC;
defparam \data|mux3|O[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~69 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~69_regout ));

cycloneii_lcell_ff \data|REGF|file~5 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~5_regout ));

cycloneii_lcell_comb \data|REGF|file~1080 (
// Equation(s):
// \data|REGF|file~1080_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~69_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~5_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~69_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~5_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1080_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1080 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1080 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~101 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~101_regout ));

cycloneii_lcell_comb \data|REGF|file~1081 (
// Equation(s):
// \data|REGF|file~1081_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1080_combout  & ((\data|REGF|file~101_regout ))) # (!\data|REGF|file~1080_combout  & (\data|REGF|file~37_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1080_combout 
// ))))

	.dataa(\data|REGF|file~37_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1080_combout ),
	.datad(\data|REGF|file~101_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1081_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1081 .lut_mask = 16'hF838;
defparam \data|REGF|file~1081 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~68 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~68_regout ));

cycloneii_lcell_ff \data|REGF|file~4 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~4_regout ));

cycloneii_lcell_comb \data|REGF|file~1156 (
// Equation(s):
// \data|REGF|file~1156_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~68_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~4_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~68_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~4_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1156_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1156 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~100 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~100_regout ));

cycloneii_lcell_comb \data|REGF|file~1157 (
// Equation(s):
// \data|REGF|file~1157_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1156_combout  & ((\data|REGF|file~100_regout ))) # (!\data|REGF|file~1156_combout  & (\data|REGF|file~36_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1156_combout ))))

	.dataa(\data|REGF|file~36_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1156_combout ),
	.datad(\data|REGF|file~100_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1157_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1157 .lut_mask = 16'hF838;
defparam \data|REGF|file~1157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[4]~10 (
// Equation(s):
// \data|mux2|O[4]~10_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1155_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1157_combout )))))

	.dataa(\data|REGF|file~1155_combout ),
	.datab(\data|REGF|file~1157_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[4]~10 .lut_mask = 16'h00AC;
defparam \data|mux2|O[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[4]~11 (
// Equation(s):
// \data|mux2|O[4]~11_combout  = (\data|mux2|O[3]~8_combout ) # (\data|mux2|O[4]~10_combout )

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|mux2|O[4]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[4]~11 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux27~0 (
// Equation(s):
// \data|alu|Mux27~0_combout  = (\data|REGF|file~1079_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[4]~11_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[4]~11_combout 
// ))))) # (!\data|REGF|file~1079_combout  & (((\data|mux2|O[4]~11_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1079_combout ),
	.datac(\data|mux2|O[4]~11_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux27~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~21 (
// Equation(s):
// \data|alu|Add1~21_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~19_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux27~0_combout )))

	.dataa(\data|alu|Add1~19_combout ),
	.datab(\data|alu|Mux27~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~21 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[4]~4 (
// Equation(s):
// \data|mux3|O[4]~4_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~21_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\data|alu|Add1~21_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[4]~4 .lut_mask = 16'hAACC;
defparam \data|mux3|O[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~36 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~36_regout ));

cycloneii_lcell_comb \data|REGF|file~1078 (
// Equation(s):
// \data|REGF|file~1078_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~36_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~4_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~36_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~4_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1078_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1078 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1078 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1079 (
// Equation(s):
// \data|REGF|file~1079_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1078_combout  & ((\data|REGF|file~100_regout ))) # (!\data|REGF|file~1078_combout  & (\data|REGF|file~68_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1078_combout 
// ))))

	.dataa(\data|REGF|file~68_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1078_combout ),
	.datad(\data|REGF|file~100_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1079_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1079 .lut_mask = 16'hF838;
defparam \data|REGF|file~1079 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[3]~8 (
// Equation(s):
// \data|mux2|O[3]~8_combout  = (!\data|pc1|PC [6] & (!\data|im|rom~3_combout  & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout ))))

	.dataa(\data|im|rom~0_combout ),
	.datab(\data|im|rom~1_combout ),
	.datac(\data|pc1|PC [6]),
	.datad(\data|im|rom~3_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[3]~8 .lut_mask = 16'h000B;
defparam \data|mux2|O[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[3]~9 (
// Equation(s):
// \data|mux2|O[3]~9_combout  = (\data|mux2|O[3]~7_combout ) # (\data|mux2|O[3]~8_combout )

	.dataa(\data|mux2|O[3]~7_combout ),
	.datab(\data|mux2|O[3]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[3]~9 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux28~0 (
// Equation(s):
// \data|alu|Mux28~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1077_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[3]~9_combout ))) # (!\data|REGF|file~1077_combout  & (\data|mux2|O[3]~9_combout )))) # (!\controller|ALUControl [1] 
// & (\data|REGF|file~1077_combout  & ((\data|mux2|O[3]~9_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1077_combout ),
	.datac(\data|mux2|O[3]~9_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux28~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~17 (
// Equation(s):
// \data|alu|Add1~17_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~15_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux28~0_combout )))

	.dataa(\data|alu|Add1~15_combout ),
	.datab(\data|alu|Mux28~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~17 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[3]~3 (
// Equation(s):
// \data|mux3|O[3]~3_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~17_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\data|alu|Add1~17_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[3]~3 .lut_mask = 16'hAACC;
defparam \data|mux3|O[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~67 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~67_regout ));

cycloneii_lcell_ff \data|REGF|file~3 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~3_regout ));

cycloneii_lcell_comb \data|REGF|file~1076 (
// Equation(s):
// \data|REGF|file~1076_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~67_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~3_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~67_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~3_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1076_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1076 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1076 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~99 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~99_regout ));

cycloneii_lcell_comb \data|REGF|file~1077 (
// Equation(s):
// \data|REGF|file~1077_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1076_combout  & ((\data|REGF|file~99_regout ))) # (!\data|REGF|file~1076_combout  & (\data|REGF|file~35_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1076_combout 
// ))))

	.dataa(\data|REGF|file~35_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1076_combout ),
	.datad(\data|REGF|file~99_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1077_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1077 .lut_mask = 16'hF838;
defparam \data|REGF|file~1077 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[2]~5 (
// Equation(s):
// \data|mux2|O[2]~5_combout  = (\data|im|rom~14_combout  & (!\data|pc1|PC [6] & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout ))))

	.dataa(\data|im|rom~14_combout ),
	.datab(\data|im|rom~0_combout ),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|mux2|O[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[2]~5 .lut_mask = 16'h008A;
defparam \data|mux2|O[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[2]~6 (
// Equation(s):
// \data|mux2|O[2]~6_combout  = (\data|mux2|O[2]~4_combout ) # (\data|mux2|O[2]~5_combout )

	.dataa(\data|mux2|O[2]~4_combout ),
	.datab(\data|mux2|O[2]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[2]~6 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux29~0 (
// Equation(s):
// \data|alu|Mux29~0_combout  = (\data|REGF|file~1075_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[2]~6_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[2]~6_combout ))))) 
// # (!\data|REGF|file~1075_combout  & (((\data|mux2|O[2]~6_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1075_combout ),
	.datac(\data|mux2|O[2]~6_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux29~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~13 (
// Equation(s):
// \data|alu|Add1~13_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~11_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux29~0_combout )))

	.dataa(\data|alu|Add1~11_combout ),
	.datab(\data|alu|Mux29~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~13 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[2]~2 (
// Equation(s):
// \data|mux3|O[2]~2_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~13_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\data|alu|Add1~13_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[2]~2 .lut_mask = 16'hAACC;
defparam \data|mux3|O[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~34 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~34_regout ));

cycloneii_lcell_ff \data|REGF|file~2 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~2_regout ));

cycloneii_lcell_comb \data|REGF|file~1074 (
// Equation(s):
// \data|REGF|file~1074_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~34_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~2_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~34_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~2_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1074_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1074 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1074 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~98 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~98_regout ));

cycloneii_lcell_comb \data|REGF|file~1075 (
// Equation(s):
// \data|REGF|file~1075_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1074_combout  & ((\data|REGF|file~98_regout ))) # (!\data|REGF|file~1074_combout  & (\data|REGF|file~66_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1074_combout 
// ))))

	.dataa(\data|REGF|file~66_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1074_combout ),
	.datad(\data|REGF|file~98_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1075_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1075 .lut_mask = 16'hF838;
defparam \data|REGF|file~1075 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~1 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~1_regout ));

cycloneii_lcell_comb \data|REGF|file~1141 (
// Equation(s):
// \data|REGF|file~1141_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~65_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~1_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~65_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~1_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1141_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1141 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~97 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~97_regout ));

cycloneii_lcell_comb \data|REGF|file~1142 (
// Equation(s):
// \data|REGF|file~1142_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1141_combout  & ((\data|REGF|file~97_regout ))) # (!\data|REGF|file~1141_combout  & (\data|REGF|file~33_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1141_combout ))))

	.dataa(\data|REGF|file~33_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1141_combout ),
	.datad(\data|REGF|file~97_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1142_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1142 .lut_mask = 16'hF838;
defparam \data|REGF|file~1142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[1]~3 (
// Equation(s):
// \data|mux2|O[1]~3_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1140_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1142_combout )))))

	.dataa(\data|REGF|file~1140_combout ),
	.datab(\data|REGF|file~1142_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[1]~3 .lut_mask = 16'h00AC;
defparam \data|mux2|O[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux30~0 (
// Equation(s):
// \data|alu|Mux30~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1073_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[1]~3_combout ))) # (!\data|REGF|file~1073_combout  & (\data|mux2|O[1]~3_combout )))) # (!\controller|ALUControl [1] 
// & (\data|REGF|file~1073_combout  & ((\data|mux2|O[1]~3_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1073_combout ),
	.datac(\data|mux2|O[1]~3_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux30~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~9 (
// Equation(s):
// \data|alu|Add1~9_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~7_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux30~0_combout )))

	.dataa(\data|alu|Add1~7_combout ),
	.datab(\data|alu|Mux30~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~9 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[1]~1 (
// Equation(s):
// \data|mux3|O[1]~1_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~9_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\data|alu|Add1~9_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[1]~1 .lut_mask = 16'hAACC;
defparam \data|mux3|O[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~65 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~65_regout ));

cycloneii_lcell_comb \data|REGF|file~1072 (
// Equation(s):
// \data|REGF|file~1072_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~65_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~1_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~65_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~1_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1072_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1072 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1072 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1073 (
// Equation(s):
// \data|REGF|file~1073_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1072_combout  & ((\data|REGF|file~97_regout ))) # (!\data|REGF|file~1072_combout  & (\data|REGF|file~33_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1072_combout 
// ))))

	.dataa(\data|REGF|file~33_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1072_combout ),
	.datad(\data|REGF|file~97_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1073_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1073 .lut_mask = 16'hF838;
defparam \data|REGF|file~1073 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~32 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~32_regout ));

cycloneii_lcell_ff \data|REGF|file~0 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~0_regout ));

cycloneii_lcell_comb \data|REGF|file~1070 (
// Equation(s):
// \data|REGF|file~1070_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~32_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~0_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~32_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~0_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1070_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1070 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1070 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~96 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~96_regout ));

cycloneii_lcell_comb \data|REGF|file~1071 (
// Equation(s):
// \data|REGF|file~1071_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1070_combout  & ((\data|REGF|file~96_regout ))) # (!\data|REGF|file~1070_combout  & (\data|REGF|file~64_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1070_combout 
// ))))

	.dataa(\data|REGF|file~64_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1070_combout ),
	.datad(\data|REGF|file~96_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1071_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1071 .lut_mask = 16'hF838;
defparam \data|REGF|file~1071 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[0]~1 (
// Equation(s):
// \data|mux2|O[0]~1_combout  = (\data|im|rom~13_combout  & (!\data|pc1|PC [6] & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout ))))

	.dataa(\data|im|rom~13_combout ),
	.datab(\data|im|rom~0_combout ),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|mux2|O[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[0]~1 .lut_mask = 16'h008A;
defparam \data|mux2|O[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[0]~2 (
// Equation(s):
// \data|mux2|O[0]~2_combout  = (\data|mux2|O[0]~0_combout ) # (\data|mux2|O[0]~1_combout )

	.dataa(\data|mux2|O[0]~0_combout ),
	.datab(\data|mux2|O[0]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\data|mux2|O[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[0]~2 .lut_mask = 16'hEEEE;
defparam \data|mux2|O[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux31~0 (
// Equation(s):
// \data|alu|Mux31~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1071_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[0]~2_combout ))) # (!\data|REGF|file~1071_combout  & (\data|mux2|O[0]~2_combout )))) # (!\controller|ALUControl [1] 
// & (\data|REGF|file~1071_combout  & ((\data|mux2|O[0]~2_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1071_combout ),
	.datac(\data|mux2|O[0]~2_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux31~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~5 (
// Equation(s):
// \data|alu|Add1~5_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~3_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux31~0_combout )))

	.dataa(\data|alu|Add1~3_combout ),
	.datab(\data|alu|Mux31~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~5 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[0]~0 (
// Equation(s):
// \data|mux3|O[0]~0_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~5_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\data|alu|Add1~5_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[0]~0 .lut_mask = 16'hAACC;
defparam \data|mux3|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~64 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~64_regout ));

cycloneii_lcell_comb \data|REGF|file~1136 (
// Equation(s):
// \data|REGF|file~1136_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~64_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~0_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~64_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~0_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1136_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1136 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1137 (
// Equation(s):
// \data|REGF|file~1137_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1136_combout  & ((\data|REGF|file~96_regout ))) # (!\data|REGF|file~1136_combout  & (\data|REGF|file~32_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1136_combout ))))

	.dataa(\data|REGF|file~32_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1136_combout ),
	.datad(\data|REGF|file~96_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1137_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1137 .lut_mask = 16'hF838;
defparam \data|REGF|file~1137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[0]~0 (
// Equation(s):
// \data|mux2|O[0]~0_combout  = (!\controller|ALUSrc~0_combout  & ((\data|im|rom~12_combout  & (\data|REGF|file~1135_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1137_combout )))))

	.dataa(\data|REGF|file~1135_combout ),
	.datab(\data|REGF|file~1137_combout ),
	.datac(\data|im|rom~12_combout ),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[0]~0 .lut_mask = 16'h00AC;
defparam \data|mux2|O[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~0 (
// Equation(s):
// \data|alu|Add1~0_combout  = (\controller|ALUControl [0] & ((\data|mux2|O[0]~0_combout ) # ((\data|mux2|O[0]~1_combout ) # (\controller|ALUControl [1])))) # (!\controller|ALUControl [0] & (((!\data|mux2|O[0]~0_combout  & !\data|mux2|O[0]~1_combout )) # 
// (!\controller|ALUControl [1])))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|mux2|O[0]~0_combout ),
	.datac(\data|mux2|O[0]~1_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~0 .lut_mask = 16'hABFD;
defparam \data|alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~2 (
// Equation(s):
// \data|alu|Add1~2_cout  = CARRY((!\controller|ALUControl [0] & \controller|ALUControl [1]))

	.dataa(\controller|ALUControl [0]),
	.datab(\controller|ALUControl [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\data|alu|Add1~2_cout ));
// synopsys translate_off
defparam \data|alu|Add1~2 .lut_mask = 16'h0044;
defparam \data|alu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~10 (
// Equation(s):
// \data|a1~10_combout  = (!\data|alu|Add1~85_combout  & ((\controller|ALUControl [2] & ((!\data|alu|Add1~87_combout ))) # (!\controller|ALUControl [2] & (!\data|alu|Mux10~0_combout ))))

	.dataa(\controller|ALUControl [2]),
	.datab(\data|alu|Mux10~0_combout ),
	.datac(\data|alu|Add1~87_combout ),
	.datad(\data|alu|Add1~85_combout ),
	.cin(gnd),
	.combout(\data|a1~10_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~10 .lut_mask = 16'h001B;
defparam \data|a1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~11 (
// Equation(s):
// \data|a1~11_combout  = (\data|a1~9_combout  & (!\data|alu|Add1~125_combout  & (!\data|alu|Add1~129_combout  & \data|a1~10_combout )))

	.dataa(\data|a1~9_combout ),
	.datab(\data|alu|Add1~125_combout ),
	.datac(\data|alu|Add1~129_combout ),
	.datad(\data|a1~10_combout ),
	.cin(gnd),
	.combout(\data|a1~11_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~11 .lut_mask = 16'h0200;
defparam \data|a1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|a1~12 (
// Equation(s):
// \data|a1~12_combout  = (((!\data|a1~11_combout ) # (!\data|a1~7_combout )) # (!\data|a1~5_combout )) # (!\data|a1~4_combout )

	.dataa(\data|a1~4_combout ),
	.datab(\data|a1~5_combout ),
	.datac(\data|a1~7_combout ),
	.datad(\data|a1~11_combout ),
	.cin(gnd),
	.combout(\data|a1~12_combout ),
	.cout());
// synopsys translate_off
defparam \data|a1~12 .lut_mask = 16'h7FFF;
defparam \data|a1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[3] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[3]~32_combout ),
	.sdata(\data|add1|Out[3]~2_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [3]));

cycloneii_lcell_comb \controller|Decoder1~12 (
// Equation(s):
// \controller|Decoder1~12_combout  = (\data|pc1|PC [6]) # ((\data|pc1|PC [5]) # ((\data|pc1|PC [3] & \data|pc1|PC [2])))

	.dataa(\data|pc1|PC [3]),
	.datab(\data|pc1|PC [2]),
	.datac(\data|pc1|PC [6]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\controller|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder1~12 .lut_mask = 16'hFFF8;
defparam \controller|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|WideOr6~0 (
// Equation(s):
// \controller|WideOr6~0_combout  = (!\data|pc1|PC [6] & ((\data|im|rom~3_combout  & (!\data|im|rom~1_combout  & \data|im|rom~0_combout )) # (!\data|im|rom~3_combout  & ((\data|im|rom~0_combout ) # (!\data|im|rom~1_combout )))))

	.dataa(\data|pc1|PC [6]),
	.datab(\data|im|rom~3_combout ),
	.datac(\data|im|rom~1_combout ),
	.datad(\data|im|rom~0_combout ),
	.cin(gnd),
	.combout(\controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr6~0 .lut_mask = 16'h1501;
defparam \controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Decoder1~8 (
// Equation(s):
// \controller|Decoder1~8_combout  = (!\data|pc1|PC [5] & (!\data|pc1|PC [6] & (!\data|pc1|PC [2] & \data|pc1|PC [3])))

	.dataa(\data|pc1|PC [5]),
	.datab(\data|pc1|PC [6]),
	.datac(\data|pc1|PC [2]),
	.datad(\data|pc1|PC [3]),
	.cin(gnd),
	.combout(\controller|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder1~8 .lut_mask = 16'h0100;
defparam \controller|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Decoder1~9 (
// Equation(s):
// \controller|Decoder1~9_combout  = (\data|pc1|PC [4] & \controller|Decoder1~8_combout )

	.dataa(\data|pc1|PC [4]),
	.datab(\controller|Decoder1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder1~9 .lut_mask = 16'h8888;
defparam \controller|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~28 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~28_regout ));

cycloneii_lcell_comb \data|REGF|file~1276 (
// Equation(s):
// \data|REGF|file~1276_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~92_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~28_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~92_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~28_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1276_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1276 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~124 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~124_regout ));

cycloneii_lcell_comb \data|REGF|file~1277 (
// Equation(s):
// \data|REGF|file~1277_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1276_combout  & ((\data|REGF|file~124_regout ))) # (!\data|REGF|file~1276_combout  & (\data|REGF|file~60_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1276_combout ))))

	.dataa(\data|REGF|file~60_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1276_combout ),
	.datad(\data|REGF|file~124_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1277_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1277 .lut_mask = 16'hF838;
defparam \data|REGF|file~1277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1278 (
// Equation(s):
// \data|REGF|file~1278_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1275_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1277_combout )))

	.dataa(\data|REGF|file~1275_combout ),
	.datab(\data|REGF|file~1277_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1278_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1278 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[28]~43 (
// Equation(s):
// \data|mux2|O[28]~43_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1278_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1278_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[28]~43 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux3~0 (
// Equation(s):
// \data|alu|Mux3~0_combout  = (\data|REGF|file~1127_combout  & ((\controller|ALUControl [0] & ((\data|mux2|O[28]~43_combout ) # (\controller|ALUControl [1]))) # (!\controller|ALUControl [0] & ((!\controller|ALUControl [1]) # (!\data|mux2|O[28]~43_combout 
// ))))) # (!\data|REGF|file~1127_combout  & (((\data|mux2|O[28]~43_combout  & \controller|ALUControl [1]))))

	.dataa(\controller|ALUControl [0]),
	.datab(\data|REGF|file~1127_combout ),
	.datac(\data|mux2|O[28]~43_combout ),
	.datad(\controller|ALUControl [1]),
	.cin(gnd),
	.combout(\data|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux3~0 .lut_mask = 16'hBCC4;
defparam \data|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~117 (
// Equation(s):
// \data|alu|Add1~117_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~115_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux3~0_combout )))

	.dataa(\data|alu|Add1~115_combout ),
	.datab(\data|alu|Mux3~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~117_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~117 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[28]~28 (
// Equation(s):
// \data|mux3|O[28]~28_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~117_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\data|alu|Add1~117_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[28]~28 .lut_mask = 16'hAACC;
defparam \data|mux3|O[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~92 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~92_regout ));

cycloneii_lcell_ff \data|REGF|file~60 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~60_regout ));

cycloneii_lcell_comb \data|REGF|file~1126 (
// Equation(s):
// \data|REGF|file~1126_combout  = (\data|im|rom~5_combout  & (((\data|im|rom~7_combout )))) # (!\data|im|rom~5_combout  & ((\data|im|rom~7_combout  & (\data|REGF|file~60_regout )) # (!\data|im|rom~7_combout  & ((\data|REGF|file~28_regout )))))

	.dataa(\data|im|rom~5_combout ),
	.datab(\data|REGF|file~60_regout ),
	.datac(\data|im|rom~7_combout ),
	.datad(\data|REGF|file~28_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1126_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1126 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1127 (
// Equation(s):
// \data|REGF|file~1127_combout  = (\data|im|rom~5_combout  & ((\data|REGF|file~1126_combout  & ((\data|REGF|file~124_regout ))) # (!\data|REGF|file~1126_combout  & (\data|REGF|file~92_regout )))) # (!\data|im|rom~5_combout  & (((\data|REGF|file~1126_combout 
// ))))

	.dataa(\data|REGF|file~92_regout ),
	.datab(\data|im|rom~5_combout ),
	.datac(\data|REGF|file~1126_combout ),
	.datad(\data|REGF|file~124_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1127_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1127 .lut_mask = 16'hF838;
defparam \data|REGF|file~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~93 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~93_regout ));

cycloneii_lcell_ff \data|REGF|file~29 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1301_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~29_regout ));

cycloneii_lcell_comb \data|REGF|file~1281 (
// Equation(s):
// \data|REGF|file~1281_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~93_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~29_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~93_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~29_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1281_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1281 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~125 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1302_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~125_regout ));

cycloneii_lcell_comb \data|REGF|file~1282 (
// Equation(s):
// \data|REGF|file~1282_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1281_combout  & ((\data|REGF|file~125_regout ))) # (!\data|REGF|file~1281_combout  & (\data|REGF|file~61_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1281_combout ))))

	.dataa(\data|REGF|file~61_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1281_combout ),
	.datad(\data|REGF|file~125_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1282_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1282 .lut_mask = 16'hF838;
defparam \data|REGF|file~1282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1283 (
// Equation(s):
// \data|REGF|file~1283_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1280_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1282_combout )))

	.dataa(\data|REGF|file~1280_combout ),
	.datab(\data|REGF|file~1282_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1283_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1283 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux2|O[29]~44 (
// Equation(s):
// \data|mux2|O[29]~44_combout  = (\data|mux2|O[3]~8_combout ) # ((\data|REGF|file~1283_combout  & !\controller|ALUSrc~0_combout ))

	.dataa(\data|mux2|O[3]~8_combout ),
	.datab(\data|REGF|file~1283_combout ),
	.datac(vcc),
	.datad(\controller|ALUSrc~0_combout ),
	.cin(gnd),
	.combout(\data|mux2|O[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux2|O[29]~44 .lut_mask = 16'hAAEE;
defparam \data|mux2|O[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Mux2~0 (
// Equation(s):
// \data|alu|Mux2~0_combout  = (\controller|ALUControl [1] & ((\data|REGF|file~1129_combout  & ((\controller|ALUControl [0]) # (!\data|mux2|O[29]~44_combout ))) # (!\data|REGF|file~1129_combout  & (\data|mux2|O[29]~44_combout )))) # (!\controller|ALUControl 
// [1] & (\data|REGF|file~1129_combout  & ((\data|mux2|O[29]~44_combout ) # (!\controller|ALUControl [0]))))

	.dataa(\controller|ALUControl [1]),
	.datab(\data|REGF|file~1129_combout ),
	.datac(\data|mux2|O[29]~44_combout ),
	.datad(\controller|ALUControl [0]),
	.cin(gnd),
	.combout(\data|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Mux2~0 .lut_mask = 16'hE86C;
defparam \data|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|alu|Add1~121 (
// Equation(s):
// \data|alu|Add1~121_combout  = (\controller|ALUControl [2] & (\data|alu|Add1~119_combout )) # (!\controller|ALUControl [2] & ((\data|alu|Mux2~0_combout )))

	.dataa(\data|alu|Add1~119_combout ),
	.datab(\data|alu|Mux2~0_combout ),
	.datac(vcc),
	.datad(\controller|ALUControl [2]),
	.cin(gnd),
	.combout(\data|alu|Add1~121_combout ),
	.cout());
// synopsys translate_off
defparam \data|alu|Add1~121 .lut_mask = 16'hAACC;
defparam \data|alu|Add1~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|mux3|O[29]~29 (
// Equation(s):
// \data|mux3|O[29]~29_combout  = (\controller|WideOr7~0_combout  & (\data|mem|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\controller|WideOr7~0_combout  & ((\data|alu|Add1~121_combout )))

	.dataa(\data|mem|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\data|alu|Add1~121_combout ),
	.datac(vcc),
	.datad(\controller|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\data|mux3|O[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \data|mux3|O[29]~29 .lut_mask = 16'hAACC;
defparam \data|mux3|O[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~61 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1299_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~61_regout ));

cycloneii_lcell_comb \data|REGF|file~1128 (
// Equation(s):
// \data|REGF|file~1128_combout  = (\data|im|rom~7_combout  & (((\data|im|rom~5_combout )))) # (!\data|im|rom~7_combout  & ((\data|im|rom~5_combout  & (\data|REGF|file~93_regout )) # (!\data|im|rom~5_combout  & ((\data|REGF|file~29_regout )))))

	.dataa(\data|im|rom~7_combout ),
	.datab(\data|REGF|file~93_regout ),
	.datac(\data|im|rom~5_combout ),
	.datad(\data|REGF|file~29_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1128_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1128 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1129 (
// Equation(s):
// \data|REGF|file~1129_combout  = (\data|im|rom~7_combout  & ((\data|REGF|file~1128_combout  & ((\data|REGF|file~125_regout ))) # (!\data|REGF|file~1128_combout  & (\data|REGF|file~61_regout )))) # (!\data|im|rom~7_combout  & (((\data|REGF|file~1128_combout 
// ))))

	.dataa(\data|REGF|file~61_regout ),
	.datab(\data|im|rom~7_combout ),
	.datac(\data|REGF|file~1128_combout ),
	.datad(\data|REGF|file~125_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1129_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1129 .lut_mask = 16'hF838;
defparam \data|REGF|file~1129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~288 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~288_regout ));

cycloneii_lcell_ff \data|REGF|file~256 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~256_regout ));

cycloneii_lcell_comb \data|REGF|file~1134 (
// Equation(s):
// \data|REGF|file~1134_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~288_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~256_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~288_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~256_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1134_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1134 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~352 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~352_regout ));

cycloneii_lcell_comb \data|REGF|file~1135 (
// Equation(s):
// \data|REGF|file~1135_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1134_combout  & ((\data|REGF|file~352_regout ))) # (!\data|REGF|file~1134_combout  & (\data|REGF|file~320_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1134_combout ))))

	.dataa(\data|REGF|file~320_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1134_combout ),
	.datad(\data|REGF|file~352_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1135_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1135 .lut_mask = 16'hF838;
defparam \data|REGF|file~1135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1138 (
// Equation(s):
// \data|REGF|file~1138_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1135_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1137_combout )))

	.dataa(\data|REGF|file~1135_combout ),
	.datab(\data|REGF|file~1137_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1138_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1138 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~289 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~289_regout ));

cycloneii_lcell_ff \data|REGF|file~257 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~257_regout ));

cycloneii_lcell_comb \data|REGF|file~1139 (
// Equation(s):
// \data|REGF|file~1139_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~289_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~257_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~289_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~257_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1139_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1139 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~353 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~353_regout ));

cycloneii_lcell_comb \data|REGF|file~1140 (
// Equation(s):
// \data|REGF|file~1140_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1139_combout  & ((\data|REGF|file~353_regout ))) # (!\data|REGF|file~1139_combout  & (\data|REGF|file~321_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1139_combout ))))

	.dataa(\data|REGF|file~321_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1139_combout ),
	.datad(\data|REGF|file~353_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1140_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1140 .lut_mask = 16'hF838;
defparam \data|REGF|file~1140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1143 (
// Equation(s):
// \data|REGF|file~1143_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1140_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1142_combout )))

	.dataa(\data|REGF|file~1140_combout ),
	.datab(\data|REGF|file~1142_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1143_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1143 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~290 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~290_regout ));

cycloneii_lcell_ff \data|REGF|file~258 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~258_regout ));

cycloneii_lcell_comb \data|REGF|file~1144 (
// Equation(s):
// \data|REGF|file~1144_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~290_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~258_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~290_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~258_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1144_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1144 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~354 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~354_regout ));

cycloneii_lcell_comb \data|REGF|file~1145 (
// Equation(s):
// \data|REGF|file~1145_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1144_combout  & ((\data|REGF|file~354_regout ))) # (!\data|REGF|file~1144_combout  & (\data|REGF|file~322_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1144_combout ))))

	.dataa(\data|REGF|file~322_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1144_combout ),
	.datad(\data|REGF|file~354_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1145_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1145 .lut_mask = 16'hF838;
defparam \data|REGF|file~1145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~66 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~66_regout ));

cycloneii_lcell_comb \data|REGF|file~1146 (
// Equation(s):
// \data|REGF|file~1146_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~66_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~2_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~66_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~2_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1146_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1146 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1147 (
// Equation(s):
// \data|REGF|file~1147_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1146_combout  & ((\data|REGF|file~98_regout ))) # (!\data|REGF|file~1146_combout  & (\data|REGF|file~34_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1146_combout ))))

	.dataa(\data|REGF|file~34_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1146_combout ),
	.datad(\data|REGF|file~98_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1147_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1147 .lut_mask = 16'hF838;
defparam \data|REGF|file~1147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1148 (
// Equation(s):
// \data|REGF|file~1148_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1145_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1147_combout )))

	.dataa(\data|REGF|file~1145_combout ),
	.datab(\data|REGF|file~1147_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1148_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1148 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~291 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~291_regout ));

cycloneii_lcell_ff \data|REGF|file~259 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~259_regout ));

cycloneii_lcell_comb \data|REGF|file~1149 (
// Equation(s):
// \data|REGF|file~1149_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~291_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~259_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~291_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~259_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1149_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1149 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~355 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~355_regout ));

cycloneii_lcell_comb \data|REGF|file~1150 (
// Equation(s):
// \data|REGF|file~1150_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1149_combout  & ((\data|REGF|file~355_regout ))) # (!\data|REGF|file~1149_combout  & (\data|REGF|file~323_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1149_combout ))))

	.dataa(\data|REGF|file~323_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1149_combout ),
	.datad(\data|REGF|file~355_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1150_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1150 .lut_mask = 16'hF838;
defparam \data|REGF|file~1150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1151 (
// Equation(s):
// \data|REGF|file~1151_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~67_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~3_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~67_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~3_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1151_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1151 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1152 (
// Equation(s):
// \data|REGF|file~1152_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1151_combout  & ((\data|REGF|file~99_regout ))) # (!\data|REGF|file~1151_combout  & (\data|REGF|file~35_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1151_combout ))))

	.dataa(\data|REGF|file~35_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1151_combout ),
	.datad(\data|REGF|file~99_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1152_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1152 .lut_mask = 16'hF838;
defparam \data|REGF|file~1152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1153 (
// Equation(s):
// \data|REGF|file~1153_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1150_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1152_combout )))

	.dataa(\data|REGF|file~1150_combout ),
	.datab(\data|REGF|file~1152_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1153_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1153 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~292 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~292_regout ));

cycloneii_lcell_ff \data|REGF|file~260 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~260_regout ));

cycloneii_lcell_comb \data|REGF|file~1154 (
// Equation(s):
// \data|REGF|file~1154_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~292_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~260_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~292_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~260_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1154_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1154 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~356 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~356_regout ));

cycloneii_lcell_comb \data|REGF|file~1155 (
// Equation(s):
// \data|REGF|file~1155_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1154_combout  & ((\data|REGF|file~356_regout ))) # (!\data|REGF|file~1154_combout  & (\data|REGF|file~324_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1154_combout ))))

	.dataa(\data|REGF|file~324_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1154_combout ),
	.datad(\data|REGF|file~356_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1155_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1155 .lut_mask = 16'hF838;
defparam \data|REGF|file~1155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1158 (
// Equation(s):
// \data|REGF|file~1158_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1155_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1157_combout )))

	.dataa(\data|REGF|file~1155_combout ),
	.datab(\data|REGF|file~1157_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1158_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1158 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~293 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~293_regout ));

cycloneii_lcell_ff \data|REGF|file~261 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~261_regout ));

cycloneii_lcell_comb \data|REGF|file~1159 (
// Equation(s):
// \data|REGF|file~1159_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~293_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~261_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~293_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~261_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1159_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1159 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~357 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~357_regout ));

cycloneii_lcell_comb \data|REGF|file~1160 (
// Equation(s):
// \data|REGF|file~1160_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1159_combout  & ((\data|REGF|file~357_regout ))) # (!\data|REGF|file~1159_combout  & (\data|REGF|file~325_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1159_combout ))))

	.dataa(\data|REGF|file~325_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1159_combout ),
	.datad(\data|REGF|file~357_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1160_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1160 .lut_mask = 16'hF838;
defparam \data|REGF|file~1160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1161 (
// Equation(s):
// \data|REGF|file~1161_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~69_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~5_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~69_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~5_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1161_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1161 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1162 (
// Equation(s):
// \data|REGF|file~1162_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1161_combout  & ((\data|REGF|file~101_regout ))) # (!\data|REGF|file~1161_combout  & (\data|REGF|file~37_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1161_combout ))))

	.dataa(\data|REGF|file~37_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1161_combout ),
	.datad(\data|REGF|file~101_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1162_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1162 .lut_mask = 16'hF838;
defparam \data|REGF|file~1162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1163 (
// Equation(s):
// \data|REGF|file~1163_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1160_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1162_combout )))

	.dataa(\data|REGF|file~1160_combout ),
	.datab(\data|REGF|file~1162_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1163_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1163 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~294 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~294_regout ));

cycloneii_lcell_ff \data|REGF|file~262 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~262_regout ));

cycloneii_lcell_comb \data|REGF|file~1164 (
// Equation(s):
// \data|REGF|file~1164_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~294_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~262_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~294_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~262_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1164_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1164 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~358 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~358_regout ));

cycloneii_lcell_comb \data|REGF|file~1165 (
// Equation(s):
// \data|REGF|file~1165_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1164_combout  & ((\data|REGF|file~358_regout ))) # (!\data|REGF|file~1164_combout  & (\data|REGF|file~326_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1164_combout ))))

	.dataa(\data|REGF|file~326_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1164_combout ),
	.datad(\data|REGF|file~358_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1165_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1165 .lut_mask = 16'hF838;
defparam \data|REGF|file~1165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1168 (
// Equation(s):
// \data|REGF|file~1168_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1165_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1167_combout )))

	.dataa(\data|REGF|file~1165_combout ),
	.datab(\data|REGF|file~1167_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1168_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1168 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~295 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~295_regout ));

cycloneii_lcell_ff \data|REGF|file~263 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~263_regout ));

cycloneii_lcell_comb \data|REGF|file~1169 (
// Equation(s):
// \data|REGF|file~1169_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~295_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~263_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~295_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~263_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1169_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1169 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~359 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~359_regout ));

cycloneii_lcell_comb \data|REGF|file~1170 (
// Equation(s):
// \data|REGF|file~1170_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1169_combout  & ((\data|REGF|file~359_regout ))) # (!\data|REGF|file~1169_combout  & (\data|REGF|file~327_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1169_combout ))))

	.dataa(\data|REGF|file~327_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1169_combout ),
	.datad(\data|REGF|file~359_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1170_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1170 .lut_mask = 16'hF838;
defparam \data|REGF|file~1170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1173 (
// Equation(s):
// \data|REGF|file~1173_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1170_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1172_combout )))

	.dataa(\data|REGF|file~1170_combout ),
	.datab(\data|REGF|file~1172_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1173_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1173 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~296 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~296_regout ));

cycloneii_lcell_ff \data|REGF|file~264 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~264_regout ));

cycloneii_lcell_comb \data|REGF|file~1174 (
// Equation(s):
// \data|REGF|file~1174_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~296_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~264_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~296_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~264_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1174_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1174 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~360 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~360_regout ));

cycloneii_lcell_comb \data|REGF|file~1175 (
// Equation(s):
// \data|REGF|file~1175_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1174_combout  & ((\data|REGF|file~360_regout ))) # (!\data|REGF|file~1174_combout  & (\data|REGF|file~328_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1174_combout ))))

	.dataa(\data|REGF|file~328_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1174_combout ),
	.datad(\data|REGF|file~360_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1175_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1175 .lut_mask = 16'hF838;
defparam \data|REGF|file~1175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~72 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~72_regout ));

cycloneii_lcell_comb \data|REGF|file~1176 (
// Equation(s):
// \data|REGF|file~1176_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~72_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~8_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~72_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~8_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1176_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1176 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1177 (
// Equation(s):
// \data|REGF|file~1177_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1176_combout  & ((\data|REGF|file~104_regout ))) # (!\data|REGF|file~1176_combout  & (\data|REGF|file~40_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1176_combout ))))

	.dataa(\data|REGF|file~40_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1176_combout ),
	.datad(\data|REGF|file~104_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1177_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1177 .lut_mask = 16'hF838;
defparam \data|REGF|file~1177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1178 (
// Equation(s):
// \data|REGF|file~1178_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1175_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1177_combout )))

	.dataa(\data|REGF|file~1175_combout ),
	.datab(\data|REGF|file~1177_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1178_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1178 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1183 (
// Equation(s):
// \data|REGF|file~1183_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1180_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1182_combout )))

	.dataa(\data|REGF|file~1180_combout ),
	.datab(\data|REGF|file~1182_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1183_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1183 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~298 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~298_regout ));

cycloneii_lcell_ff \data|REGF|file~266 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~266_regout ));

cycloneii_lcell_comb \data|REGF|file~1184 (
// Equation(s):
// \data|REGF|file~1184_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~298_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~266_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~298_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~266_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1184_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1184 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~362 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~362_regout ));

cycloneii_lcell_comb \data|REGF|file~1185 (
// Equation(s):
// \data|REGF|file~1185_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1184_combout  & ((\data|REGF|file~362_regout ))) # (!\data|REGF|file~1184_combout  & (\data|REGF|file~330_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1184_combout ))))

	.dataa(\data|REGF|file~330_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1184_combout ),
	.datad(\data|REGF|file~362_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1185_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1185 .lut_mask = 16'hF838;
defparam \data|REGF|file~1185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1188 (
// Equation(s):
// \data|REGF|file~1188_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1185_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1187_combout )))

	.dataa(\data|REGF|file~1185_combout ),
	.datab(\data|REGF|file~1187_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1188_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1188 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1193 (
// Equation(s):
// \data|REGF|file~1193_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1190_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1192_combout )))

	.dataa(\data|REGF|file~1190_combout ),
	.datab(\data|REGF|file~1192_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1193_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1193 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~300 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1303_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~300_regout ));

cycloneii_lcell_ff \data|REGF|file~268 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1296_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~268_regout ));

cycloneii_lcell_comb \data|REGF|file~1194 (
// Equation(s):
// \data|REGF|file~1194_combout  = (\data|im|rom~9_combout  & (((\data|im|rom~11_combout )))) # (!\data|im|rom~9_combout  & ((\data|im|rom~11_combout  & (\data|REGF|file~300_regout )) # (!\data|im|rom~11_combout  & ((\data|REGF|file~268_regout )))))

	.dataa(\data|im|rom~9_combout ),
	.datab(\data|REGF|file~300_regout ),
	.datac(\data|im|rom~11_combout ),
	.datad(\data|REGF|file~268_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1194_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1194 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~364 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1297_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~364_regout ));

cycloneii_lcell_comb \data|REGF|file~1195 (
// Equation(s):
// \data|REGF|file~1195_combout  = (\data|im|rom~9_combout  & ((\data|REGF|file~1194_combout  & ((\data|REGF|file~364_regout ))) # (!\data|REGF|file~1194_combout  & (\data|REGF|file~332_regout )))) # (!\data|im|rom~9_combout  & 
// (((\data|REGF|file~1194_combout ))))

	.dataa(\data|REGF|file~332_regout ),
	.datab(\data|im|rom~9_combout ),
	.datac(\data|REGF|file~1194_combout ),
	.datad(\data|REGF|file~364_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1195_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1195 .lut_mask = 16'hF838;
defparam \data|REGF|file~1195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \data|REGF|file~76 (
	.clk(\Clk~combout ),
	.datain(\data|mux3|O[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|REGF|file~1300_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|REGF|file~76_regout ));

cycloneii_lcell_comb \data|REGF|file~1196 (
// Equation(s):
// \data|REGF|file~1196_combout  = (\data|im|rom~11_combout  & (((\data|im|rom~9_combout )))) # (!\data|im|rom~11_combout  & ((\data|im|rom~9_combout  & (\data|REGF|file~76_regout )) # (!\data|im|rom~9_combout  & ((\data|REGF|file~12_regout )))))

	.dataa(\data|im|rom~11_combout ),
	.datab(\data|REGF|file~76_regout ),
	.datac(\data|im|rom~9_combout ),
	.datad(\data|REGF|file~12_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1196_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1196 .lut_mask = 16'hE5E0;
defparam \data|REGF|file~1196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1197 (
// Equation(s):
// \data|REGF|file~1197_combout  = (\data|im|rom~11_combout  & ((\data|REGF|file~1196_combout  & ((\data|REGF|file~108_regout ))) # (!\data|REGF|file~1196_combout  & (\data|REGF|file~44_regout )))) # (!\data|im|rom~11_combout  & 
// (((\data|REGF|file~1196_combout ))))

	.dataa(\data|REGF|file~44_regout ),
	.datab(\data|im|rom~11_combout ),
	.datac(\data|REGF|file~1196_combout ),
	.datad(\data|REGF|file~108_regout ),
	.cin(gnd),
	.combout(\data|REGF|file~1197_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1197 .lut_mask = 16'hF838;
defparam \data|REGF|file~1197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|REGF|file~1198 (
// Equation(s):
// \data|REGF|file~1198_combout  = (\data|im|rom~12_combout  & (\data|REGF|file~1195_combout )) # (!\data|im|rom~12_combout  & ((\data|REGF|file~1197_combout )))

	.dataa(\data|REGF|file~1195_combout ),
	.datab(\data|REGF|file~1197_combout ),
	.datac(vcc),
	.datad(\data|im|rom~12_combout ),
	.cin(gnd),
	.combout(\data|REGF|file~1198_combout ),
	.cout());
// synopsys translate_off
defparam \data|REGF|file~1198 .lut_mask = 16'hAACC;
defparam \data|REGF|file~1198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~14 (
// Equation(s):
// \data|im|rom~14_combout  = (!\data|pc1|PC [3] & (!\data|pc1|PC [5] & (\data|pc1|PC [2] $ (\data|pc1|PC [4]))))

	.dataa(\data|pc1|PC [2]),
	.datab(\data|pc1|PC [3]),
	.datac(\data|pc1|PC [4]),
	.datad(\data|pc1|PC [5]),
	.cin(gnd),
	.combout(\data|im|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~14 .lut_mask = 16'h0012;
defparam \data|im|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~17 (
// Equation(s):
// \data|im|rom~17_combout  = (\data|im|rom~14_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~17 .lut_mask = 16'h00AA;
defparam \data|im|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~19 (
// Equation(s):
// \data|im|rom~19_combout  = (\data|im|rom~0_combout  & !\data|pc1|PC [6])

	.dataa(\data|im|rom~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\data|pc1|PC [6]),
	.cin(gnd),
	.combout(\data|im|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~19 .lut_mask = 16'h00AA;
defparam \data|im|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \data|im|rom~20 (
// Equation(s):
// \data|im|rom~20_combout  = (!\data|pc1|PC [6] & !\data|im|rom~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\data|pc1|PC [6]),
	.datad(\data|im|rom~1_combout ),
	.cin(gnd),
	.combout(\data|im|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \data|im|rom~20 .lut_mask = 16'h000F;
defparam \data|im|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Decoder1~10 (
// Equation(s):
// \controller|Decoder1~10_combout  = (!\data|pc1|PC [5] & (!\data|pc1|PC [6] & (!\data|pc1|PC [2] & !\data|pc1|PC [3])))

	.dataa(\data|pc1|PC [5]),
	.datab(\data|pc1|PC [6]),
	.datac(\data|pc1|PC [2]),
	.datad(\data|pc1|PC [3]),
	.cin(gnd),
	.combout(\controller|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder1~10 .lut_mask = 16'h0001;
defparam \controller|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controller|Decoder1~11 (
// Equation(s):
// \controller|Decoder1~11_combout  = (\data|pc1|PC [4] & \controller|Decoder1~10_combout )

	.dataa(\data|pc1|PC [4]),
	.datab(\controller|Decoder1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder1~11 .lut_mask = 16'h8888;
defparam \controller|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1138_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1143_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1148_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1153_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1158_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1163_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1168_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1173_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1178_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1183_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1188_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1193_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1198_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1203_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1208_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1213_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1218_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1223_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1228_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1233_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1238_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1243_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1248_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1253_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1258_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1263_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1268_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1273_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1278_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1283_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1288_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \data|mem|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\controller|WideOr6~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~combout ),
	.clk1(!\Clk~combout ),
	.ena0(\controller|WideOr6~0_combout ),
	.ena1(\controller|Decoder1~9_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data|REGF|file~1293_combout }),
	.portaaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\data|alu|Add1~21_combout ,\data|alu|Add1~17_combout ,\data|alu|Add1~13_combout ,\data|alu|Add1~9_combout ,\data|alu|Add1~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data|mem|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "DataPath:data|DMem:mem|altsyncram:mem_rtl_0|altsyncram_ikd1:auto_generated|ALTSYNCRAM";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_byte_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clear = "none";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \data|mem|mem_rtl_0|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \data|add1|Out[7]~10 (
// Equation(s):
// \data|add1|Out[7]~10_combout  = (\data|pc1|PC [7] & (!\data|add1|Out[6]~9 )) # (!\data|pc1|PC [7] & ((\data|add1|Out[6]~9 ) # (GND)))
// \data|add1|Out[7]~11  = CARRY((!\data|add1|Out[6]~9 ) # (!\data|pc1|PC [7]))

	.dataa(\data|pc1|PC [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[6]~9 ),
	.combout(\data|add1|Out[7]~10_combout ),
	.cout(\data|add1|Out[7]~11 ));
// synopsys translate_off
defparam \data|add1|Out[7]~10 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[7]~40 (
// Equation(s):
// \data|pc1|PC[7]~40_combout  = (\data|im|rom~18_combout  & ((\data|add1|Out[7]~10_combout  & (\data|pc1|PC[6]~39  & VCC)) # (!\data|add1|Out[7]~10_combout  & (!\data|pc1|PC[6]~39 )))) # (!\data|im|rom~18_combout  & ((\data|add1|Out[7]~10_combout  & 
// (!\data|pc1|PC[6]~39 )) # (!\data|add1|Out[7]~10_combout  & ((\data|pc1|PC[6]~39 ) # (GND)))))
// \data|pc1|PC[7]~41  = CARRY((\data|im|rom~18_combout  & (!\data|add1|Out[7]~10_combout  & !\data|pc1|PC[6]~39 )) # (!\data|im|rom~18_combout  & ((!\data|pc1|PC[6]~39 ) # (!\data|add1|Out[7]~10_combout ))))

	.dataa(\data|im|rom~18_combout ),
	.datab(\data|add1|Out[7]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[6]~39 ),
	.combout(\data|pc1|PC[7]~40_combout ),
	.cout(\data|pc1|PC[7]~41 ));
// synopsys translate_off
defparam \data|pc1|PC[7]~40 .lut_mask = 16'h9617;
defparam \data|pc1|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[7] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[7]~40_combout ),
	.sdata(\data|add1|Out[7]~10_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [7]));

cycloneii_lcell_comb \data|add1|Out[8]~12 (
// Equation(s):
// \data|add1|Out[8]~12_combout  = (\data|pc1|PC [8] & (\data|add1|Out[7]~11  $ (GND))) # (!\data|pc1|PC [8] & (!\data|add1|Out[7]~11  & VCC))
// \data|add1|Out[8]~13  = CARRY((\data|pc1|PC [8] & !\data|add1|Out[7]~11 ))

	.dataa(\data|pc1|PC [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[7]~11 ),
	.combout(\data|add1|Out[8]~12_combout ),
	.cout(\data|add1|Out[8]~13 ));
// synopsys translate_off
defparam \data|add1|Out[8]~12 .lut_mask = 16'hA50A;
defparam \data|add1|Out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[8]~42 (
// Equation(s):
// \data|pc1|PC[8]~42_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[8]~12_combout  $ (\data|pc1|PC[7]~41 )))) # (GND)
// \data|pc1|PC[8]~43  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[8]~12_combout  & !\data|pc1|PC[7]~41 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[8]~12_combout ) # (!\data|pc1|PC[7]~41 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[8]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[7]~41 ),
	.combout(\data|pc1|PC[8]~42_combout ),
	.cout(\data|pc1|PC[8]~43 ));
// synopsys translate_off
defparam \data|pc1|PC[8]~42 .lut_mask = 16'h964D;
defparam \data|pc1|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[8] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[8]~42_combout ),
	.sdata(\data|add1|Out[8]~12_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [8]));

cycloneii_lcell_comb \data|add1|Out[9]~14 (
// Equation(s):
// \data|add1|Out[9]~14_combout  = (\data|pc1|PC [9] & (!\data|add1|Out[8]~13 )) # (!\data|pc1|PC [9] & ((\data|add1|Out[8]~13 ) # (GND)))
// \data|add1|Out[9]~15  = CARRY((!\data|add1|Out[8]~13 ) # (!\data|pc1|PC [9]))

	.dataa(\data|pc1|PC [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[8]~13 ),
	.combout(\data|add1|Out[9]~14_combout ),
	.cout(\data|add1|Out[9]~15 ));
// synopsys translate_off
defparam \data|add1|Out[9]~14 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[9]~44 (
// Equation(s):
// \data|pc1|PC[9]~44_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[9]~14_combout  & (!\data|pc1|PC[8]~43 )) # (!\data|add1|Out[9]~14_combout  & ((\data|pc1|PC[8]~43 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[9]~14_combout  & 
// (\data|pc1|PC[8]~43  & VCC)) # (!\data|add1|Out[9]~14_combout  & (!\data|pc1|PC[8]~43 ))))
// \data|pc1|PC[9]~45  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[8]~43 ) # (!\data|add1|Out[9]~14_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[9]~14_combout  & !\data|pc1|PC[8]~43 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[9]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[8]~43 ),
	.combout(\data|pc1|PC[9]~44_combout ),
	.cout(\data|pc1|PC[9]~45 ));
// synopsys translate_off
defparam \data|pc1|PC[9]~44 .lut_mask = 16'h692B;
defparam \data|pc1|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[9] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[9]~44_combout ),
	.sdata(\data|add1|Out[9]~14_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [9]));

cycloneii_lcell_comb \data|add1|Out[10]~16 (
// Equation(s):
// \data|add1|Out[10]~16_combout  = (\data|pc1|PC [10] & (\data|add1|Out[9]~15  $ (GND))) # (!\data|pc1|PC [10] & (!\data|add1|Out[9]~15  & VCC))
// \data|add1|Out[10]~17  = CARRY((\data|pc1|PC [10] & !\data|add1|Out[9]~15 ))

	.dataa(\data|pc1|PC [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[9]~15 ),
	.combout(\data|add1|Out[10]~16_combout ),
	.cout(\data|add1|Out[10]~17 ));
// synopsys translate_off
defparam \data|add1|Out[10]~16 .lut_mask = 16'hA50A;
defparam \data|add1|Out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[10]~46 (
// Equation(s):
// \data|pc1|PC[10]~46_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[10]~16_combout  $ (\data|pc1|PC[9]~45 )))) # (GND)
// \data|pc1|PC[10]~47  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[10]~16_combout  & !\data|pc1|PC[9]~45 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[10]~16_combout ) # (!\data|pc1|PC[9]~45 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[10]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[9]~45 ),
	.combout(\data|pc1|PC[10]~46_combout ),
	.cout(\data|pc1|PC[10]~47 ));
// synopsys translate_off
defparam \data|pc1|PC[10]~46 .lut_mask = 16'h964D;
defparam \data|pc1|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[10] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[10]~46_combout ),
	.sdata(\data|add1|Out[10]~16_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [10]));

cycloneii_lcell_comb \data|add1|Out[11]~18 (
// Equation(s):
// \data|add1|Out[11]~18_combout  = (\data|pc1|PC [11] & (!\data|add1|Out[10]~17 )) # (!\data|pc1|PC [11] & ((\data|add1|Out[10]~17 ) # (GND)))
// \data|add1|Out[11]~19  = CARRY((!\data|add1|Out[10]~17 ) # (!\data|pc1|PC [11]))

	.dataa(\data|pc1|PC [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[10]~17 ),
	.combout(\data|add1|Out[11]~18_combout ),
	.cout(\data|add1|Out[11]~19 ));
// synopsys translate_off
defparam \data|add1|Out[11]~18 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[11]~48 (
// Equation(s):
// \data|pc1|PC[11]~48_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[11]~18_combout  & (!\data|pc1|PC[10]~47 )) # (!\data|add1|Out[11]~18_combout  & ((\data|pc1|PC[10]~47 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[11]~18_combout  & 
// (\data|pc1|PC[10]~47  & VCC)) # (!\data|add1|Out[11]~18_combout  & (!\data|pc1|PC[10]~47 ))))
// \data|pc1|PC[11]~49  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[10]~47 ) # (!\data|add1|Out[11]~18_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[11]~18_combout  & !\data|pc1|PC[10]~47 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[11]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[10]~47 ),
	.combout(\data|pc1|PC[11]~48_combout ),
	.cout(\data|pc1|PC[11]~49 ));
// synopsys translate_off
defparam \data|pc1|PC[11]~48 .lut_mask = 16'h692B;
defparam \data|pc1|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[11] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[11]~48_combout ),
	.sdata(\data|add1|Out[11]~18_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [11]));

cycloneii_lcell_comb \data|add1|Out[12]~20 (
// Equation(s):
// \data|add1|Out[12]~20_combout  = (\data|pc1|PC [12] & (\data|add1|Out[11]~19  $ (GND))) # (!\data|pc1|PC [12] & (!\data|add1|Out[11]~19  & VCC))
// \data|add1|Out[12]~21  = CARRY((\data|pc1|PC [12] & !\data|add1|Out[11]~19 ))

	.dataa(\data|pc1|PC [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[11]~19 ),
	.combout(\data|add1|Out[12]~20_combout ),
	.cout(\data|add1|Out[12]~21 ));
// synopsys translate_off
defparam \data|add1|Out[12]~20 .lut_mask = 16'hA50A;
defparam \data|add1|Out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[12]~50 (
// Equation(s):
// \data|pc1|PC[12]~50_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[12]~20_combout  $ (\data|pc1|PC[11]~49 )))) # (GND)
// \data|pc1|PC[12]~51  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[12]~20_combout  & !\data|pc1|PC[11]~49 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[12]~20_combout ) # (!\data|pc1|PC[11]~49 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[12]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[11]~49 ),
	.combout(\data|pc1|PC[12]~50_combout ),
	.cout(\data|pc1|PC[12]~51 ));
// synopsys translate_off
defparam \data|pc1|PC[12]~50 .lut_mask = 16'h964D;
defparam \data|pc1|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[12] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[12]~50_combout ),
	.sdata(\data|add1|Out[12]~20_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [12]));

cycloneii_lcell_comb \data|add1|Out[13]~22 (
// Equation(s):
// \data|add1|Out[13]~22_combout  = (\data|pc1|PC [13] & (!\data|add1|Out[12]~21 )) # (!\data|pc1|PC [13] & ((\data|add1|Out[12]~21 ) # (GND)))
// \data|add1|Out[13]~23  = CARRY((!\data|add1|Out[12]~21 ) # (!\data|pc1|PC [13]))

	.dataa(\data|pc1|PC [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[12]~21 ),
	.combout(\data|add1|Out[13]~22_combout ),
	.cout(\data|add1|Out[13]~23 ));
// synopsys translate_off
defparam \data|add1|Out[13]~22 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[13]~52 (
// Equation(s):
// \data|pc1|PC[13]~52_combout  = (\data|im|rom~18_combout  & ((\data|add1|Out[13]~22_combout  & (\data|pc1|PC[12]~51  & VCC)) # (!\data|add1|Out[13]~22_combout  & (!\data|pc1|PC[12]~51 )))) # (!\data|im|rom~18_combout  & ((\data|add1|Out[13]~22_combout  & 
// (!\data|pc1|PC[12]~51 )) # (!\data|add1|Out[13]~22_combout  & ((\data|pc1|PC[12]~51 ) # (GND)))))
// \data|pc1|PC[13]~53  = CARRY((\data|im|rom~18_combout  & (!\data|add1|Out[13]~22_combout  & !\data|pc1|PC[12]~51 )) # (!\data|im|rom~18_combout  & ((!\data|pc1|PC[12]~51 ) # (!\data|add1|Out[13]~22_combout ))))

	.dataa(\data|im|rom~18_combout ),
	.datab(\data|add1|Out[13]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[12]~51 ),
	.combout(\data|pc1|PC[13]~52_combout ),
	.cout(\data|pc1|PC[13]~53 ));
// synopsys translate_off
defparam \data|pc1|PC[13]~52 .lut_mask = 16'h9617;
defparam \data|pc1|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[13] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[13]~52_combout ),
	.sdata(\data|add1|Out[13]~22_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [13]));

cycloneii_lcell_comb \data|add1|Out[14]~24 (
// Equation(s):
// \data|add1|Out[14]~24_combout  = (\data|pc1|PC [14] & (\data|add1|Out[13]~23  $ (GND))) # (!\data|pc1|PC [14] & (!\data|add1|Out[13]~23  & VCC))
// \data|add1|Out[14]~25  = CARRY((\data|pc1|PC [14] & !\data|add1|Out[13]~23 ))

	.dataa(\data|pc1|PC [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[13]~23 ),
	.combout(\data|add1|Out[14]~24_combout ),
	.cout(\data|add1|Out[14]~25 ));
// synopsys translate_off
defparam \data|add1|Out[14]~24 .lut_mask = 16'hA50A;
defparam \data|add1|Out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[14]~54 (
// Equation(s):
// \data|pc1|PC[14]~54_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[14]~24_combout  $ (\data|pc1|PC[13]~53 )))) # (GND)
// \data|pc1|PC[14]~55  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[14]~24_combout  & !\data|pc1|PC[13]~53 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[14]~24_combout ) # (!\data|pc1|PC[13]~53 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[14]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[13]~53 ),
	.combout(\data|pc1|PC[14]~54_combout ),
	.cout(\data|pc1|PC[14]~55 ));
// synopsys translate_off
defparam \data|pc1|PC[14]~54 .lut_mask = 16'h964D;
defparam \data|pc1|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[14] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[14]~54_combout ),
	.sdata(\data|add1|Out[14]~24_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [14]));

cycloneii_lcell_comb \data|add1|Out[15]~26 (
// Equation(s):
// \data|add1|Out[15]~26_combout  = (\data|pc1|PC [15] & (!\data|add1|Out[14]~25 )) # (!\data|pc1|PC [15] & ((\data|add1|Out[14]~25 ) # (GND)))
// \data|add1|Out[15]~27  = CARRY((!\data|add1|Out[14]~25 ) # (!\data|pc1|PC [15]))

	.dataa(\data|pc1|PC [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[14]~25 ),
	.combout(\data|add1|Out[15]~26_combout ),
	.cout(\data|add1|Out[15]~27 ));
// synopsys translate_off
defparam \data|add1|Out[15]~26 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[15]~56 (
// Equation(s):
// \data|pc1|PC[15]~56_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[15]~26_combout  & (!\data|pc1|PC[14]~55 )) # (!\data|add1|Out[15]~26_combout  & ((\data|pc1|PC[14]~55 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[15]~26_combout  & 
// (\data|pc1|PC[14]~55  & VCC)) # (!\data|add1|Out[15]~26_combout  & (!\data|pc1|PC[14]~55 ))))
// \data|pc1|PC[15]~57  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[14]~55 ) # (!\data|add1|Out[15]~26_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[15]~26_combout  & !\data|pc1|PC[14]~55 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[15]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[14]~55 ),
	.combout(\data|pc1|PC[15]~56_combout ),
	.cout(\data|pc1|PC[15]~57 ));
// synopsys translate_off
defparam \data|pc1|PC[15]~56 .lut_mask = 16'h692B;
defparam \data|pc1|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[15] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[15]~56_combout ),
	.sdata(\data|add1|Out[15]~26_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [15]));

cycloneii_lcell_comb \data|add1|Out[16]~28 (
// Equation(s):
// \data|add1|Out[16]~28_combout  = (\data|pc1|PC [16] & (\data|add1|Out[15]~27  $ (GND))) # (!\data|pc1|PC [16] & (!\data|add1|Out[15]~27  & VCC))
// \data|add1|Out[16]~29  = CARRY((\data|pc1|PC [16] & !\data|add1|Out[15]~27 ))

	.dataa(\data|pc1|PC [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[15]~27 ),
	.combout(\data|add1|Out[16]~28_combout ),
	.cout(\data|add1|Out[16]~29 ));
// synopsys translate_off
defparam \data|add1|Out[16]~28 .lut_mask = 16'hA50A;
defparam \data|add1|Out[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[16]~58 (
// Equation(s):
// \data|pc1|PC[16]~58_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[16]~28_combout  $ (\data|pc1|PC[15]~57 )))) # (GND)
// \data|pc1|PC[16]~59  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[16]~28_combout  & !\data|pc1|PC[15]~57 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[16]~28_combout ) # (!\data|pc1|PC[15]~57 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[16]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[15]~57 ),
	.combout(\data|pc1|PC[16]~58_combout ),
	.cout(\data|pc1|PC[16]~59 ));
// synopsys translate_off
defparam \data|pc1|PC[16]~58 .lut_mask = 16'h964D;
defparam \data|pc1|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[16] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[16]~58_combout ),
	.sdata(\data|add1|Out[16]~28_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [16]));

cycloneii_lcell_comb \data|add1|Out[17]~30 (
// Equation(s):
// \data|add1|Out[17]~30_combout  = (\data|pc1|PC [17] & (!\data|add1|Out[16]~29 )) # (!\data|pc1|PC [17] & ((\data|add1|Out[16]~29 ) # (GND)))
// \data|add1|Out[17]~31  = CARRY((!\data|add1|Out[16]~29 ) # (!\data|pc1|PC [17]))

	.dataa(\data|pc1|PC [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[16]~29 ),
	.combout(\data|add1|Out[17]~30_combout ),
	.cout(\data|add1|Out[17]~31 ));
// synopsys translate_off
defparam \data|add1|Out[17]~30 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[17]~60 (
// Equation(s):
// \data|pc1|PC[17]~60_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[17]~30_combout  & (!\data|pc1|PC[16]~59 )) # (!\data|add1|Out[17]~30_combout  & ((\data|pc1|PC[16]~59 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[17]~30_combout  & 
// (\data|pc1|PC[16]~59  & VCC)) # (!\data|add1|Out[17]~30_combout  & (!\data|pc1|PC[16]~59 ))))
// \data|pc1|PC[17]~61  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[16]~59 ) # (!\data|add1|Out[17]~30_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[17]~30_combout  & !\data|pc1|PC[16]~59 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[17]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[16]~59 ),
	.combout(\data|pc1|PC[17]~60_combout ),
	.cout(\data|pc1|PC[17]~61 ));
// synopsys translate_off
defparam \data|pc1|PC[17]~60 .lut_mask = 16'h692B;
defparam \data|pc1|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[17] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[17]~60_combout ),
	.sdata(\data|add1|Out[17]~30_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [17]));

cycloneii_lcell_comb \data|add1|Out[18]~32 (
// Equation(s):
// \data|add1|Out[18]~32_combout  = (\data|pc1|PC [18] & (\data|add1|Out[17]~31  $ (GND))) # (!\data|pc1|PC [18] & (!\data|add1|Out[17]~31  & VCC))
// \data|add1|Out[18]~33  = CARRY((\data|pc1|PC [18] & !\data|add1|Out[17]~31 ))

	.dataa(\data|pc1|PC [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[17]~31 ),
	.combout(\data|add1|Out[18]~32_combout ),
	.cout(\data|add1|Out[18]~33 ));
// synopsys translate_off
defparam \data|add1|Out[18]~32 .lut_mask = 16'hA50A;
defparam \data|add1|Out[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[18]~62 (
// Equation(s):
// \data|pc1|PC[18]~62_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[18]~32_combout  $ (\data|pc1|PC[17]~61 )))) # (GND)
// \data|pc1|PC[18]~63  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[18]~32_combout  & !\data|pc1|PC[17]~61 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[18]~32_combout ) # (!\data|pc1|PC[17]~61 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[18]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[17]~61 ),
	.combout(\data|pc1|PC[18]~62_combout ),
	.cout(\data|pc1|PC[18]~63 ));
// synopsys translate_off
defparam \data|pc1|PC[18]~62 .lut_mask = 16'h964D;
defparam \data|pc1|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[18] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[18]~62_combout ),
	.sdata(\data|add1|Out[18]~32_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [18]));

cycloneii_lcell_comb \data|add1|Out[19]~34 (
// Equation(s):
// \data|add1|Out[19]~34_combout  = (\data|pc1|PC [19] & (!\data|add1|Out[18]~33 )) # (!\data|pc1|PC [19] & ((\data|add1|Out[18]~33 ) # (GND)))
// \data|add1|Out[19]~35  = CARRY((!\data|add1|Out[18]~33 ) # (!\data|pc1|PC [19]))

	.dataa(\data|pc1|PC [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[18]~33 ),
	.combout(\data|add1|Out[19]~34_combout ),
	.cout(\data|add1|Out[19]~35 ));
// synopsys translate_off
defparam \data|add1|Out[19]~34 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[19]~64 (
// Equation(s):
// \data|pc1|PC[19]~64_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[19]~34_combout  & (!\data|pc1|PC[18]~63 )) # (!\data|add1|Out[19]~34_combout  & ((\data|pc1|PC[18]~63 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[19]~34_combout  & 
// (\data|pc1|PC[18]~63  & VCC)) # (!\data|add1|Out[19]~34_combout  & (!\data|pc1|PC[18]~63 ))))
// \data|pc1|PC[19]~65  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[18]~63 ) # (!\data|add1|Out[19]~34_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[19]~34_combout  & !\data|pc1|PC[18]~63 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[19]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[18]~63 ),
	.combout(\data|pc1|PC[19]~64_combout ),
	.cout(\data|pc1|PC[19]~65 ));
// synopsys translate_off
defparam \data|pc1|PC[19]~64 .lut_mask = 16'h692B;
defparam \data|pc1|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[19] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[19]~64_combout ),
	.sdata(\data|add1|Out[19]~34_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [19]));

cycloneii_lcell_comb \data|add1|Out[20]~36 (
// Equation(s):
// \data|add1|Out[20]~36_combout  = (\data|pc1|PC [20] & (\data|add1|Out[19]~35  $ (GND))) # (!\data|pc1|PC [20] & (!\data|add1|Out[19]~35  & VCC))
// \data|add1|Out[20]~37  = CARRY((\data|pc1|PC [20] & !\data|add1|Out[19]~35 ))

	.dataa(\data|pc1|PC [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[19]~35 ),
	.combout(\data|add1|Out[20]~36_combout ),
	.cout(\data|add1|Out[20]~37 ));
// synopsys translate_off
defparam \data|add1|Out[20]~36 .lut_mask = 16'hA50A;
defparam \data|add1|Out[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[20]~66 (
// Equation(s):
// \data|pc1|PC[20]~66_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[20]~36_combout  $ (\data|pc1|PC[19]~65 )))) # (GND)
// \data|pc1|PC[20]~67  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[20]~36_combout  & !\data|pc1|PC[19]~65 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[20]~36_combout ) # (!\data|pc1|PC[19]~65 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[20]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[19]~65 ),
	.combout(\data|pc1|PC[20]~66_combout ),
	.cout(\data|pc1|PC[20]~67 ));
// synopsys translate_off
defparam \data|pc1|PC[20]~66 .lut_mask = 16'h964D;
defparam \data|pc1|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[20] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[20]~66_combout ),
	.sdata(\data|add1|Out[20]~36_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [20]));

cycloneii_lcell_comb \data|add1|Out[21]~38 (
// Equation(s):
// \data|add1|Out[21]~38_combout  = (\data|pc1|PC [21] & (!\data|add1|Out[20]~37 )) # (!\data|pc1|PC [21] & ((\data|add1|Out[20]~37 ) # (GND)))
// \data|add1|Out[21]~39  = CARRY((!\data|add1|Out[20]~37 ) # (!\data|pc1|PC [21]))

	.dataa(\data|pc1|PC [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[20]~37 ),
	.combout(\data|add1|Out[21]~38_combout ),
	.cout(\data|add1|Out[21]~39 ));
// synopsys translate_off
defparam \data|add1|Out[21]~38 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[21]~68 (
// Equation(s):
// \data|pc1|PC[21]~68_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[21]~38_combout  & (!\data|pc1|PC[20]~67 )) # (!\data|add1|Out[21]~38_combout  & ((\data|pc1|PC[20]~67 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[21]~38_combout  & 
// (\data|pc1|PC[20]~67  & VCC)) # (!\data|add1|Out[21]~38_combout  & (!\data|pc1|PC[20]~67 ))))
// \data|pc1|PC[21]~69  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[20]~67 ) # (!\data|add1|Out[21]~38_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[21]~38_combout  & !\data|pc1|PC[20]~67 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[21]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[20]~67 ),
	.combout(\data|pc1|PC[21]~68_combout ),
	.cout(\data|pc1|PC[21]~69 ));
// synopsys translate_off
defparam \data|pc1|PC[21]~68 .lut_mask = 16'h692B;
defparam \data|pc1|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[21] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[21]~68_combout ),
	.sdata(\data|add1|Out[21]~38_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [21]));

cycloneii_lcell_comb \data|add1|Out[22]~40 (
// Equation(s):
// \data|add1|Out[22]~40_combout  = (\data|pc1|PC [22] & (\data|add1|Out[21]~39  $ (GND))) # (!\data|pc1|PC [22] & (!\data|add1|Out[21]~39  & VCC))
// \data|add1|Out[22]~41  = CARRY((\data|pc1|PC [22] & !\data|add1|Out[21]~39 ))

	.dataa(\data|pc1|PC [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[21]~39 ),
	.combout(\data|add1|Out[22]~40_combout ),
	.cout(\data|add1|Out[22]~41 ));
// synopsys translate_off
defparam \data|add1|Out[22]~40 .lut_mask = 16'hA50A;
defparam \data|add1|Out[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[22]~70 (
// Equation(s):
// \data|pc1|PC[22]~70_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[22]~40_combout  $ (\data|pc1|PC[21]~69 )))) # (GND)
// \data|pc1|PC[22]~71  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[22]~40_combout  & !\data|pc1|PC[21]~69 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[22]~40_combout ) # (!\data|pc1|PC[21]~69 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[22]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[21]~69 ),
	.combout(\data|pc1|PC[22]~70_combout ),
	.cout(\data|pc1|PC[22]~71 ));
// synopsys translate_off
defparam \data|pc1|PC[22]~70 .lut_mask = 16'h964D;
defparam \data|pc1|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[22] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[22]~70_combout ),
	.sdata(\data|add1|Out[22]~40_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [22]));

cycloneii_lcell_comb \data|add1|Out[23]~42 (
// Equation(s):
// \data|add1|Out[23]~42_combout  = (\data|pc1|PC [23] & (!\data|add1|Out[22]~41 )) # (!\data|pc1|PC [23] & ((\data|add1|Out[22]~41 ) # (GND)))
// \data|add1|Out[23]~43  = CARRY((!\data|add1|Out[22]~41 ) # (!\data|pc1|PC [23]))

	.dataa(\data|pc1|PC [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[22]~41 ),
	.combout(\data|add1|Out[23]~42_combout ),
	.cout(\data|add1|Out[23]~43 ));
// synopsys translate_off
defparam \data|add1|Out[23]~42 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[23]~72 (
// Equation(s):
// \data|pc1|PC[23]~72_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[23]~42_combout  & (!\data|pc1|PC[22]~71 )) # (!\data|add1|Out[23]~42_combout  & ((\data|pc1|PC[22]~71 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[23]~42_combout  & 
// (\data|pc1|PC[22]~71  & VCC)) # (!\data|add1|Out[23]~42_combout  & (!\data|pc1|PC[22]~71 ))))
// \data|pc1|PC[23]~73  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[22]~71 ) # (!\data|add1|Out[23]~42_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[23]~42_combout  & !\data|pc1|PC[22]~71 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[23]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[22]~71 ),
	.combout(\data|pc1|PC[23]~72_combout ),
	.cout(\data|pc1|PC[23]~73 ));
// synopsys translate_off
defparam \data|pc1|PC[23]~72 .lut_mask = 16'h692B;
defparam \data|pc1|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[23] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[23]~72_combout ),
	.sdata(\data|add1|Out[23]~42_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [23]));

cycloneii_lcell_comb \data|add1|Out[24]~44 (
// Equation(s):
// \data|add1|Out[24]~44_combout  = (\data|pc1|PC [24] & (\data|add1|Out[23]~43  $ (GND))) # (!\data|pc1|PC [24] & (!\data|add1|Out[23]~43  & VCC))
// \data|add1|Out[24]~45  = CARRY((\data|pc1|PC [24] & !\data|add1|Out[23]~43 ))

	.dataa(\data|pc1|PC [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[23]~43 ),
	.combout(\data|add1|Out[24]~44_combout ),
	.cout(\data|add1|Out[24]~45 ));
// synopsys translate_off
defparam \data|add1|Out[24]~44 .lut_mask = 16'hA50A;
defparam \data|add1|Out[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[24]~74 (
// Equation(s):
// \data|pc1|PC[24]~74_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[24]~44_combout  $ (\data|pc1|PC[23]~73 )))) # (GND)
// \data|pc1|PC[24]~75  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[24]~44_combout  & !\data|pc1|PC[23]~73 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[24]~44_combout ) # (!\data|pc1|PC[23]~73 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[24]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[23]~73 ),
	.combout(\data|pc1|PC[24]~74_combout ),
	.cout(\data|pc1|PC[24]~75 ));
// synopsys translate_off
defparam \data|pc1|PC[24]~74 .lut_mask = 16'h964D;
defparam \data|pc1|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[24] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[24]~74_combout ),
	.sdata(\data|add1|Out[24]~44_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [24]));

cycloneii_lcell_comb \data|add1|Out[25]~46 (
// Equation(s):
// \data|add1|Out[25]~46_combout  = (\data|pc1|PC [25] & (!\data|add1|Out[24]~45 )) # (!\data|pc1|PC [25] & ((\data|add1|Out[24]~45 ) # (GND)))
// \data|add1|Out[25]~47  = CARRY((!\data|add1|Out[24]~45 ) # (!\data|pc1|PC [25]))

	.dataa(\data|pc1|PC [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[24]~45 ),
	.combout(\data|add1|Out[25]~46_combout ),
	.cout(\data|add1|Out[25]~47 ));
// synopsys translate_off
defparam \data|add1|Out[25]~46 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[25]~76 (
// Equation(s):
// \data|pc1|PC[25]~76_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[25]~46_combout  & (!\data|pc1|PC[24]~75 )) # (!\data|add1|Out[25]~46_combout  & ((\data|pc1|PC[24]~75 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[25]~46_combout  & 
// (\data|pc1|PC[24]~75  & VCC)) # (!\data|add1|Out[25]~46_combout  & (!\data|pc1|PC[24]~75 ))))
// \data|pc1|PC[25]~77  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[24]~75 ) # (!\data|add1|Out[25]~46_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[25]~46_combout  & !\data|pc1|PC[24]~75 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[25]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[24]~75 ),
	.combout(\data|pc1|PC[25]~76_combout ),
	.cout(\data|pc1|PC[25]~77 ));
// synopsys translate_off
defparam \data|pc1|PC[25]~76 .lut_mask = 16'h692B;
defparam \data|pc1|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[25] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[25]~76_combout ),
	.sdata(\data|add1|Out[25]~46_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [25]));

cycloneii_lcell_comb \data|add1|Out[26]~48 (
// Equation(s):
// \data|add1|Out[26]~48_combout  = (\data|pc1|PC [26] & (\data|add1|Out[25]~47  $ (GND))) # (!\data|pc1|PC [26] & (!\data|add1|Out[25]~47  & VCC))
// \data|add1|Out[26]~49  = CARRY((\data|pc1|PC [26] & !\data|add1|Out[25]~47 ))

	.dataa(\data|pc1|PC [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[25]~47 ),
	.combout(\data|add1|Out[26]~48_combout ),
	.cout(\data|add1|Out[26]~49 ));
// synopsys translate_off
defparam \data|add1|Out[26]~48 .lut_mask = 16'hA50A;
defparam \data|add1|Out[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[26]~78 (
// Equation(s):
// \data|pc1|PC[26]~78_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[26]~48_combout  $ (\data|pc1|PC[25]~77 )))) # (GND)
// \data|pc1|PC[26]~79  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[26]~48_combout  & !\data|pc1|PC[25]~77 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[26]~48_combout ) # (!\data|pc1|PC[25]~77 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[26]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[25]~77 ),
	.combout(\data|pc1|PC[26]~78_combout ),
	.cout(\data|pc1|PC[26]~79 ));
// synopsys translate_off
defparam \data|pc1|PC[26]~78 .lut_mask = 16'h964D;
defparam \data|pc1|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[26] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[26]~78_combout ),
	.sdata(\data|add1|Out[26]~48_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [26]));

cycloneii_lcell_comb \data|add1|Out[27]~50 (
// Equation(s):
// \data|add1|Out[27]~50_combout  = (\data|pc1|PC [27] & (!\data|add1|Out[26]~49 )) # (!\data|pc1|PC [27] & ((\data|add1|Out[26]~49 ) # (GND)))
// \data|add1|Out[27]~51  = CARRY((!\data|add1|Out[26]~49 ) # (!\data|pc1|PC [27]))

	.dataa(\data|pc1|PC [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[26]~49 ),
	.combout(\data|add1|Out[27]~50_combout ),
	.cout(\data|add1|Out[27]~51 ));
// synopsys translate_off
defparam \data|add1|Out[27]~50 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[27]~80 (
// Equation(s):
// \data|pc1|PC[27]~80_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[27]~50_combout  & (!\data|pc1|PC[26]~79 )) # (!\data|add1|Out[27]~50_combout  & ((\data|pc1|PC[26]~79 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[27]~50_combout  & 
// (\data|pc1|PC[26]~79  & VCC)) # (!\data|add1|Out[27]~50_combout  & (!\data|pc1|PC[26]~79 ))))
// \data|pc1|PC[27]~81  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[26]~79 ) # (!\data|add1|Out[27]~50_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[27]~50_combout  & !\data|pc1|PC[26]~79 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[27]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[26]~79 ),
	.combout(\data|pc1|PC[27]~80_combout ),
	.cout(\data|pc1|PC[27]~81 ));
// synopsys translate_off
defparam \data|pc1|PC[27]~80 .lut_mask = 16'h692B;
defparam \data|pc1|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[27] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[27]~80_combout ),
	.sdata(\data|add1|Out[27]~50_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [27]));

cycloneii_lcell_comb \data|add1|Out[28]~52 (
// Equation(s):
// \data|add1|Out[28]~52_combout  = (\data|pc1|PC [28] & (\data|add1|Out[27]~51  $ (GND))) # (!\data|pc1|PC [28] & (!\data|add1|Out[27]~51  & VCC))
// \data|add1|Out[28]~53  = CARRY((\data|pc1|PC [28] & !\data|add1|Out[27]~51 ))

	.dataa(\data|pc1|PC [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[27]~51 ),
	.combout(\data|add1|Out[28]~52_combout ),
	.cout(\data|add1|Out[28]~53 ));
// synopsys translate_off
defparam \data|add1|Out[28]~52 .lut_mask = 16'hA50A;
defparam \data|add1|Out[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[28]~82 (
// Equation(s):
// \data|pc1|PC[28]~82_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[28]~52_combout  $ (\data|pc1|PC[27]~81 )))) # (GND)
// \data|pc1|PC[28]~83  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[28]~52_combout  & !\data|pc1|PC[27]~81 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[28]~52_combout ) # (!\data|pc1|PC[27]~81 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[28]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[27]~81 ),
	.combout(\data|pc1|PC[28]~82_combout ),
	.cout(\data|pc1|PC[28]~83 ));
// synopsys translate_off
defparam \data|pc1|PC[28]~82 .lut_mask = 16'h964D;
defparam \data|pc1|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[28] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[28]~82_combout ),
	.sdata(\data|add1|Out[28]~52_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [28]));

cycloneii_lcell_comb \data|add1|Out[29]~54 (
// Equation(s):
// \data|add1|Out[29]~54_combout  = (\data|pc1|PC [29] & (!\data|add1|Out[28]~53 )) # (!\data|pc1|PC [29] & ((\data|add1|Out[28]~53 ) # (GND)))
// \data|add1|Out[29]~55  = CARRY((!\data|add1|Out[28]~53 ) # (!\data|pc1|PC [29]))

	.dataa(\data|pc1|PC [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[28]~53 ),
	.combout(\data|add1|Out[29]~54_combout ),
	.cout(\data|add1|Out[29]~55 ));
// synopsys translate_off
defparam \data|add1|Out[29]~54 .lut_mask = 16'h5A5F;
defparam \data|add1|Out[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[29]~84 (
// Equation(s):
// \data|pc1|PC[29]~84_combout  = (\data|im|rom~3_combout  & ((\data|add1|Out[29]~54_combout  & (!\data|pc1|PC[28]~83 )) # (!\data|add1|Out[29]~54_combout  & ((\data|pc1|PC[28]~83 ) # (GND))))) # (!\data|im|rom~3_combout  & ((\data|add1|Out[29]~54_combout  & 
// (\data|pc1|PC[28]~83  & VCC)) # (!\data|add1|Out[29]~54_combout  & (!\data|pc1|PC[28]~83 ))))
// \data|pc1|PC[29]~85  = CARRY((\data|im|rom~3_combout  & ((!\data|pc1|PC[28]~83 ) # (!\data|add1|Out[29]~54_combout ))) # (!\data|im|rom~3_combout  & (!\data|add1|Out[29]~54_combout  & !\data|pc1|PC[28]~83 )))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[29]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[28]~83 ),
	.combout(\data|pc1|PC[29]~84_combout ),
	.cout(\data|pc1|PC[29]~85 ));
// synopsys translate_off
defparam \data|pc1|PC[29]~84 .lut_mask = 16'h692B;
defparam \data|pc1|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[29] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[29]~84_combout ),
	.sdata(\data|add1|Out[29]~54_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [29]));

cycloneii_lcell_comb \data|add1|Out[30]~56 (
// Equation(s):
// \data|add1|Out[30]~56_combout  = (\data|pc1|PC [30] & (\data|add1|Out[29]~55  $ (GND))) # (!\data|pc1|PC [30] & (!\data|add1|Out[29]~55  & VCC))
// \data|add1|Out[30]~57  = CARRY((\data|pc1|PC [30] & !\data|add1|Out[29]~55 ))

	.dataa(\data|pc1|PC [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[29]~55 ),
	.combout(\data|add1|Out[30]~56_combout ),
	.cout(\data|add1|Out[30]~57 ));
// synopsys translate_off
defparam \data|add1|Out[30]~56 .lut_mask = 16'hA50A;
defparam \data|add1|Out[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[30]~86 (
// Equation(s):
// \data|pc1|PC[30]~86_combout  = ((\data|im|rom~3_combout  $ (\data|add1|Out[30]~56_combout  $ (\data|pc1|PC[29]~85 )))) # (GND)
// \data|pc1|PC[30]~87  = CARRY((\data|im|rom~3_combout  & (\data|add1|Out[30]~56_combout  & !\data|pc1|PC[29]~85 )) # (!\data|im|rom~3_combout  & ((\data|add1|Out[30]~56_combout ) # (!\data|pc1|PC[29]~85 ))))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[30]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[29]~85 ),
	.combout(\data|pc1|PC[30]~86_combout ),
	.cout(\data|pc1|PC[30]~87 ));
// synopsys translate_off
defparam \data|pc1|PC[30]~86 .lut_mask = 16'h964D;
defparam \data|pc1|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[30] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[30]~86_combout ),
	.sdata(\data|add1|Out[30]~56_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [30]));

cycloneii_lcell_comb \data|add1|Out[31]~58 (
// Equation(s):
// \data|add1|Out[31]~58_combout  = \data|pc1|PC [31] $ (\data|add1|Out[30]~57 )

	.dataa(\data|pc1|PC [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|add1|Out[30]~57 ),
	.combout(\data|add1|Out[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \data|add1|Out[31]~58 .lut_mask = 16'h5A5A;
defparam \data|add1|Out[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \data|pc1|PC[31]~88 (
// Equation(s):
// \data|pc1|PC[31]~88_combout  = \data|im|rom~3_combout  $ (\data|add1|Out[31]~58_combout  $ (!\data|pc1|PC[30]~87 ))

	.dataa(\data|im|rom~3_combout ),
	.datab(\data|add1|Out[31]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\data|pc1|PC[30]~87 ),
	.combout(\data|pc1|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \data|pc1|PC[31]~88 .lut_mask = 16'h6969;
defparam \data|pc1|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \data|pc1|PC[31] (
	.clk(\Clk~combout ),
	.datain(\data|pc1|PC[31]~88_combout ),
	.sdata(\data|add1|Out[31]~58_combout ),
	.aclr(gnd),
	.sclr(\Res~combout ),
	.sload(\data|a1~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data|pc1|PC [31]));

cycloneii_io \RegDst~I (
	.datain(!\controller|Decoder1~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst));
// synopsys translate_off
defparam \RegDst~I .input_async_reset = "none";
defparam \RegDst~I .input_power_up = "low";
defparam \RegDst~I .input_register_mode = "none";
defparam \RegDst~I .input_sync_reset = "none";
defparam \RegDst~I .oe_async_reset = "none";
defparam \RegDst~I .oe_power_up = "low";
defparam \RegDst~I .oe_register_mode = "none";
defparam \RegDst~I .oe_sync_reset = "none";
defparam \RegDst~I .operation_mode = "output";
defparam \RegDst~I .output_async_reset = "none";
defparam \RegDst~I .output_power_up = "low";
defparam \RegDst~I .output_register_mode = "none";
defparam \RegDst~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \RegWrite~I (
	.datain(!\controller|WideOr8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite));
// synopsys translate_off
defparam \RegWrite~I .input_async_reset = "none";
defparam \RegWrite~I .input_power_up = "low";
defparam \RegWrite~I .input_register_mode = "none";
defparam \RegWrite~I .input_sync_reset = "none";
defparam \RegWrite~I .oe_async_reset = "none";
defparam \RegWrite~I .oe_power_up = "low";
defparam \RegWrite~I .oe_register_mode = "none";
defparam \RegWrite~I .oe_sync_reset = "none";
defparam \RegWrite~I .operation_mode = "output";
defparam \RegWrite~I .output_async_reset = "none";
defparam \RegWrite~I .output_power_up = "low";
defparam \RegWrite~I .output_register_mode = "none";
defparam \RegWrite~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUSrc~I (
	.datain(!\controller|ALUSrc~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc));
// synopsys translate_off
defparam \ALUSrc~I .input_async_reset = "none";
defparam \ALUSrc~I .input_power_up = "low";
defparam \ALUSrc~I .input_register_mode = "none";
defparam \ALUSrc~I .input_sync_reset = "none";
defparam \ALUSrc~I .oe_async_reset = "none";
defparam \ALUSrc~I .oe_power_up = "low";
defparam \ALUSrc~I .oe_register_mode = "none";
defparam \ALUSrc~I .oe_sync_reset = "none";
defparam \ALUSrc~I .operation_mode = "output";
defparam \ALUSrc~I .output_async_reset = "none";
defparam \ALUSrc~I .output_power_up = "low";
defparam \ALUSrc~I .output_register_mode = "none";
defparam \ALUSrc~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemWrite~I (
	.datain(\controller|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite));
// synopsys translate_off
defparam \MemWrite~I .input_async_reset = "none";
defparam \MemWrite~I .input_power_up = "low";
defparam \MemWrite~I .input_register_mode = "none";
defparam \MemWrite~I .input_sync_reset = "none";
defparam \MemWrite~I .oe_async_reset = "none";
defparam \MemWrite~I .oe_power_up = "low";
defparam \MemWrite~I .oe_register_mode = "none";
defparam \MemWrite~I .oe_sync_reset = "none";
defparam \MemWrite~I .operation_mode = "output";
defparam \MemWrite~I .output_async_reset = "none";
defparam \MemWrite~I .output_power_up = "low";
defparam \MemWrite~I .output_register_mode = "none";
defparam \MemWrite~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemRead~I (
	.datain(\controller|Decoder1~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead));
// synopsys translate_off
defparam \MemRead~I .input_async_reset = "none";
defparam \MemRead~I .input_power_up = "low";
defparam \MemRead~I .input_register_mode = "none";
defparam \MemRead~I .input_sync_reset = "none";
defparam \MemRead~I .oe_async_reset = "none";
defparam \MemRead~I .oe_power_up = "low";
defparam \MemRead~I .oe_register_mode = "none";
defparam \MemRead~I .oe_sync_reset = "none";
defparam \MemRead~I .operation_mode = "output";
defparam \MemRead~I .output_async_reset = "none";
defparam \MemRead~I .output_power_up = "low";
defparam \MemRead~I .output_register_mode = "none";
defparam \MemRead~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemToReg~I (
	.datain(\controller|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemToReg));
// synopsys translate_off
defparam \MemToReg~I .input_async_reset = "none";
defparam \MemToReg~I .input_power_up = "low";
defparam \MemToReg~I .input_register_mode = "none";
defparam \MemToReg~I .input_sync_reset = "none";
defparam \MemToReg~I .oe_async_reset = "none";
defparam \MemToReg~I .oe_power_up = "low";
defparam \MemToReg~I .oe_register_mode = "none";
defparam \MemToReg~I .oe_sync_reset = "none";
defparam \MemToReg~I .operation_mode = "output";
defparam \MemToReg~I .output_async_reset = "none";
defparam \MemToReg~I .output_power_up = "low";
defparam \MemToReg~I .output_register_mode = "none";
defparam \MemToReg~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[0]~I (
	.datain(\data|REGF|file~1071_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[0]));
// synopsys translate_off
defparam \ReadData1[0]~I .input_async_reset = "none";
defparam \ReadData1[0]~I .input_power_up = "low";
defparam \ReadData1[0]~I .input_register_mode = "none";
defparam \ReadData1[0]~I .input_sync_reset = "none";
defparam \ReadData1[0]~I .oe_async_reset = "none";
defparam \ReadData1[0]~I .oe_power_up = "low";
defparam \ReadData1[0]~I .oe_register_mode = "none";
defparam \ReadData1[0]~I .oe_sync_reset = "none";
defparam \ReadData1[0]~I .operation_mode = "output";
defparam \ReadData1[0]~I .output_async_reset = "none";
defparam \ReadData1[0]~I .output_power_up = "low";
defparam \ReadData1[0]~I .output_register_mode = "none";
defparam \ReadData1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[1]~I (
	.datain(\data|REGF|file~1073_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[1]));
// synopsys translate_off
defparam \ReadData1[1]~I .input_async_reset = "none";
defparam \ReadData1[1]~I .input_power_up = "low";
defparam \ReadData1[1]~I .input_register_mode = "none";
defparam \ReadData1[1]~I .input_sync_reset = "none";
defparam \ReadData1[1]~I .oe_async_reset = "none";
defparam \ReadData1[1]~I .oe_power_up = "low";
defparam \ReadData1[1]~I .oe_register_mode = "none";
defparam \ReadData1[1]~I .oe_sync_reset = "none";
defparam \ReadData1[1]~I .operation_mode = "output";
defparam \ReadData1[1]~I .output_async_reset = "none";
defparam \ReadData1[1]~I .output_power_up = "low";
defparam \ReadData1[1]~I .output_register_mode = "none";
defparam \ReadData1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[2]~I (
	.datain(\data|REGF|file~1075_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[2]));
// synopsys translate_off
defparam \ReadData1[2]~I .input_async_reset = "none";
defparam \ReadData1[2]~I .input_power_up = "low";
defparam \ReadData1[2]~I .input_register_mode = "none";
defparam \ReadData1[2]~I .input_sync_reset = "none";
defparam \ReadData1[2]~I .oe_async_reset = "none";
defparam \ReadData1[2]~I .oe_power_up = "low";
defparam \ReadData1[2]~I .oe_register_mode = "none";
defparam \ReadData1[2]~I .oe_sync_reset = "none";
defparam \ReadData1[2]~I .operation_mode = "output";
defparam \ReadData1[2]~I .output_async_reset = "none";
defparam \ReadData1[2]~I .output_power_up = "low";
defparam \ReadData1[2]~I .output_register_mode = "none";
defparam \ReadData1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[3]~I (
	.datain(\data|REGF|file~1077_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[3]));
// synopsys translate_off
defparam \ReadData1[3]~I .input_async_reset = "none";
defparam \ReadData1[3]~I .input_power_up = "low";
defparam \ReadData1[3]~I .input_register_mode = "none";
defparam \ReadData1[3]~I .input_sync_reset = "none";
defparam \ReadData1[3]~I .oe_async_reset = "none";
defparam \ReadData1[3]~I .oe_power_up = "low";
defparam \ReadData1[3]~I .oe_register_mode = "none";
defparam \ReadData1[3]~I .oe_sync_reset = "none";
defparam \ReadData1[3]~I .operation_mode = "output";
defparam \ReadData1[3]~I .output_async_reset = "none";
defparam \ReadData1[3]~I .output_power_up = "low";
defparam \ReadData1[3]~I .output_register_mode = "none";
defparam \ReadData1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[4]~I (
	.datain(\data|REGF|file~1079_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[4]));
// synopsys translate_off
defparam \ReadData1[4]~I .input_async_reset = "none";
defparam \ReadData1[4]~I .input_power_up = "low";
defparam \ReadData1[4]~I .input_register_mode = "none";
defparam \ReadData1[4]~I .input_sync_reset = "none";
defparam \ReadData1[4]~I .oe_async_reset = "none";
defparam \ReadData1[4]~I .oe_power_up = "low";
defparam \ReadData1[4]~I .oe_register_mode = "none";
defparam \ReadData1[4]~I .oe_sync_reset = "none";
defparam \ReadData1[4]~I .operation_mode = "output";
defparam \ReadData1[4]~I .output_async_reset = "none";
defparam \ReadData1[4]~I .output_power_up = "low";
defparam \ReadData1[4]~I .output_register_mode = "none";
defparam \ReadData1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[5]~I (
	.datain(\data|REGF|file~1081_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[5]));
// synopsys translate_off
defparam \ReadData1[5]~I .input_async_reset = "none";
defparam \ReadData1[5]~I .input_power_up = "low";
defparam \ReadData1[5]~I .input_register_mode = "none";
defparam \ReadData1[5]~I .input_sync_reset = "none";
defparam \ReadData1[5]~I .oe_async_reset = "none";
defparam \ReadData1[5]~I .oe_power_up = "low";
defparam \ReadData1[5]~I .oe_register_mode = "none";
defparam \ReadData1[5]~I .oe_sync_reset = "none";
defparam \ReadData1[5]~I .operation_mode = "output";
defparam \ReadData1[5]~I .output_async_reset = "none";
defparam \ReadData1[5]~I .output_power_up = "low";
defparam \ReadData1[5]~I .output_register_mode = "none";
defparam \ReadData1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[6]~I (
	.datain(\data|REGF|file~1083_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[6]));
// synopsys translate_off
defparam \ReadData1[6]~I .input_async_reset = "none";
defparam \ReadData1[6]~I .input_power_up = "low";
defparam \ReadData1[6]~I .input_register_mode = "none";
defparam \ReadData1[6]~I .input_sync_reset = "none";
defparam \ReadData1[6]~I .oe_async_reset = "none";
defparam \ReadData1[6]~I .oe_power_up = "low";
defparam \ReadData1[6]~I .oe_register_mode = "none";
defparam \ReadData1[6]~I .oe_sync_reset = "none";
defparam \ReadData1[6]~I .operation_mode = "output";
defparam \ReadData1[6]~I .output_async_reset = "none";
defparam \ReadData1[6]~I .output_power_up = "low";
defparam \ReadData1[6]~I .output_register_mode = "none";
defparam \ReadData1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[7]~I (
	.datain(\data|REGF|file~1085_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[7]));
// synopsys translate_off
defparam \ReadData1[7]~I .input_async_reset = "none";
defparam \ReadData1[7]~I .input_power_up = "low";
defparam \ReadData1[7]~I .input_register_mode = "none";
defparam \ReadData1[7]~I .input_sync_reset = "none";
defparam \ReadData1[7]~I .oe_async_reset = "none";
defparam \ReadData1[7]~I .oe_power_up = "low";
defparam \ReadData1[7]~I .oe_register_mode = "none";
defparam \ReadData1[7]~I .oe_sync_reset = "none";
defparam \ReadData1[7]~I .operation_mode = "output";
defparam \ReadData1[7]~I .output_async_reset = "none";
defparam \ReadData1[7]~I .output_power_up = "low";
defparam \ReadData1[7]~I .output_register_mode = "none";
defparam \ReadData1[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[8]~I (
	.datain(\data|REGF|file~1087_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[8]));
// synopsys translate_off
defparam \ReadData1[8]~I .input_async_reset = "none";
defparam \ReadData1[8]~I .input_power_up = "low";
defparam \ReadData1[8]~I .input_register_mode = "none";
defparam \ReadData1[8]~I .input_sync_reset = "none";
defparam \ReadData1[8]~I .oe_async_reset = "none";
defparam \ReadData1[8]~I .oe_power_up = "low";
defparam \ReadData1[8]~I .oe_register_mode = "none";
defparam \ReadData1[8]~I .oe_sync_reset = "none";
defparam \ReadData1[8]~I .operation_mode = "output";
defparam \ReadData1[8]~I .output_async_reset = "none";
defparam \ReadData1[8]~I .output_power_up = "low";
defparam \ReadData1[8]~I .output_register_mode = "none";
defparam \ReadData1[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[9]~I (
	.datain(\data|REGF|file~1089_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[9]));
// synopsys translate_off
defparam \ReadData1[9]~I .input_async_reset = "none";
defparam \ReadData1[9]~I .input_power_up = "low";
defparam \ReadData1[9]~I .input_register_mode = "none";
defparam \ReadData1[9]~I .input_sync_reset = "none";
defparam \ReadData1[9]~I .oe_async_reset = "none";
defparam \ReadData1[9]~I .oe_power_up = "low";
defparam \ReadData1[9]~I .oe_register_mode = "none";
defparam \ReadData1[9]~I .oe_sync_reset = "none";
defparam \ReadData1[9]~I .operation_mode = "output";
defparam \ReadData1[9]~I .output_async_reset = "none";
defparam \ReadData1[9]~I .output_power_up = "low";
defparam \ReadData1[9]~I .output_register_mode = "none";
defparam \ReadData1[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[10]~I (
	.datain(\data|REGF|file~1091_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[10]));
// synopsys translate_off
defparam \ReadData1[10]~I .input_async_reset = "none";
defparam \ReadData1[10]~I .input_power_up = "low";
defparam \ReadData1[10]~I .input_register_mode = "none";
defparam \ReadData1[10]~I .input_sync_reset = "none";
defparam \ReadData1[10]~I .oe_async_reset = "none";
defparam \ReadData1[10]~I .oe_power_up = "low";
defparam \ReadData1[10]~I .oe_register_mode = "none";
defparam \ReadData1[10]~I .oe_sync_reset = "none";
defparam \ReadData1[10]~I .operation_mode = "output";
defparam \ReadData1[10]~I .output_async_reset = "none";
defparam \ReadData1[10]~I .output_power_up = "low";
defparam \ReadData1[10]~I .output_register_mode = "none";
defparam \ReadData1[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[11]~I (
	.datain(\data|REGF|file~1093_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[11]));
// synopsys translate_off
defparam \ReadData1[11]~I .input_async_reset = "none";
defparam \ReadData1[11]~I .input_power_up = "low";
defparam \ReadData1[11]~I .input_register_mode = "none";
defparam \ReadData1[11]~I .input_sync_reset = "none";
defparam \ReadData1[11]~I .oe_async_reset = "none";
defparam \ReadData1[11]~I .oe_power_up = "low";
defparam \ReadData1[11]~I .oe_register_mode = "none";
defparam \ReadData1[11]~I .oe_sync_reset = "none";
defparam \ReadData1[11]~I .operation_mode = "output";
defparam \ReadData1[11]~I .output_async_reset = "none";
defparam \ReadData1[11]~I .output_power_up = "low";
defparam \ReadData1[11]~I .output_register_mode = "none";
defparam \ReadData1[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[12]~I (
	.datain(\data|REGF|file~1095_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[12]));
// synopsys translate_off
defparam \ReadData1[12]~I .input_async_reset = "none";
defparam \ReadData1[12]~I .input_power_up = "low";
defparam \ReadData1[12]~I .input_register_mode = "none";
defparam \ReadData1[12]~I .input_sync_reset = "none";
defparam \ReadData1[12]~I .oe_async_reset = "none";
defparam \ReadData1[12]~I .oe_power_up = "low";
defparam \ReadData1[12]~I .oe_register_mode = "none";
defparam \ReadData1[12]~I .oe_sync_reset = "none";
defparam \ReadData1[12]~I .operation_mode = "output";
defparam \ReadData1[12]~I .output_async_reset = "none";
defparam \ReadData1[12]~I .output_power_up = "low";
defparam \ReadData1[12]~I .output_register_mode = "none";
defparam \ReadData1[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[13]~I (
	.datain(\data|REGF|file~1097_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[13]));
// synopsys translate_off
defparam \ReadData1[13]~I .input_async_reset = "none";
defparam \ReadData1[13]~I .input_power_up = "low";
defparam \ReadData1[13]~I .input_register_mode = "none";
defparam \ReadData1[13]~I .input_sync_reset = "none";
defparam \ReadData1[13]~I .oe_async_reset = "none";
defparam \ReadData1[13]~I .oe_power_up = "low";
defparam \ReadData1[13]~I .oe_register_mode = "none";
defparam \ReadData1[13]~I .oe_sync_reset = "none";
defparam \ReadData1[13]~I .operation_mode = "output";
defparam \ReadData1[13]~I .output_async_reset = "none";
defparam \ReadData1[13]~I .output_power_up = "low";
defparam \ReadData1[13]~I .output_register_mode = "none";
defparam \ReadData1[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[14]~I (
	.datain(\data|REGF|file~1099_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[14]));
// synopsys translate_off
defparam \ReadData1[14]~I .input_async_reset = "none";
defparam \ReadData1[14]~I .input_power_up = "low";
defparam \ReadData1[14]~I .input_register_mode = "none";
defparam \ReadData1[14]~I .input_sync_reset = "none";
defparam \ReadData1[14]~I .oe_async_reset = "none";
defparam \ReadData1[14]~I .oe_power_up = "low";
defparam \ReadData1[14]~I .oe_register_mode = "none";
defparam \ReadData1[14]~I .oe_sync_reset = "none";
defparam \ReadData1[14]~I .operation_mode = "output";
defparam \ReadData1[14]~I .output_async_reset = "none";
defparam \ReadData1[14]~I .output_power_up = "low";
defparam \ReadData1[14]~I .output_register_mode = "none";
defparam \ReadData1[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[15]~I (
	.datain(\data|REGF|file~1101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[15]));
// synopsys translate_off
defparam \ReadData1[15]~I .input_async_reset = "none";
defparam \ReadData1[15]~I .input_power_up = "low";
defparam \ReadData1[15]~I .input_register_mode = "none";
defparam \ReadData1[15]~I .input_sync_reset = "none";
defparam \ReadData1[15]~I .oe_async_reset = "none";
defparam \ReadData1[15]~I .oe_power_up = "low";
defparam \ReadData1[15]~I .oe_register_mode = "none";
defparam \ReadData1[15]~I .oe_sync_reset = "none";
defparam \ReadData1[15]~I .operation_mode = "output";
defparam \ReadData1[15]~I .output_async_reset = "none";
defparam \ReadData1[15]~I .output_power_up = "low";
defparam \ReadData1[15]~I .output_register_mode = "none";
defparam \ReadData1[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[16]~I (
	.datain(\data|REGF|file~1103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[16]));
// synopsys translate_off
defparam \ReadData1[16]~I .input_async_reset = "none";
defparam \ReadData1[16]~I .input_power_up = "low";
defparam \ReadData1[16]~I .input_register_mode = "none";
defparam \ReadData1[16]~I .input_sync_reset = "none";
defparam \ReadData1[16]~I .oe_async_reset = "none";
defparam \ReadData1[16]~I .oe_power_up = "low";
defparam \ReadData1[16]~I .oe_register_mode = "none";
defparam \ReadData1[16]~I .oe_sync_reset = "none";
defparam \ReadData1[16]~I .operation_mode = "output";
defparam \ReadData1[16]~I .output_async_reset = "none";
defparam \ReadData1[16]~I .output_power_up = "low";
defparam \ReadData1[16]~I .output_register_mode = "none";
defparam \ReadData1[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[17]~I (
	.datain(\data|REGF|file~1105_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[17]));
// synopsys translate_off
defparam \ReadData1[17]~I .input_async_reset = "none";
defparam \ReadData1[17]~I .input_power_up = "low";
defparam \ReadData1[17]~I .input_register_mode = "none";
defparam \ReadData1[17]~I .input_sync_reset = "none";
defparam \ReadData1[17]~I .oe_async_reset = "none";
defparam \ReadData1[17]~I .oe_power_up = "low";
defparam \ReadData1[17]~I .oe_register_mode = "none";
defparam \ReadData1[17]~I .oe_sync_reset = "none";
defparam \ReadData1[17]~I .operation_mode = "output";
defparam \ReadData1[17]~I .output_async_reset = "none";
defparam \ReadData1[17]~I .output_power_up = "low";
defparam \ReadData1[17]~I .output_register_mode = "none";
defparam \ReadData1[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[18]~I (
	.datain(\data|REGF|file~1107_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[18]));
// synopsys translate_off
defparam \ReadData1[18]~I .input_async_reset = "none";
defparam \ReadData1[18]~I .input_power_up = "low";
defparam \ReadData1[18]~I .input_register_mode = "none";
defparam \ReadData1[18]~I .input_sync_reset = "none";
defparam \ReadData1[18]~I .oe_async_reset = "none";
defparam \ReadData1[18]~I .oe_power_up = "low";
defparam \ReadData1[18]~I .oe_register_mode = "none";
defparam \ReadData1[18]~I .oe_sync_reset = "none";
defparam \ReadData1[18]~I .operation_mode = "output";
defparam \ReadData1[18]~I .output_async_reset = "none";
defparam \ReadData1[18]~I .output_power_up = "low";
defparam \ReadData1[18]~I .output_register_mode = "none";
defparam \ReadData1[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[19]~I (
	.datain(\data|REGF|file~1109_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[19]));
// synopsys translate_off
defparam \ReadData1[19]~I .input_async_reset = "none";
defparam \ReadData1[19]~I .input_power_up = "low";
defparam \ReadData1[19]~I .input_register_mode = "none";
defparam \ReadData1[19]~I .input_sync_reset = "none";
defparam \ReadData1[19]~I .oe_async_reset = "none";
defparam \ReadData1[19]~I .oe_power_up = "low";
defparam \ReadData1[19]~I .oe_register_mode = "none";
defparam \ReadData1[19]~I .oe_sync_reset = "none";
defparam \ReadData1[19]~I .operation_mode = "output";
defparam \ReadData1[19]~I .output_async_reset = "none";
defparam \ReadData1[19]~I .output_power_up = "low";
defparam \ReadData1[19]~I .output_register_mode = "none";
defparam \ReadData1[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[20]~I (
	.datain(\data|REGF|file~1111_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[20]));
// synopsys translate_off
defparam \ReadData1[20]~I .input_async_reset = "none";
defparam \ReadData1[20]~I .input_power_up = "low";
defparam \ReadData1[20]~I .input_register_mode = "none";
defparam \ReadData1[20]~I .input_sync_reset = "none";
defparam \ReadData1[20]~I .oe_async_reset = "none";
defparam \ReadData1[20]~I .oe_power_up = "low";
defparam \ReadData1[20]~I .oe_register_mode = "none";
defparam \ReadData1[20]~I .oe_sync_reset = "none";
defparam \ReadData1[20]~I .operation_mode = "output";
defparam \ReadData1[20]~I .output_async_reset = "none";
defparam \ReadData1[20]~I .output_power_up = "low";
defparam \ReadData1[20]~I .output_register_mode = "none";
defparam \ReadData1[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[21]~I (
	.datain(\data|REGF|file~1113_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[21]));
// synopsys translate_off
defparam \ReadData1[21]~I .input_async_reset = "none";
defparam \ReadData1[21]~I .input_power_up = "low";
defparam \ReadData1[21]~I .input_register_mode = "none";
defparam \ReadData1[21]~I .input_sync_reset = "none";
defparam \ReadData1[21]~I .oe_async_reset = "none";
defparam \ReadData1[21]~I .oe_power_up = "low";
defparam \ReadData1[21]~I .oe_register_mode = "none";
defparam \ReadData1[21]~I .oe_sync_reset = "none";
defparam \ReadData1[21]~I .operation_mode = "output";
defparam \ReadData1[21]~I .output_async_reset = "none";
defparam \ReadData1[21]~I .output_power_up = "low";
defparam \ReadData1[21]~I .output_register_mode = "none";
defparam \ReadData1[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[22]~I (
	.datain(\data|REGF|file~1115_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[22]));
// synopsys translate_off
defparam \ReadData1[22]~I .input_async_reset = "none";
defparam \ReadData1[22]~I .input_power_up = "low";
defparam \ReadData1[22]~I .input_register_mode = "none";
defparam \ReadData1[22]~I .input_sync_reset = "none";
defparam \ReadData1[22]~I .oe_async_reset = "none";
defparam \ReadData1[22]~I .oe_power_up = "low";
defparam \ReadData1[22]~I .oe_register_mode = "none";
defparam \ReadData1[22]~I .oe_sync_reset = "none";
defparam \ReadData1[22]~I .operation_mode = "output";
defparam \ReadData1[22]~I .output_async_reset = "none";
defparam \ReadData1[22]~I .output_power_up = "low";
defparam \ReadData1[22]~I .output_register_mode = "none";
defparam \ReadData1[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[23]~I (
	.datain(\data|REGF|file~1117_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[23]));
// synopsys translate_off
defparam \ReadData1[23]~I .input_async_reset = "none";
defparam \ReadData1[23]~I .input_power_up = "low";
defparam \ReadData1[23]~I .input_register_mode = "none";
defparam \ReadData1[23]~I .input_sync_reset = "none";
defparam \ReadData1[23]~I .oe_async_reset = "none";
defparam \ReadData1[23]~I .oe_power_up = "low";
defparam \ReadData1[23]~I .oe_register_mode = "none";
defparam \ReadData1[23]~I .oe_sync_reset = "none";
defparam \ReadData1[23]~I .operation_mode = "output";
defparam \ReadData1[23]~I .output_async_reset = "none";
defparam \ReadData1[23]~I .output_power_up = "low";
defparam \ReadData1[23]~I .output_register_mode = "none";
defparam \ReadData1[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[24]~I (
	.datain(\data|REGF|file~1119_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[24]));
// synopsys translate_off
defparam \ReadData1[24]~I .input_async_reset = "none";
defparam \ReadData1[24]~I .input_power_up = "low";
defparam \ReadData1[24]~I .input_register_mode = "none";
defparam \ReadData1[24]~I .input_sync_reset = "none";
defparam \ReadData1[24]~I .oe_async_reset = "none";
defparam \ReadData1[24]~I .oe_power_up = "low";
defparam \ReadData1[24]~I .oe_register_mode = "none";
defparam \ReadData1[24]~I .oe_sync_reset = "none";
defparam \ReadData1[24]~I .operation_mode = "output";
defparam \ReadData1[24]~I .output_async_reset = "none";
defparam \ReadData1[24]~I .output_power_up = "low";
defparam \ReadData1[24]~I .output_register_mode = "none";
defparam \ReadData1[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[25]~I (
	.datain(\data|REGF|file~1121_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[25]));
// synopsys translate_off
defparam \ReadData1[25]~I .input_async_reset = "none";
defparam \ReadData1[25]~I .input_power_up = "low";
defparam \ReadData1[25]~I .input_register_mode = "none";
defparam \ReadData1[25]~I .input_sync_reset = "none";
defparam \ReadData1[25]~I .oe_async_reset = "none";
defparam \ReadData1[25]~I .oe_power_up = "low";
defparam \ReadData1[25]~I .oe_register_mode = "none";
defparam \ReadData1[25]~I .oe_sync_reset = "none";
defparam \ReadData1[25]~I .operation_mode = "output";
defparam \ReadData1[25]~I .output_async_reset = "none";
defparam \ReadData1[25]~I .output_power_up = "low";
defparam \ReadData1[25]~I .output_register_mode = "none";
defparam \ReadData1[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[26]~I (
	.datain(\data|REGF|file~1123_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[26]));
// synopsys translate_off
defparam \ReadData1[26]~I .input_async_reset = "none";
defparam \ReadData1[26]~I .input_power_up = "low";
defparam \ReadData1[26]~I .input_register_mode = "none";
defparam \ReadData1[26]~I .input_sync_reset = "none";
defparam \ReadData1[26]~I .oe_async_reset = "none";
defparam \ReadData1[26]~I .oe_power_up = "low";
defparam \ReadData1[26]~I .oe_register_mode = "none";
defparam \ReadData1[26]~I .oe_sync_reset = "none";
defparam \ReadData1[26]~I .operation_mode = "output";
defparam \ReadData1[26]~I .output_async_reset = "none";
defparam \ReadData1[26]~I .output_power_up = "low";
defparam \ReadData1[26]~I .output_register_mode = "none";
defparam \ReadData1[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[27]~I (
	.datain(\data|REGF|file~1125_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[27]));
// synopsys translate_off
defparam \ReadData1[27]~I .input_async_reset = "none";
defparam \ReadData1[27]~I .input_power_up = "low";
defparam \ReadData1[27]~I .input_register_mode = "none";
defparam \ReadData1[27]~I .input_sync_reset = "none";
defparam \ReadData1[27]~I .oe_async_reset = "none";
defparam \ReadData1[27]~I .oe_power_up = "low";
defparam \ReadData1[27]~I .oe_register_mode = "none";
defparam \ReadData1[27]~I .oe_sync_reset = "none";
defparam \ReadData1[27]~I .operation_mode = "output";
defparam \ReadData1[27]~I .output_async_reset = "none";
defparam \ReadData1[27]~I .output_power_up = "low";
defparam \ReadData1[27]~I .output_register_mode = "none";
defparam \ReadData1[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[28]~I (
	.datain(\data|REGF|file~1127_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[28]));
// synopsys translate_off
defparam \ReadData1[28]~I .input_async_reset = "none";
defparam \ReadData1[28]~I .input_power_up = "low";
defparam \ReadData1[28]~I .input_register_mode = "none";
defparam \ReadData1[28]~I .input_sync_reset = "none";
defparam \ReadData1[28]~I .oe_async_reset = "none";
defparam \ReadData1[28]~I .oe_power_up = "low";
defparam \ReadData1[28]~I .oe_register_mode = "none";
defparam \ReadData1[28]~I .oe_sync_reset = "none";
defparam \ReadData1[28]~I .operation_mode = "output";
defparam \ReadData1[28]~I .output_async_reset = "none";
defparam \ReadData1[28]~I .output_power_up = "low";
defparam \ReadData1[28]~I .output_register_mode = "none";
defparam \ReadData1[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[29]~I (
	.datain(\data|REGF|file~1129_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[29]));
// synopsys translate_off
defparam \ReadData1[29]~I .input_async_reset = "none";
defparam \ReadData1[29]~I .input_power_up = "low";
defparam \ReadData1[29]~I .input_register_mode = "none";
defparam \ReadData1[29]~I .input_sync_reset = "none";
defparam \ReadData1[29]~I .oe_async_reset = "none";
defparam \ReadData1[29]~I .oe_power_up = "low";
defparam \ReadData1[29]~I .oe_register_mode = "none";
defparam \ReadData1[29]~I .oe_sync_reset = "none";
defparam \ReadData1[29]~I .operation_mode = "output";
defparam \ReadData1[29]~I .output_async_reset = "none";
defparam \ReadData1[29]~I .output_power_up = "low";
defparam \ReadData1[29]~I .output_register_mode = "none";
defparam \ReadData1[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[30]~I (
	.datain(\data|REGF|file~1131_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[30]));
// synopsys translate_off
defparam \ReadData1[30]~I .input_async_reset = "none";
defparam \ReadData1[30]~I .input_power_up = "low";
defparam \ReadData1[30]~I .input_register_mode = "none";
defparam \ReadData1[30]~I .input_sync_reset = "none";
defparam \ReadData1[30]~I .oe_async_reset = "none";
defparam \ReadData1[30]~I .oe_power_up = "low";
defparam \ReadData1[30]~I .oe_register_mode = "none";
defparam \ReadData1[30]~I .oe_sync_reset = "none";
defparam \ReadData1[30]~I .operation_mode = "output";
defparam \ReadData1[30]~I .output_async_reset = "none";
defparam \ReadData1[30]~I .output_power_up = "low";
defparam \ReadData1[30]~I .output_register_mode = "none";
defparam \ReadData1[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData1[31]~I (
	.datain(\data|REGF|file~1133_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData1[31]));
// synopsys translate_off
defparam \ReadData1[31]~I .input_async_reset = "none";
defparam \ReadData1[31]~I .input_power_up = "low";
defparam \ReadData1[31]~I .input_register_mode = "none";
defparam \ReadData1[31]~I .input_sync_reset = "none";
defparam \ReadData1[31]~I .oe_async_reset = "none";
defparam \ReadData1[31]~I .oe_power_up = "low";
defparam \ReadData1[31]~I .oe_register_mode = "none";
defparam \ReadData1[31]~I .oe_sync_reset = "none";
defparam \ReadData1[31]~I .operation_mode = "output";
defparam \ReadData1[31]~I .output_async_reset = "none";
defparam \ReadData1[31]~I .output_power_up = "low";
defparam \ReadData1[31]~I .output_register_mode = "none";
defparam \ReadData1[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[0]~I (
	.datain(\data|REGF|file~1138_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[0]));
// synopsys translate_off
defparam \ReadData2[0]~I .input_async_reset = "none";
defparam \ReadData2[0]~I .input_power_up = "low";
defparam \ReadData2[0]~I .input_register_mode = "none";
defparam \ReadData2[0]~I .input_sync_reset = "none";
defparam \ReadData2[0]~I .oe_async_reset = "none";
defparam \ReadData2[0]~I .oe_power_up = "low";
defparam \ReadData2[0]~I .oe_register_mode = "none";
defparam \ReadData2[0]~I .oe_sync_reset = "none";
defparam \ReadData2[0]~I .operation_mode = "output";
defparam \ReadData2[0]~I .output_async_reset = "none";
defparam \ReadData2[0]~I .output_power_up = "low";
defparam \ReadData2[0]~I .output_register_mode = "none";
defparam \ReadData2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[1]~I (
	.datain(\data|REGF|file~1143_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[1]));
// synopsys translate_off
defparam \ReadData2[1]~I .input_async_reset = "none";
defparam \ReadData2[1]~I .input_power_up = "low";
defparam \ReadData2[1]~I .input_register_mode = "none";
defparam \ReadData2[1]~I .input_sync_reset = "none";
defparam \ReadData2[1]~I .oe_async_reset = "none";
defparam \ReadData2[1]~I .oe_power_up = "low";
defparam \ReadData2[1]~I .oe_register_mode = "none";
defparam \ReadData2[1]~I .oe_sync_reset = "none";
defparam \ReadData2[1]~I .operation_mode = "output";
defparam \ReadData2[1]~I .output_async_reset = "none";
defparam \ReadData2[1]~I .output_power_up = "low";
defparam \ReadData2[1]~I .output_register_mode = "none";
defparam \ReadData2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[2]~I (
	.datain(\data|REGF|file~1148_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[2]));
// synopsys translate_off
defparam \ReadData2[2]~I .input_async_reset = "none";
defparam \ReadData2[2]~I .input_power_up = "low";
defparam \ReadData2[2]~I .input_register_mode = "none";
defparam \ReadData2[2]~I .input_sync_reset = "none";
defparam \ReadData2[2]~I .oe_async_reset = "none";
defparam \ReadData2[2]~I .oe_power_up = "low";
defparam \ReadData2[2]~I .oe_register_mode = "none";
defparam \ReadData2[2]~I .oe_sync_reset = "none";
defparam \ReadData2[2]~I .operation_mode = "output";
defparam \ReadData2[2]~I .output_async_reset = "none";
defparam \ReadData2[2]~I .output_power_up = "low";
defparam \ReadData2[2]~I .output_register_mode = "none";
defparam \ReadData2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[3]~I (
	.datain(\data|REGF|file~1153_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[3]));
// synopsys translate_off
defparam \ReadData2[3]~I .input_async_reset = "none";
defparam \ReadData2[3]~I .input_power_up = "low";
defparam \ReadData2[3]~I .input_register_mode = "none";
defparam \ReadData2[3]~I .input_sync_reset = "none";
defparam \ReadData2[3]~I .oe_async_reset = "none";
defparam \ReadData2[3]~I .oe_power_up = "low";
defparam \ReadData2[3]~I .oe_register_mode = "none";
defparam \ReadData2[3]~I .oe_sync_reset = "none";
defparam \ReadData2[3]~I .operation_mode = "output";
defparam \ReadData2[3]~I .output_async_reset = "none";
defparam \ReadData2[3]~I .output_power_up = "low";
defparam \ReadData2[3]~I .output_register_mode = "none";
defparam \ReadData2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[4]~I (
	.datain(\data|REGF|file~1158_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[4]));
// synopsys translate_off
defparam \ReadData2[4]~I .input_async_reset = "none";
defparam \ReadData2[4]~I .input_power_up = "low";
defparam \ReadData2[4]~I .input_register_mode = "none";
defparam \ReadData2[4]~I .input_sync_reset = "none";
defparam \ReadData2[4]~I .oe_async_reset = "none";
defparam \ReadData2[4]~I .oe_power_up = "low";
defparam \ReadData2[4]~I .oe_register_mode = "none";
defparam \ReadData2[4]~I .oe_sync_reset = "none";
defparam \ReadData2[4]~I .operation_mode = "output";
defparam \ReadData2[4]~I .output_async_reset = "none";
defparam \ReadData2[4]~I .output_power_up = "low";
defparam \ReadData2[4]~I .output_register_mode = "none";
defparam \ReadData2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[5]~I (
	.datain(\data|REGF|file~1163_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[5]));
// synopsys translate_off
defparam \ReadData2[5]~I .input_async_reset = "none";
defparam \ReadData2[5]~I .input_power_up = "low";
defparam \ReadData2[5]~I .input_register_mode = "none";
defparam \ReadData2[5]~I .input_sync_reset = "none";
defparam \ReadData2[5]~I .oe_async_reset = "none";
defparam \ReadData2[5]~I .oe_power_up = "low";
defparam \ReadData2[5]~I .oe_register_mode = "none";
defparam \ReadData2[5]~I .oe_sync_reset = "none";
defparam \ReadData2[5]~I .operation_mode = "output";
defparam \ReadData2[5]~I .output_async_reset = "none";
defparam \ReadData2[5]~I .output_power_up = "low";
defparam \ReadData2[5]~I .output_register_mode = "none";
defparam \ReadData2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[6]~I (
	.datain(\data|REGF|file~1168_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[6]));
// synopsys translate_off
defparam \ReadData2[6]~I .input_async_reset = "none";
defparam \ReadData2[6]~I .input_power_up = "low";
defparam \ReadData2[6]~I .input_register_mode = "none";
defparam \ReadData2[6]~I .input_sync_reset = "none";
defparam \ReadData2[6]~I .oe_async_reset = "none";
defparam \ReadData2[6]~I .oe_power_up = "low";
defparam \ReadData2[6]~I .oe_register_mode = "none";
defparam \ReadData2[6]~I .oe_sync_reset = "none";
defparam \ReadData2[6]~I .operation_mode = "output";
defparam \ReadData2[6]~I .output_async_reset = "none";
defparam \ReadData2[6]~I .output_power_up = "low";
defparam \ReadData2[6]~I .output_register_mode = "none";
defparam \ReadData2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[7]~I (
	.datain(\data|REGF|file~1173_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[7]));
// synopsys translate_off
defparam \ReadData2[7]~I .input_async_reset = "none";
defparam \ReadData2[7]~I .input_power_up = "low";
defparam \ReadData2[7]~I .input_register_mode = "none";
defparam \ReadData2[7]~I .input_sync_reset = "none";
defparam \ReadData2[7]~I .oe_async_reset = "none";
defparam \ReadData2[7]~I .oe_power_up = "low";
defparam \ReadData2[7]~I .oe_register_mode = "none";
defparam \ReadData2[7]~I .oe_sync_reset = "none";
defparam \ReadData2[7]~I .operation_mode = "output";
defparam \ReadData2[7]~I .output_async_reset = "none";
defparam \ReadData2[7]~I .output_power_up = "low";
defparam \ReadData2[7]~I .output_register_mode = "none";
defparam \ReadData2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[8]~I (
	.datain(\data|REGF|file~1178_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[8]));
// synopsys translate_off
defparam \ReadData2[8]~I .input_async_reset = "none";
defparam \ReadData2[8]~I .input_power_up = "low";
defparam \ReadData2[8]~I .input_register_mode = "none";
defparam \ReadData2[8]~I .input_sync_reset = "none";
defparam \ReadData2[8]~I .oe_async_reset = "none";
defparam \ReadData2[8]~I .oe_power_up = "low";
defparam \ReadData2[8]~I .oe_register_mode = "none";
defparam \ReadData2[8]~I .oe_sync_reset = "none";
defparam \ReadData2[8]~I .operation_mode = "output";
defparam \ReadData2[8]~I .output_async_reset = "none";
defparam \ReadData2[8]~I .output_power_up = "low";
defparam \ReadData2[8]~I .output_register_mode = "none";
defparam \ReadData2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[9]~I (
	.datain(\data|REGF|file~1183_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[9]));
// synopsys translate_off
defparam \ReadData2[9]~I .input_async_reset = "none";
defparam \ReadData2[9]~I .input_power_up = "low";
defparam \ReadData2[9]~I .input_register_mode = "none";
defparam \ReadData2[9]~I .input_sync_reset = "none";
defparam \ReadData2[9]~I .oe_async_reset = "none";
defparam \ReadData2[9]~I .oe_power_up = "low";
defparam \ReadData2[9]~I .oe_register_mode = "none";
defparam \ReadData2[9]~I .oe_sync_reset = "none";
defparam \ReadData2[9]~I .operation_mode = "output";
defparam \ReadData2[9]~I .output_async_reset = "none";
defparam \ReadData2[9]~I .output_power_up = "low";
defparam \ReadData2[9]~I .output_register_mode = "none";
defparam \ReadData2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[10]~I (
	.datain(\data|REGF|file~1188_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[10]));
// synopsys translate_off
defparam \ReadData2[10]~I .input_async_reset = "none";
defparam \ReadData2[10]~I .input_power_up = "low";
defparam \ReadData2[10]~I .input_register_mode = "none";
defparam \ReadData2[10]~I .input_sync_reset = "none";
defparam \ReadData2[10]~I .oe_async_reset = "none";
defparam \ReadData2[10]~I .oe_power_up = "low";
defparam \ReadData2[10]~I .oe_register_mode = "none";
defparam \ReadData2[10]~I .oe_sync_reset = "none";
defparam \ReadData2[10]~I .operation_mode = "output";
defparam \ReadData2[10]~I .output_async_reset = "none";
defparam \ReadData2[10]~I .output_power_up = "low";
defparam \ReadData2[10]~I .output_register_mode = "none";
defparam \ReadData2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[11]~I (
	.datain(\data|REGF|file~1193_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[11]));
// synopsys translate_off
defparam \ReadData2[11]~I .input_async_reset = "none";
defparam \ReadData2[11]~I .input_power_up = "low";
defparam \ReadData2[11]~I .input_register_mode = "none";
defparam \ReadData2[11]~I .input_sync_reset = "none";
defparam \ReadData2[11]~I .oe_async_reset = "none";
defparam \ReadData2[11]~I .oe_power_up = "low";
defparam \ReadData2[11]~I .oe_register_mode = "none";
defparam \ReadData2[11]~I .oe_sync_reset = "none";
defparam \ReadData2[11]~I .operation_mode = "output";
defparam \ReadData2[11]~I .output_async_reset = "none";
defparam \ReadData2[11]~I .output_power_up = "low";
defparam \ReadData2[11]~I .output_register_mode = "none";
defparam \ReadData2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[12]~I (
	.datain(\data|REGF|file~1198_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[12]));
// synopsys translate_off
defparam \ReadData2[12]~I .input_async_reset = "none";
defparam \ReadData2[12]~I .input_power_up = "low";
defparam \ReadData2[12]~I .input_register_mode = "none";
defparam \ReadData2[12]~I .input_sync_reset = "none";
defparam \ReadData2[12]~I .oe_async_reset = "none";
defparam \ReadData2[12]~I .oe_power_up = "low";
defparam \ReadData2[12]~I .oe_register_mode = "none";
defparam \ReadData2[12]~I .oe_sync_reset = "none";
defparam \ReadData2[12]~I .operation_mode = "output";
defparam \ReadData2[12]~I .output_async_reset = "none";
defparam \ReadData2[12]~I .output_power_up = "low";
defparam \ReadData2[12]~I .output_register_mode = "none";
defparam \ReadData2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[13]~I (
	.datain(\data|REGF|file~1203_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[13]));
// synopsys translate_off
defparam \ReadData2[13]~I .input_async_reset = "none";
defparam \ReadData2[13]~I .input_power_up = "low";
defparam \ReadData2[13]~I .input_register_mode = "none";
defparam \ReadData2[13]~I .input_sync_reset = "none";
defparam \ReadData2[13]~I .oe_async_reset = "none";
defparam \ReadData2[13]~I .oe_power_up = "low";
defparam \ReadData2[13]~I .oe_register_mode = "none";
defparam \ReadData2[13]~I .oe_sync_reset = "none";
defparam \ReadData2[13]~I .operation_mode = "output";
defparam \ReadData2[13]~I .output_async_reset = "none";
defparam \ReadData2[13]~I .output_power_up = "low";
defparam \ReadData2[13]~I .output_register_mode = "none";
defparam \ReadData2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[14]~I (
	.datain(\data|REGF|file~1208_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[14]));
// synopsys translate_off
defparam \ReadData2[14]~I .input_async_reset = "none";
defparam \ReadData2[14]~I .input_power_up = "low";
defparam \ReadData2[14]~I .input_register_mode = "none";
defparam \ReadData2[14]~I .input_sync_reset = "none";
defparam \ReadData2[14]~I .oe_async_reset = "none";
defparam \ReadData2[14]~I .oe_power_up = "low";
defparam \ReadData2[14]~I .oe_register_mode = "none";
defparam \ReadData2[14]~I .oe_sync_reset = "none";
defparam \ReadData2[14]~I .operation_mode = "output";
defparam \ReadData2[14]~I .output_async_reset = "none";
defparam \ReadData2[14]~I .output_power_up = "low";
defparam \ReadData2[14]~I .output_register_mode = "none";
defparam \ReadData2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[15]~I (
	.datain(\data|REGF|file~1213_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[15]));
// synopsys translate_off
defparam \ReadData2[15]~I .input_async_reset = "none";
defparam \ReadData2[15]~I .input_power_up = "low";
defparam \ReadData2[15]~I .input_register_mode = "none";
defparam \ReadData2[15]~I .input_sync_reset = "none";
defparam \ReadData2[15]~I .oe_async_reset = "none";
defparam \ReadData2[15]~I .oe_power_up = "low";
defparam \ReadData2[15]~I .oe_register_mode = "none";
defparam \ReadData2[15]~I .oe_sync_reset = "none";
defparam \ReadData2[15]~I .operation_mode = "output";
defparam \ReadData2[15]~I .output_async_reset = "none";
defparam \ReadData2[15]~I .output_power_up = "low";
defparam \ReadData2[15]~I .output_register_mode = "none";
defparam \ReadData2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[16]~I (
	.datain(\data|REGF|file~1218_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[16]));
// synopsys translate_off
defparam \ReadData2[16]~I .input_async_reset = "none";
defparam \ReadData2[16]~I .input_power_up = "low";
defparam \ReadData2[16]~I .input_register_mode = "none";
defparam \ReadData2[16]~I .input_sync_reset = "none";
defparam \ReadData2[16]~I .oe_async_reset = "none";
defparam \ReadData2[16]~I .oe_power_up = "low";
defparam \ReadData2[16]~I .oe_register_mode = "none";
defparam \ReadData2[16]~I .oe_sync_reset = "none";
defparam \ReadData2[16]~I .operation_mode = "output";
defparam \ReadData2[16]~I .output_async_reset = "none";
defparam \ReadData2[16]~I .output_power_up = "low";
defparam \ReadData2[16]~I .output_register_mode = "none";
defparam \ReadData2[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[17]~I (
	.datain(\data|REGF|file~1223_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[17]));
// synopsys translate_off
defparam \ReadData2[17]~I .input_async_reset = "none";
defparam \ReadData2[17]~I .input_power_up = "low";
defparam \ReadData2[17]~I .input_register_mode = "none";
defparam \ReadData2[17]~I .input_sync_reset = "none";
defparam \ReadData2[17]~I .oe_async_reset = "none";
defparam \ReadData2[17]~I .oe_power_up = "low";
defparam \ReadData2[17]~I .oe_register_mode = "none";
defparam \ReadData2[17]~I .oe_sync_reset = "none";
defparam \ReadData2[17]~I .operation_mode = "output";
defparam \ReadData2[17]~I .output_async_reset = "none";
defparam \ReadData2[17]~I .output_power_up = "low";
defparam \ReadData2[17]~I .output_register_mode = "none";
defparam \ReadData2[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[18]~I (
	.datain(\data|REGF|file~1228_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[18]));
// synopsys translate_off
defparam \ReadData2[18]~I .input_async_reset = "none";
defparam \ReadData2[18]~I .input_power_up = "low";
defparam \ReadData2[18]~I .input_register_mode = "none";
defparam \ReadData2[18]~I .input_sync_reset = "none";
defparam \ReadData2[18]~I .oe_async_reset = "none";
defparam \ReadData2[18]~I .oe_power_up = "low";
defparam \ReadData2[18]~I .oe_register_mode = "none";
defparam \ReadData2[18]~I .oe_sync_reset = "none";
defparam \ReadData2[18]~I .operation_mode = "output";
defparam \ReadData2[18]~I .output_async_reset = "none";
defparam \ReadData2[18]~I .output_power_up = "low";
defparam \ReadData2[18]~I .output_register_mode = "none";
defparam \ReadData2[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[19]~I (
	.datain(\data|REGF|file~1233_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[19]));
// synopsys translate_off
defparam \ReadData2[19]~I .input_async_reset = "none";
defparam \ReadData2[19]~I .input_power_up = "low";
defparam \ReadData2[19]~I .input_register_mode = "none";
defparam \ReadData2[19]~I .input_sync_reset = "none";
defparam \ReadData2[19]~I .oe_async_reset = "none";
defparam \ReadData2[19]~I .oe_power_up = "low";
defparam \ReadData2[19]~I .oe_register_mode = "none";
defparam \ReadData2[19]~I .oe_sync_reset = "none";
defparam \ReadData2[19]~I .operation_mode = "output";
defparam \ReadData2[19]~I .output_async_reset = "none";
defparam \ReadData2[19]~I .output_power_up = "low";
defparam \ReadData2[19]~I .output_register_mode = "none";
defparam \ReadData2[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[20]~I (
	.datain(\data|REGF|file~1238_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[20]));
// synopsys translate_off
defparam \ReadData2[20]~I .input_async_reset = "none";
defparam \ReadData2[20]~I .input_power_up = "low";
defparam \ReadData2[20]~I .input_register_mode = "none";
defparam \ReadData2[20]~I .input_sync_reset = "none";
defparam \ReadData2[20]~I .oe_async_reset = "none";
defparam \ReadData2[20]~I .oe_power_up = "low";
defparam \ReadData2[20]~I .oe_register_mode = "none";
defparam \ReadData2[20]~I .oe_sync_reset = "none";
defparam \ReadData2[20]~I .operation_mode = "output";
defparam \ReadData2[20]~I .output_async_reset = "none";
defparam \ReadData2[20]~I .output_power_up = "low";
defparam \ReadData2[20]~I .output_register_mode = "none";
defparam \ReadData2[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[21]~I (
	.datain(\data|REGF|file~1243_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[21]));
// synopsys translate_off
defparam \ReadData2[21]~I .input_async_reset = "none";
defparam \ReadData2[21]~I .input_power_up = "low";
defparam \ReadData2[21]~I .input_register_mode = "none";
defparam \ReadData2[21]~I .input_sync_reset = "none";
defparam \ReadData2[21]~I .oe_async_reset = "none";
defparam \ReadData2[21]~I .oe_power_up = "low";
defparam \ReadData2[21]~I .oe_register_mode = "none";
defparam \ReadData2[21]~I .oe_sync_reset = "none";
defparam \ReadData2[21]~I .operation_mode = "output";
defparam \ReadData2[21]~I .output_async_reset = "none";
defparam \ReadData2[21]~I .output_power_up = "low";
defparam \ReadData2[21]~I .output_register_mode = "none";
defparam \ReadData2[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[22]~I (
	.datain(\data|REGF|file~1248_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[22]));
// synopsys translate_off
defparam \ReadData2[22]~I .input_async_reset = "none";
defparam \ReadData2[22]~I .input_power_up = "low";
defparam \ReadData2[22]~I .input_register_mode = "none";
defparam \ReadData2[22]~I .input_sync_reset = "none";
defparam \ReadData2[22]~I .oe_async_reset = "none";
defparam \ReadData2[22]~I .oe_power_up = "low";
defparam \ReadData2[22]~I .oe_register_mode = "none";
defparam \ReadData2[22]~I .oe_sync_reset = "none";
defparam \ReadData2[22]~I .operation_mode = "output";
defparam \ReadData2[22]~I .output_async_reset = "none";
defparam \ReadData2[22]~I .output_power_up = "low";
defparam \ReadData2[22]~I .output_register_mode = "none";
defparam \ReadData2[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[23]~I (
	.datain(\data|REGF|file~1253_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[23]));
// synopsys translate_off
defparam \ReadData2[23]~I .input_async_reset = "none";
defparam \ReadData2[23]~I .input_power_up = "low";
defparam \ReadData2[23]~I .input_register_mode = "none";
defparam \ReadData2[23]~I .input_sync_reset = "none";
defparam \ReadData2[23]~I .oe_async_reset = "none";
defparam \ReadData2[23]~I .oe_power_up = "low";
defparam \ReadData2[23]~I .oe_register_mode = "none";
defparam \ReadData2[23]~I .oe_sync_reset = "none";
defparam \ReadData2[23]~I .operation_mode = "output";
defparam \ReadData2[23]~I .output_async_reset = "none";
defparam \ReadData2[23]~I .output_power_up = "low";
defparam \ReadData2[23]~I .output_register_mode = "none";
defparam \ReadData2[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[24]~I (
	.datain(\data|REGF|file~1258_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[24]));
// synopsys translate_off
defparam \ReadData2[24]~I .input_async_reset = "none";
defparam \ReadData2[24]~I .input_power_up = "low";
defparam \ReadData2[24]~I .input_register_mode = "none";
defparam \ReadData2[24]~I .input_sync_reset = "none";
defparam \ReadData2[24]~I .oe_async_reset = "none";
defparam \ReadData2[24]~I .oe_power_up = "low";
defparam \ReadData2[24]~I .oe_register_mode = "none";
defparam \ReadData2[24]~I .oe_sync_reset = "none";
defparam \ReadData2[24]~I .operation_mode = "output";
defparam \ReadData2[24]~I .output_async_reset = "none";
defparam \ReadData2[24]~I .output_power_up = "low";
defparam \ReadData2[24]~I .output_register_mode = "none";
defparam \ReadData2[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[25]~I (
	.datain(\data|REGF|file~1263_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[25]));
// synopsys translate_off
defparam \ReadData2[25]~I .input_async_reset = "none";
defparam \ReadData2[25]~I .input_power_up = "low";
defparam \ReadData2[25]~I .input_register_mode = "none";
defparam \ReadData2[25]~I .input_sync_reset = "none";
defparam \ReadData2[25]~I .oe_async_reset = "none";
defparam \ReadData2[25]~I .oe_power_up = "low";
defparam \ReadData2[25]~I .oe_register_mode = "none";
defparam \ReadData2[25]~I .oe_sync_reset = "none";
defparam \ReadData2[25]~I .operation_mode = "output";
defparam \ReadData2[25]~I .output_async_reset = "none";
defparam \ReadData2[25]~I .output_power_up = "low";
defparam \ReadData2[25]~I .output_register_mode = "none";
defparam \ReadData2[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[26]~I (
	.datain(\data|REGF|file~1268_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[26]));
// synopsys translate_off
defparam \ReadData2[26]~I .input_async_reset = "none";
defparam \ReadData2[26]~I .input_power_up = "low";
defparam \ReadData2[26]~I .input_register_mode = "none";
defparam \ReadData2[26]~I .input_sync_reset = "none";
defparam \ReadData2[26]~I .oe_async_reset = "none";
defparam \ReadData2[26]~I .oe_power_up = "low";
defparam \ReadData2[26]~I .oe_register_mode = "none";
defparam \ReadData2[26]~I .oe_sync_reset = "none";
defparam \ReadData2[26]~I .operation_mode = "output";
defparam \ReadData2[26]~I .output_async_reset = "none";
defparam \ReadData2[26]~I .output_power_up = "low";
defparam \ReadData2[26]~I .output_register_mode = "none";
defparam \ReadData2[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[27]~I (
	.datain(\data|REGF|file~1273_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[27]));
// synopsys translate_off
defparam \ReadData2[27]~I .input_async_reset = "none";
defparam \ReadData2[27]~I .input_power_up = "low";
defparam \ReadData2[27]~I .input_register_mode = "none";
defparam \ReadData2[27]~I .input_sync_reset = "none";
defparam \ReadData2[27]~I .oe_async_reset = "none";
defparam \ReadData2[27]~I .oe_power_up = "low";
defparam \ReadData2[27]~I .oe_register_mode = "none";
defparam \ReadData2[27]~I .oe_sync_reset = "none";
defparam \ReadData2[27]~I .operation_mode = "output";
defparam \ReadData2[27]~I .output_async_reset = "none";
defparam \ReadData2[27]~I .output_power_up = "low";
defparam \ReadData2[27]~I .output_register_mode = "none";
defparam \ReadData2[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[28]~I (
	.datain(\data|REGF|file~1278_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[28]));
// synopsys translate_off
defparam \ReadData2[28]~I .input_async_reset = "none";
defparam \ReadData2[28]~I .input_power_up = "low";
defparam \ReadData2[28]~I .input_register_mode = "none";
defparam \ReadData2[28]~I .input_sync_reset = "none";
defparam \ReadData2[28]~I .oe_async_reset = "none";
defparam \ReadData2[28]~I .oe_power_up = "low";
defparam \ReadData2[28]~I .oe_register_mode = "none";
defparam \ReadData2[28]~I .oe_sync_reset = "none";
defparam \ReadData2[28]~I .operation_mode = "output";
defparam \ReadData2[28]~I .output_async_reset = "none";
defparam \ReadData2[28]~I .output_power_up = "low";
defparam \ReadData2[28]~I .output_register_mode = "none";
defparam \ReadData2[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[29]~I (
	.datain(\data|REGF|file~1283_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[29]));
// synopsys translate_off
defparam \ReadData2[29]~I .input_async_reset = "none";
defparam \ReadData2[29]~I .input_power_up = "low";
defparam \ReadData2[29]~I .input_register_mode = "none";
defparam \ReadData2[29]~I .input_sync_reset = "none";
defparam \ReadData2[29]~I .oe_async_reset = "none";
defparam \ReadData2[29]~I .oe_power_up = "low";
defparam \ReadData2[29]~I .oe_register_mode = "none";
defparam \ReadData2[29]~I .oe_sync_reset = "none";
defparam \ReadData2[29]~I .operation_mode = "output";
defparam \ReadData2[29]~I .output_async_reset = "none";
defparam \ReadData2[29]~I .output_power_up = "low";
defparam \ReadData2[29]~I .output_register_mode = "none";
defparam \ReadData2[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[30]~I (
	.datain(\data|REGF|file~1288_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[30]));
// synopsys translate_off
defparam \ReadData2[30]~I .input_async_reset = "none";
defparam \ReadData2[30]~I .input_power_up = "low";
defparam \ReadData2[30]~I .input_register_mode = "none";
defparam \ReadData2[30]~I .input_sync_reset = "none";
defparam \ReadData2[30]~I .oe_async_reset = "none";
defparam \ReadData2[30]~I .oe_power_up = "low";
defparam \ReadData2[30]~I .oe_register_mode = "none";
defparam \ReadData2[30]~I .oe_sync_reset = "none";
defparam \ReadData2[30]~I .operation_mode = "output";
defparam \ReadData2[30]~I .output_async_reset = "none";
defparam \ReadData2[30]~I .output_power_up = "low";
defparam \ReadData2[30]~I .output_register_mode = "none";
defparam \ReadData2[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ReadData2[31]~I (
	.datain(\data|REGF|file~1293_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadData2[31]));
// synopsys translate_off
defparam \ReadData2[31]~I .input_async_reset = "none";
defparam \ReadData2[31]~I .input_power_up = "low";
defparam \ReadData2[31]~I .input_register_mode = "none";
defparam \ReadData2[31]~I .input_sync_reset = "none";
defparam \ReadData2[31]~I .oe_async_reset = "none";
defparam \ReadData2[31]~I .oe_power_up = "low";
defparam \ReadData2[31]~I .oe_register_mode = "none";
defparam \ReadData2[31]~I .oe_sync_reset = "none";
defparam \ReadData2[31]~I .operation_mode = "output";
defparam \ReadData2[31]~I .output_async_reset = "none";
defparam \ReadData2[31]~I .output_power_up = "low";
defparam \ReadData2[31]~I .output_register_mode = "none";
defparam \ReadData2[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUControl[0]~I (
	.datain(\controller|ALUControl [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[0]));
// synopsys translate_off
defparam \ALUControl[0]~I .input_async_reset = "none";
defparam \ALUControl[0]~I .input_power_up = "low";
defparam \ALUControl[0]~I .input_register_mode = "none";
defparam \ALUControl[0]~I .input_sync_reset = "none";
defparam \ALUControl[0]~I .oe_async_reset = "none";
defparam \ALUControl[0]~I .oe_power_up = "low";
defparam \ALUControl[0]~I .oe_register_mode = "none";
defparam \ALUControl[0]~I .oe_sync_reset = "none";
defparam \ALUControl[0]~I .operation_mode = "output";
defparam \ALUControl[0]~I .output_async_reset = "none";
defparam \ALUControl[0]~I .output_power_up = "low";
defparam \ALUControl[0]~I .output_register_mode = "none";
defparam \ALUControl[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUControl[1]~I (
	.datain(\controller|ALUControl [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[1]));
// synopsys translate_off
defparam \ALUControl[1]~I .input_async_reset = "none";
defparam \ALUControl[1]~I .input_power_up = "low";
defparam \ALUControl[1]~I .input_register_mode = "none";
defparam \ALUControl[1]~I .input_sync_reset = "none";
defparam \ALUControl[1]~I .oe_async_reset = "none";
defparam \ALUControl[1]~I .oe_power_up = "low";
defparam \ALUControl[1]~I .oe_register_mode = "none";
defparam \ALUControl[1]~I .oe_sync_reset = "none";
defparam \ALUControl[1]~I .operation_mode = "output";
defparam \ALUControl[1]~I .output_async_reset = "none";
defparam \ALUControl[1]~I .output_power_up = "low";
defparam \ALUControl[1]~I .output_register_mode = "none";
defparam \ALUControl[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUControl[2]~I (
	.datain(\controller|ALUControl [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUControl[2]));
// synopsys translate_off
defparam \ALUControl[2]~I .input_async_reset = "none";
defparam \ALUControl[2]~I .input_power_up = "low";
defparam \ALUControl[2]~I .input_register_mode = "none";
defparam \ALUControl[2]~I .input_sync_reset = "none";
defparam \ALUControl[2]~I .oe_async_reset = "none";
defparam \ALUControl[2]~I .oe_power_up = "low";
defparam \ALUControl[2]~I .oe_register_mode = "none";
defparam \ALUControl[2]~I .oe_sync_reset = "none";
defparam \ALUControl[2]~I .operation_mode = "output";
defparam \ALUControl[2]~I .output_async_reset = "none";
defparam \ALUControl[2]~I .output_power_up = "low";
defparam \ALUControl[2]~I .output_register_mode = "none";
defparam \ALUControl[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[0]~I (
	.datain(\data|mux3|O[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[0]));
// synopsys translate_off
defparam \REGOut[0]~I .input_async_reset = "none";
defparam \REGOut[0]~I .input_power_up = "low";
defparam \REGOut[0]~I .input_register_mode = "none";
defparam \REGOut[0]~I .input_sync_reset = "none";
defparam \REGOut[0]~I .oe_async_reset = "none";
defparam \REGOut[0]~I .oe_power_up = "low";
defparam \REGOut[0]~I .oe_register_mode = "none";
defparam \REGOut[0]~I .oe_sync_reset = "none";
defparam \REGOut[0]~I .operation_mode = "output";
defparam \REGOut[0]~I .output_async_reset = "none";
defparam \REGOut[0]~I .output_power_up = "low";
defparam \REGOut[0]~I .output_register_mode = "none";
defparam \REGOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[1]~I (
	.datain(\data|mux3|O[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[1]));
// synopsys translate_off
defparam \REGOut[1]~I .input_async_reset = "none";
defparam \REGOut[1]~I .input_power_up = "low";
defparam \REGOut[1]~I .input_register_mode = "none";
defparam \REGOut[1]~I .input_sync_reset = "none";
defparam \REGOut[1]~I .oe_async_reset = "none";
defparam \REGOut[1]~I .oe_power_up = "low";
defparam \REGOut[1]~I .oe_register_mode = "none";
defparam \REGOut[1]~I .oe_sync_reset = "none";
defparam \REGOut[1]~I .operation_mode = "output";
defparam \REGOut[1]~I .output_async_reset = "none";
defparam \REGOut[1]~I .output_power_up = "low";
defparam \REGOut[1]~I .output_register_mode = "none";
defparam \REGOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[2]~I (
	.datain(\data|mux3|O[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[2]));
// synopsys translate_off
defparam \REGOut[2]~I .input_async_reset = "none";
defparam \REGOut[2]~I .input_power_up = "low";
defparam \REGOut[2]~I .input_register_mode = "none";
defparam \REGOut[2]~I .input_sync_reset = "none";
defparam \REGOut[2]~I .oe_async_reset = "none";
defparam \REGOut[2]~I .oe_power_up = "low";
defparam \REGOut[2]~I .oe_register_mode = "none";
defparam \REGOut[2]~I .oe_sync_reset = "none";
defparam \REGOut[2]~I .operation_mode = "output";
defparam \REGOut[2]~I .output_async_reset = "none";
defparam \REGOut[2]~I .output_power_up = "low";
defparam \REGOut[2]~I .output_register_mode = "none";
defparam \REGOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[3]~I (
	.datain(\data|mux3|O[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[3]));
// synopsys translate_off
defparam \REGOut[3]~I .input_async_reset = "none";
defparam \REGOut[3]~I .input_power_up = "low";
defparam \REGOut[3]~I .input_register_mode = "none";
defparam \REGOut[3]~I .input_sync_reset = "none";
defparam \REGOut[3]~I .oe_async_reset = "none";
defparam \REGOut[3]~I .oe_power_up = "low";
defparam \REGOut[3]~I .oe_register_mode = "none";
defparam \REGOut[3]~I .oe_sync_reset = "none";
defparam \REGOut[3]~I .operation_mode = "output";
defparam \REGOut[3]~I .output_async_reset = "none";
defparam \REGOut[3]~I .output_power_up = "low";
defparam \REGOut[3]~I .output_register_mode = "none";
defparam \REGOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[4]~I (
	.datain(\data|mux3|O[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[4]));
// synopsys translate_off
defparam \REGOut[4]~I .input_async_reset = "none";
defparam \REGOut[4]~I .input_power_up = "low";
defparam \REGOut[4]~I .input_register_mode = "none";
defparam \REGOut[4]~I .input_sync_reset = "none";
defparam \REGOut[4]~I .oe_async_reset = "none";
defparam \REGOut[4]~I .oe_power_up = "low";
defparam \REGOut[4]~I .oe_register_mode = "none";
defparam \REGOut[4]~I .oe_sync_reset = "none";
defparam \REGOut[4]~I .operation_mode = "output";
defparam \REGOut[4]~I .output_async_reset = "none";
defparam \REGOut[4]~I .output_power_up = "low";
defparam \REGOut[4]~I .output_register_mode = "none";
defparam \REGOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[5]~I (
	.datain(\data|mux3|O[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[5]));
// synopsys translate_off
defparam \REGOut[5]~I .input_async_reset = "none";
defparam \REGOut[5]~I .input_power_up = "low";
defparam \REGOut[5]~I .input_register_mode = "none";
defparam \REGOut[5]~I .input_sync_reset = "none";
defparam \REGOut[5]~I .oe_async_reset = "none";
defparam \REGOut[5]~I .oe_power_up = "low";
defparam \REGOut[5]~I .oe_register_mode = "none";
defparam \REGOut[5]~I .oe_sync_reset = "none";
defparam \REGOut[5]~I .operation_mode = "output";
defparam \REGOut[5]~I .output_async_reset = "none";
defparam \REGOut[5]~I .output_power_up = "low";
defparam \REGOut[5]~I .output_register_mode = "none";
defparam \REGOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[6]~I (
	.datain(\data|mux3|O[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[6]));
// synopsys translate_off
defparam \REGOut[6]~I .input_async_reset = "none";
defparam \REGOut[6]~I .input_power_up = "low";
defparam \REGOut[6]~I .input_register_mode = "none";
defparam \REGOut[6]~I .input_sync_reset = "none";
defparam \REGOut[6]~I .oe_async_reset = "none";
defparam \REGOut[6]~I .oe_power_up = "low";
defparam \REGOut[6]~I .oe_register_mode = "none";
defparam \REGOut[6]~I .oe_sync_reset = "none";
defparam \REGOut[6]~I .operation_mode = "output";
defparam \REGOut[6]~I .output_async_reset = "none";
defparam \REGOut[6]~I .output_power_up = "low";
defparam \REGOut[6]~I .output_register_mode = "none";
defparam \REGOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[7]~I (
	.datain(\data|mux3|O[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[7]));
// synopsys translate_off
defparam \REGOut[7]~I .input_async_reset = "none";
defparam \REGOut[7]~I .input_power_up = "low";
defparam \REGOut[7]~I .input_register_mode = "none";
defparam \REGOut[7]~I .input_sync_reset = "none";
defparam \REGOut[7]~I .oe_async_reset = "none";
defparam \REGOut[7]~I .oe_power_up = "low";
defparam \REGOut[7]~I .oe_register_mode = "none";
defparam \REGOut[7]~I .oe_sync_reset = "none";
defparam \REGOut[7]~I .operation_mode = "output";
defparam \REGOut[7]~I .output_async_reset = "none";
defparam \REGOut[7]~I .output_power_up = "low";
defparam \REGOut[7]~I .output_register_mode = "none";
defparam \REGOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[8]~I (
	.datain(\data|mux3|O[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[8]));
// synopsys translate_off
defparam \REGOut[8]~I .input_async_reset = "none";
defparam \REGOut[8]~I .input_power_up = "low";
defparam \REGOut[8]~I .input_register_mode = "none";
defparam \REGOut[8]~I .input_sync_reset = "none";
defparam \REGOut[8]~I .oe_async_reset = "none";
defparam \REGOut[8]~I .oe_power_up = "low";
defparam \REGOut[8]~I .oe_register_mode = "none";
defparam \REGOut[8]~I .oe_sync_reset = "none";
defparam \REGOut[8]~I .operation_mode = "output";
defparam \REGOut[8]~I .output_async_reset = "none";
defparam \REGOut[8]~I .output_power_up = "low";
defparam \REGOut[8]~I .output_register_mode = "none";
defparam \REGOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[9]~I (
	.datain(\data|mux3|O[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[9]));
// synopsys translate_off
defparam \REGOut[9]~I .input_async_reset = "none";
defparam \REGOut[9]~I .input_power_up = "low";
defparam \REGOut[9]~I .input_register_mode = "none";
defparam \REGOut[9]~I .input_sync_reset = "none";
defparam \REGOut[9]~I .oe_async_reset = "none";
defparam \REGOut[9]~I .oe_power_up = "low";
defparam \REGOut[9]~I .oe_register_mode = "none";
defparam \REGOut[9]~I .oe_sync_reset = "none";
defparam \REGOut[9]~I .operation_mode = "output";
defparam \REGOut[9]~I .output_async_reset = "none";
defparam \REGOut[9]~I .output_power_up = "low";
defparam \REGOut[9]~I .output_register_mode = "none";
defparam \REGOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[10]~I (
	.datain(\data|mux3|O[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[10]));
// synopsys translate_off
defparam \REGOut[10]~I .input_async_reset = "none";
defparam \REGOut[10]~I .input_power_up = "low";
defparam \REGOut[10]~I .input_register_mode = "none";
defparam \REGOut[10]~I .input_sync_reset = "none";
defparam \REGOut[10]~I .oe_async_reset = "none";
defparam \REGOut[10]~I .oe_power_up = "low";
defparam \REGOut[10]~I .oe_register_mode = "none";
defparam \REGOut[10]~I .oe_sync_reset = "none";
defparam \REGOut[10]~I .operation_mode = "output";
defparam \REGOut[10]~I .output_async_reset = "none";
defparam \REGOut[10]~I .output_power_up = "low";
defparam \REGOut[10]~I .output_register_mode = "none";
defparam \REGOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[11]~I (
	.datain(\data|mux3|O[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[11]));
// synopsys translate_off
defparam \REGOut[11]~I .input_async_reset = "none";
defparam \REGOut[11]~I .input_power_up = "low";
defparam \REGOut[11]~I .input_register_mode = "none";
defparam \REGOut[11]~I .input_sync_reset = "none";
defparam \REGOut[11]~I .oe_async_reset = "none";
defparam \REGOut[11]~I .oe_power_up = "low";
defparam \REGOut[11]~I .oe_register_mode = "none";
defparam \REGOut[11]~I .oe_sync_reset = "none";
defparam \REGOut[11]~I .operation_mode = "output";
defparam \REGOut[11]~I .output_async_reset = "none";
defparam \REGOut[11]~I .output_power_up = "low";
defparam \REGOut[11]~I .output_register_mode = "none";
defparam \REGOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[12]~I (
	.datain(\data|mux3|O[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[12]));
// synopsys translate_off
defparam \REGOut[12]~I .input_async_reset = "none";
defparam \REGOut[12]~I .input_power_up = "low";
defparam \REGOut[12]~I .input_register_mode = "none";
defparam \REGOut[12]~I .input_sync_reset = "none";
defparam \REGOut[12]~I .oe_async_reset = "none";
defparam \REGOut[12]~I .oe_power_up = "low";
defparam \REGOut[12]~I .oe_register_mode = "none";
defparam \REGOut[12]~I .oe_sync_reset = "none";
defparam \REGOut[12]~I .operation_mode = "output";
defparam \REGOut[12]~I .output_async_reset = "none";
defparam \REGOut[12]~I .output_power_up = "low";
defparam \REGOut[12]~I .output_register_mode = "none";
defparam \REGOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[13]~I (
	.datain(\data|mux3|O[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[13]));
// synopsys translate_off
defparam \REGOut[13]~I .input_async_reset = "none";
defparam \REGOut[13]~I .input_power_up = "low";
defparam \REGOut[13]~I .input_register_mode = "none";
defparam \REGOut[13]~I .input_sync_reset = "none";
defparam \REGOut[13]~I .oe_async_reset = "none";
defparam \REGOut[13]~I .oe_power_up = "low";
defparam \REGOut[13]~I .oe_register_mode = "none";
defparam \REGOut[13]~I .oe_sync_reset = "none";
defparam \REGOut[13]~I .operation_mode = "output";
defparam \REGOut[13]~I .output_async_reset = "none";
defparam \REGOut[13]~I .output_power_up = "low";
defparam \REGOut[13]~I .output_register_mode = "none";
defparam \REGOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[14]~I (
	.datain(\data|mux3|O[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[14]));
// synopsys translate_off
defparam \REGOut[14]~I .input_async_reset = "none";
defparam \REGOut[14]~I .input_power_up = "low";
defparam \REGOut[14]~I .input_register_mode = "none";
defparam \REGOut[14]~I .input_sync_reset = "none";
defparam \REGOut[14]~I .oe_async_reset = "none";
defparam \REGOut[14]~I .oe_power_up = "low";
defparam \REGOut[14]~I .oe_register_mode = "none";
defparam \REGOut[14]~I .oe_sync_reset = "none";
defparam \REGOut[14]~I .operation_mode = "output";
defparam \REGOut[14]~I .output_async_reset = "none";
defparam \REGOut[14]~I .output_power_up = "low";
defparam \REGOut[14]~I .output_register_mode = "none";
defparam \REGOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[15]~I (
	.datain(\data|mux3|O[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[15]));
// synopsys translate_off
defparam \REGOut[15]~I .input_async_reset = "none";
defparam \REGOut[15]~I .input_power_up = "low";
defparam \REGOut[15]~I .input_register_mode = "none";
defparam \REGOut[15]~I .input_sync_reset = "none";
defparam \REGOut[15]~I .oe_async_reset = "none";
defparam \REGOut[15]~I .oe_power_up = "low";
defparam \REGOut[15]~I .oe_register_mode = "none";
defparam \REGOut[15]~I .oe_sync_reset = "none";
defparam \REGOut[15]~I .operation_mode = "output";
defparam \REGOut[15]~I .output_async_reset = "none";
defparam \REGOut[15]~I .output_power_up = "low";
defparam \REGOut[15]~I .output_register_mode = "none";
defparam \REGOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[16]~I (
	.datain(\data|mux3|O[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[16]));
// synopsys translate_off
defparam \REGOut[16]~I .input_async_reset = "none";
defparam \REGOut[16]~I .input_power_up = "low";
defparam \REGOut[16]~I .input_register_mode = "none";
defparam \REGOut[16]~I .input_sync_reset = "none";
defparam \REGOut[16]~I .oe_async_reset = "none";
defparam \REGOut[16]~I .oe_power_up = "low";
defparam \REGOut[16]~I .oe_register_mode = "none";
defparam \REGOut[16]~I .oe_sync_reset = "none";
defparam \REGOut[16]~I .operation_mode = "output";
defparam \REGOut[16]~I .output_async_reset = "none";
defparam \REGOut[16]~I .output_power_up = "low";
defparam \REGOut[16]~I .output_register_mode = "none";
defparam \REGOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[17]~I (
	.datain(\data|mux3|O[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[17]));
// synopsys translate_off
defparam \REGOut[17]~I .input_async_reset = "none";
defparam \REGOut[17]~I .input_power_up = "low";
defparam \REGOut[17]~I .input_register_mode = "none";
defparam \REGOut[17]~I .input_sync_reset = "none";
defparam \REGOut[17]~I .oe_async_reset = "none";
defparam \REGOut[17]~I .oe_power_up = "low";
defparam \REGOut[17]~I .oe_register_mode = "none";
defparam \REGOut[17]~I .oe_sync_reset = "none";
defparam \REGOut[17]~I .operation_mode = "output";
defparam \REGOut[17]~I .output_async_reset = "none";
defparam \REGOut[17]~I .output_power_up = "low";
defparam \REGOut[17]~I .output_register_mode = "none";
defparam \REGOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[18]~I (
	.datain(\data|mux3|O[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[18]));
// synopsys translate_off
defparam \REGOut[18]~I .input_async_reset = "none";
defparam \REGOut[18]~I .input_power_up = "low";
defparam \REGOut[18]~I .input_register_mode = "none";
defparam \REGOut[18]~I .input_sync_reset = "none";
defparam \REGOut[18]~I .oe_async_reset = "none";
defparam \REGOut[18]~I .oe_power_up = "low";
defparam \REGOut[18]~I .oe_register_mode = "none";
defparam \REGOut[18]~I .oe_sync_reset = "none";
defparam \REGOut[18]~I .operation_mode = "output";
defparam \REGOut[18]~I .output_async_reset = "none";
defparam \REGOut[18]~I .output_power_up = "low";
defparam \REGOut[18]~I .output_register_mode = "none";
defparam \REGOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[19]~I (
	.datain(\data|mux3|O[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[19]));
// synopsys translate_off
defparam \REGOut[19]~I .input_async_reset = "none";
defparam \REGOut[19]~I .input_power_up = "low";
defparam \REGOut[19]~I .input_register_mode = "none";
defparam \REGOut[19]~I .input_sync_reset = "none";
defparam \REGOut[19]~I .oe_async_reset = "none";
defparam \REGOut[19]~I .oe_power_up = "low";
defparam \REGOut[19]~I .oe_register_mode = "none";
defparam \REGOut[19]~I .oe_sync_reset = "none";
defparam \REGOut[19]~I .operation_mode = "output";
defparam \REGOut[19]~I .output_async_reset = "none";
defparam \REGOut[19]~I .output_power_up = "low";
defparam \REGOut[19]~I .output_register_mode = "none";
defparam \REGOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[20]~I (
	.datain(\data|mux3|O[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[20]));
// synopsys translate_off
defparam \REGOut[20]~I .input_async_reset = "none";
defparam \REGOut[20]~I .input_power_up = "low";
defparam \REGOut[20]~I .input_register_mode = "none";
defparam \REGOut[20]~I .input_sync_reset = "none";
defparam \REGOut[20]~I .oe_async_reset = "none";
defparam \REGOut[20]~I .oe_power_up = "low";
defparam \REGOut[20]~I .oe_register_mode = "none";
defparam \REGOut[20]~I .oe_sync_reset = "none";
defparam \REGOut[20]~I .operation_mode = "output";
defparam \REGOut[20]~I .output_async_reset = "none";
defparam \REGOut[20]~I .output_power_up = "low";
defparam \REGOut[20]~I .output_register_mode = "none";
defparam \REGOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[21]~I (
	.datain(\data|mux3|O[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[21]));
// synopsys translate_off
defparam \REGOut[21]~I .input_async_reset = "none";
defparam \REGOut[21]~I .input_power_up = "low";
defparam \REGOut[21]~I .input_register_mode = "none";
defparam \REGOut[21]~I .input_sync_reset = "none";
defparam \REGOut[21]~I .oe_async_reset = "none";
defparam \REGOut[21]~I .oe_power_up = "low";
defparam \REGOut[21]~I .oe_register_mode = "none";
defparam \REGOut[21]~I .oe_sync_reset = "none";
defparam \REGOut[21]~I .operation_mode = "output";
defparam \REGOut[21]~I .output_async_reset = "none";
defparam \REGOut[21]~I .output_power_up = "low";
defparam \REGOut[21]~I .output_register_mode = "none";
defparam \REGOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[22]~I (
	.datain(\data|mux3|O[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[22]));
// synopsys translate_off
defparam \REGOut[22]~I .input_async_reset = "none";
defparam \REGOut[22]~I .input_power_up = "low";
defparam \REGOut[22]~I .input_register_mode = "none";
defparam \REGOut[22]~I .input_sync_reset = "none";
defparam \REGOut[22]~I .oe_async_reset = "none";
defparam \REGOut[22]~I .oe_power_up = "low";
defparam \REGOut[22]~I .oe_register_mode = "none";
defparam \REGOut[22]~I .oe_sync_reset = "none";
defparam \REGOut[22]~I .operation_mode = "output";
defparam \REGOut[22]~I .output_async_reset = "none";
defparam \REGOut[22]~I .output_power_up = "low";
defparam \REGOut[22]~I .output_register_mode = "none";
defparam \REGOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[23]~I (
	.datain(\data|mux3|O[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[23]));
// synopsys translate_off
defparam \REGOut[23]~I .input_async_reset = "none";
defparam \REGOut[23]~I .input_power_up = "low";
defparam \REGOut[23]~I .input_register_mode = "none";
defparam \REGOut[23]~I .input_sync_reset = "none";
defparam \REGOut[23]~I .oe_async_reset = "none";
defparam \REGOut[23]~I .oe_power_up = "low";
defparam \REGOut[23]~I .oe_register_mode = "none";
defparam \REGOut[23]~I .oe_sync_reset = "none";
defparam \REGOut[23]~I .operation_mode = "output";
defparam \REGOut[23]~I .output_async_reset = "none";
defparam \REGOut[23]~I .output_power_up = "low";
defparam \REGOut[23]~I .output_register_mode = "none";
defparam \REGOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[24]~I (
	.datain(\data|mux3|O[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[24]));
// synopsys translate_off
defparam \REGOut[24]~I .input_async_reset = "none";
defparam \REGOut[24]~I .input_power_up = "low";
defparam \REGOut[24]~I .input_register_mode = "none";
defparam \REGOut[24]~I .input_sync_reset = "none";
defparam \REGOut[24]~I .oe_async_reset = "none";
defparam \REGOut[24]~I .oe_power_up = "low";
defparam \REGOut[24]~I .oe_register_mode = "none";
defparam \REGOut[24]~I .oe_sync_reset = "none";
defparam \REGOut[24]~I .operation_mode = "output";
defparam \REGOut[24]~I .output_async_reset = "none";
defparam \REGOut[24]~I .output_power_up = "low";
defparam \REGOut[24]~I .output_register_mode = "none";
defparam \REGOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[25]~I (
	.datain(\data|mux3|O[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[25]));
// synopsys translate_off
defparam \REGOut[25]~I .input_async_reset = "none";
defparam \REGOut[25]~I .input_power_up = "low";
defparam \REGOut[25]~I .input_register_mode = "none";
defparam \REGOut[25]~I .input_sync_reset = "none";
defparam \REGOut[25]~I .oe_async_reset = "none";
defparam \REGOut[25]~I .oe_power_up = "low";
defparam \REGOut[25]~I .oe_register_mode = "none";
defparam \REGOut[25]~I .oe_sync_reset = "none";
defparam \REGOut[25]~I .operation_mode = "output";
defparam \REGOut[25]~I .output_async_reset = "none";
defparam \REGOut[25]~I .output_power_up = "low";
defparam \REGOut[25]~I .output_register_mode = "none";
defparam \REGOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[26]~I (
	.datain(\data|mux3|O[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[26]));
// synopsys translate_off
defparam \REGOut[26]~I .input_async_reset = "none";
defparam \REGOut[26]~I .input_power_up = "low";
defparam \REGOut[26]~I .input_register_mode = "none";
defparam \REGOut[26]~I .input_sync_reset = "none";
defparam \REGOut[26]~I .oe_async_reset = "none";
defparam \REGOut[26]~I .oe_power_up = "low";
defparam \REGOut[26]~I .oe_register_mode = "none";
defparam \REGOut[26]~I .oe_sync_reset = "none";
defparam \REGOut[26]~I .operation_mode = "output";
defparam \REGOut[26]~I .output_async_reset = "none";
defparam \REGOut[26]~I .output_power_up = "low";
defparam \REGOut[26]~I .output_register_mode = "none";
defparam \REGOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[27]~I (
	.datain(\data|mux3|O[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[27]));
// synopsys translate_off
defparam \REGOut[27]~I .input_async_reset = "none";
defparam \REGOut[27]~I .input_power_up = "low";
defparam \REGOut[27]~I .input_register_mode = "none";
defparam \REGOut[27]~I .input_sync_reset = "none";
defparam \REGOut[27]~I .oe_async_reset = "none";
defparam \REGOut[27]~I .oe_power_up = "low";
defparam \REGOut[27]~I .oe_register_mode = "none";
defparam \REGOut[27]~I .oe_sync_reset = "none";
defparam \REGOut[27]~I .operation_mode = "output";
defparam \REGOut[27]~I .output_async_reset = "none";
defparam \REGOut[27]~I .output_power_up = "low";
defparam \REGOut[27]~I .output_register_mode = "none";
defparam \REGOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[28]~I (
	.datain(\data|mux3|O[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[28]));
// synopsys translate_off
defparam \REGOut[28]~I .input_async_reset = "none";
defparam \REGOut[28]~I .input_power_up = "low";
defparam \REGOut[28]~I .input_register_mode = "none";
defparam \REGOut[28]~I .input_sync_reset = "none";
defparam \REGOut[28]~I .oe_async_reset = "none";
defparam \REGOut[28]~I .oe_power_up = "low";
defparam \REGOut[28]~I .oe_register_mode = "none";
defparam \REGOut[28]~I .oe_sync_reset = "none";
defparam \REGOut[28]~I .operation_mode = "output";
defparam \REGOut[28]~I .output_async_reset = "none";
defparam \REGOut[28]~I .output_power_up = "low";
defparam \REGOut[28]~I .output_register_mode = "none";
defparam \REGOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[29]~I (
	.datain(\data|mux3|O[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[29]));
// synopsys translate_off
defparam \REGOut[29]~I .input_async_reset = "none";
defparam \REGOut[29]~I .input_power_up = "low";
defparam \REGOut[29]~I .input_register_mode = "none";
defparam \REGOut[29]~I .input_sync_reset = "none";
defparam \REGOut[29]~I .oe_async_reset = "none";
defparam \REGOut[29]~I .oe_power_up = "low";
defparam \REGOut[29]~I .oe_register_mode = "none";
defparam \REGOut[29]~I .oe_sync_reset = "none";
defparam \REGOut[29]~I .operation_mode = "output";
defparam \REGOut[29]~I .output_async_reset = "none";
defparam \REGOut[29]~I .output_power_up = "low";
defparam \REGOut[29]~I .output_register_mode = "none";
defparam \REGOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[30]~I (
	.datain(\data|mux3|O[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[30]));
// synopsys translate_off
defparam \REGOut[30]~I .input_async_reset = "none";
defparam \REGOut[30]~I .input_power_up = "low";
defparam \REGOut[30]~I .input_register_mode = "none";
defparam \REGOut[30]~I .input_sync_reset = "none";
defparam \REGOut[30]~I .oe_async_reset = "none";
defparam \REGOut[30]~I .oe_power_up = "low";
defparam \REGOut[30]~I .oe_register_mode = "none";
defparam \REGOut[30]~I .oe_sync_reset = "none";
defparam \REGOut[30]~I .operation_mode = "output";
defparam \REGOut[30]~I .output_async_reset = "none";
defparam \REGOut[30]~I .output_power_up = "low";
defparam \REGOut[30]~I .output_register_mode = "none";
defparam \REGOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \REGOut[31]~I (
	.datain(\data|mux3|O[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(REGOut[31]));
// synopsys translate_off
defparam \REGOut[31]~I .input_async_reset = "none";
defparam \REGOut[31]~I .input_power_up = "low";
defparam \REGOut[31]~I .input_register_mode = "none";
defparam \REGOut[31]~I .input_sync_reset = "none";
defparam \REGOut[31]~I .oe_async_reset = "none";
defparam \REGOut[31]~I .oe_power_up = "low";
defparam \REGOut[31]~I .oe_register_mode = "none";
defparam \REGOut[31]~I .oe_sync_reset = "none";
defparam \REGOut[31]~I .operation_mode = "output";
defparam \REGOut[31]~I .output_async_reset = "none";
defparam \REGOut[31]~I .output_power_up = "low";
defparam \REGOut[31]~I .output_register_mode = "none";
defparam \REGOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[0]~I (
	.datain(\data|alu|Add1~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[0]));
// synopsys translate_off
defparam \ALUOut[0]~I .input_async_reset = "none";
defparam \ALUOut[0]~I .input_power_up = "low";
defparam \ALUOut[0]~I .input_register_mode = "none";
defparam \ALUOut[0]~I .input_sync_reset = "none";
defparam \ALUOut[0]~I .oe_async_reset = "none";
defparam \ALUOut[0]~I .oe_power_up = "low";
defparam \ALUOut[0]~I .oe_register_mode = "none";
defparam \ALUOut[0]~I .oe_sync_reset = "none";
defparam \ALUOut[0]~I .operation_mode = "output";
defparam \ALUOut[0]~I .output_async_reset = "none";
defparam \ALUOut[0]~I .output_power_up = "low";
defparam \ALUOut[0]~I .output_register_mode = "none";
defparam \ALUOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[1]~I (
	.datain(\data|alu|Add1~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[1]));
// synopsys translate_off
defparam \ALUOut[1]~I .input_async_reset = "none";
defparam \ALUOut[1]~I .input_power_up = "low";
defparam \ALUOut[1]~I .input_register_mode = "none";
defparam \ALUOut[1]~I .input_sync_reset = "none";
defparam \ALUOut[1]~I .oe_async_reset = "none";
defparam \ALUOut[1]~I .oe_power_up = "low";
defparam \ALUOut[1]~I .oe_register_mode = "none";
defparam \ALUOut[1]~I .oe_sync_reset = "none";
defparam \ALUOut[1]~I .operation_mode = "output";
defparam \ALUOut[1]~I .output_async_reset = "none";
defparam \ALUOut[1]~I .output_power_up = "low";
defparam \ALUOut[1]~I .output_register_mode = "none";
defparam \ALUOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[2]~I (
	.datain(\data|alu|Add1~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[2]));
// synopsys translate_off
defparam \ALUOut[2]~I .input_async_reset = "none";
defparam \ALUOut[2]~I .input_power_up = "low";
defparam \ALUOut[2]~I .input_register_mode = "none";
defparam \ALUOut[2]~I .input_sync_reset = "none";
defparam \ALUOut[2]~I .oe_async_reset = "none";
defparam \ALUOut[2]~I .oe_power_up = "low";
defparam \ALUOut[2]~I .oe_register_mode = "none";
defparam \ALUOut[2]~I .oe_sync_reset = "none";
defparam \ALUOut[2]~I .operation_mode = "output";
defparam \ALUOut[2]~I .output_async_reset = "none";
defparam \ALUOut[2]~I .output_power_up = "low";
defparam \ALUOut[2]~I .output_register_mode = "none";
defparam \ALUOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[3]~I (
	.datain(\data|alu|Add1~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[3]));
// synopsys translate_off
defparam \ALUOut[3]~I .input_async_reset = "none";
defparam \ALUOut[3]~I .input_power_up = "low";
defparam \ALUOut[3]~I .input_register_mode = "none";
defparam \ALUOut[3]~I .input_sync_reset = "none";
defparam \ALUOut[3]~I .oe_async_reset = "none";
defparam \ALUOut[3]~I .oe_power_up = "low";
defparam \ALUOut[3]~I .oe_register_mode = "none";
defparam \ALUOut[3]~I .oe_sync_reset = "none";
defparam \ALUOut[3]~I .operation_mode = "output";
defparam \ALUOut[3]~I .output_async_reset = "none";
defparam \ALUOut[3]~I .output_power_up = "low";
defparam \ALUOut[3]~I .output_register_mode = "none";
defparam \ALUOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[4]~I (
	.datain(\data|alu|Add1~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[4]));
// synopsys translate_off
defparam \ALUOut[4]~I .input_async_reset = "none";
defparam \ALUOut[4]~I .input_power_up = "low";
defparam \ALUOut[4]~I .input_register_mode = "none";
defparam \ALUOut[4]~I .input_sync_reset = "none";
defparam \ALUOut[4]~I .oe_async_reset = "none";
defparam \ALUOut[4]~I .oe_power_up = "low";
defparam \ALUOut[4]~I .oe_register_mode = "none";
defparam \ALUOut[4]~I .oe_sync_reset = "none";
defparam \ALUOut[4]~I .operation_mode = "output";
defparam \ALUOut[4]~I .output_async_reset = "none";
defparam \ALUOut[4]~I .output_power_up = "low";
defparam \ALUOut[4]~I .output_register_mode = "none";
defparam \ALUOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[5]~I (
	.datain(\data|alu|Add1~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[5]));
// synopsys translate_off
defparam \ALUOut[5]~I .input_async_reset = "none";
defparam \ALUOut[5]~I .input_power_up = "low";
defparam \ALUOut[5]~I .input_register_mode = "none";
defparam \ALUOut[5]~I .input_sync_reset = "none";
defparam \ALUOut[5]~I .oe_async_reset = "none";
defparam \ALUOut[5]~I .oe_power_up = "low";
defparam \ALUOut[5]~I .oe_register_mode = "none";
defparam \ALUOut[5]~I .oe_sync_reset = "none";
defparam \ALUOut[5]~I .operation_mode = "output";
defparam \ALUOut[5]~I .output_async_reset = "none";
defparam \ALUOut[5]~I .output_power_up = "low";
defparam \ALUOut[5]~I .output_register_mode = "none";
defparam \ALUOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[6]~I (
	.datain(\data|alu|Add1~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[6]));
// synopsys translate_off
defparam \ALUOut[6]~I .input_async_reset = "none";
defparam \ALUOut[6]~I .input_power_up = "low";
defparam \ALUOut[6]~I .input_register_mode = "none";
defparam \ALUOut[6]~I .input_sync_reset = "none";
defparam \ALUOut[6]~I .oe_async_reset = "none";
defparam \ALUOut[6]~I .oe_power_up = "low";
defparam \ALUOut[6]~I .oe_register_mode = "none";
defparam \ALUOut[6]~I .oe_sync_reset = "none";
defparam \ALUOut[6]~I .operation_mode = "output";
defparam \ALUOut[6]~I .output_async_reset = "none";
defparam \ALUOut[6]~I .output_power_up = "low";
defparam \ALUOut[6]~I .output_register_mode = "none";
defparam \ALUOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[7]~I (
	.datain(\data|alu|Add1~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[7]));
// synopsys translate_off
defparam \ALUOut[7]~I .input_async_reset = "none";
defparam \ALUOut[7]~I .input_power_up = "low";
defparam \ALUOut[7]~I .input_register_mode = "none";
defparam \ALUOut[7]~I .input_sync_reset = "none";
defparam \ALUOut[7]~I .oe_async_reset = "none";
defparam \ALUOut[7]~I .oe_power_up = "low";
defparam \ALUOut[7]~I .oe_register_mode = "none";
defparam \ALUOut[7]~I .oe_sync_reset = "none";
defparam \ALUOut[7]~I .operation_mode = "output";
defparam \ALUOut[7]~I .output_async_reset = "none";
defparam \ALUOut[7]~I .output_power_up = "low";
defparam \ALUOut[7]~I .output_register_mode = "none";
defparam \ALUOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[8]~I (
	.datain(\data|alu|Add1~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[8]));
// synopsys translate_off
defparam \ALUOut[8]~I .input_async_reset = "none";
defparam \ALUOut[8]~I .input_power_up = "low";
defparam \ALUOut[8]~I .input_register_mode = "none";
defparam \ALUOut[8]~I .input_sync_reset = "none";
defparam \ALUOut[8]~I .oe_async_reset = "none";
defparam \ALUOut[8]~I .oe_power_up = "low";
defparam \ALUOut[8]~I .oe_register_mode = "none";
defparam \ALUOut[8]~I .oe_sync_reset = "none";
defparam \ALUOut[8]~I .operation_mode = "output";
defparam \ALUOut[8]~I .output_async_reset = "none";
defparam \ALUOut[8]~I .output_power_up = "low";
defparam \ALUOut[8]~I .output_register_mode = "none";
defparam \ALUOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[9]~I (
	.datain(\data|alu|Add1~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[9]));
// synopsys translate_off
defparam \ALUOut[9]~I .input_async_reset = "none";
defparam \ALUOut[9]~I .input_power_up = "low";
defparam \ALUOut[9]~I .input_register_mode = "none";
defparam \ALUOut[9]~I .input_sync_reset = "none";
defparam \ALUOut[9]~I .oe_async_reset = "none";
defparam \ALUOut[9]~I .oe_power_up = "low";
defparam \ALUOut[9]~I .oe_register_mode = "none";
defparam \ALUOut[9]~I .oe_sync_reset = "none";
defparam \ALUOut[9]~I .operation_mode = "output";
defparam \ALUOut[9]~I .output_async_reset = "none";
defparam \ALUOut[9]~I .output_power_up = "low";
defparam \ALUOut[9]~I .output_register_mode = "none";
defparam \ALUOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[10]~I (
	.datain(\data|alu|Add1~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[10]));
// synopsys translate_off
defparam \ALUOut[10]~I .input_async_reset = "none";
defparam \ALUOut[10]~I .input_power_up = "low";
defparam \ALUOut[10]~I .input_register_mode = "none";
defparam \ALUOut[10]~I .input_sync_reset = "none";
defparam \ALUOut[10]~I .oe_async_reset = "none";
defparam \ALUOut[10]~I .oe_power_up = "low";
defparam \ALUOut[10]~I .oe_register_mode = "none";
defparam \ALUOut[10]~I .oe_sync_reset = "none";
defparam \ALUOut[10]~I .operation_mode = "output";
defparam \ALUOut[10]~I .output_async_reset = "none";
defparam \ALUOut[10]~I .output_power_up = "low";
defparam \ALUOut[10]~I .output_register_mode = "none";
defparam \ALUOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[11]~I (
	.datain(\data|alu|Add1~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[11]));
// synopsys translate_off
defparam \ALUOut[11]~I .input_async_reset = "none";
defparam \ALUOut[11]~I .input_power_up = "low";
defparam \ALUOut[11]~I .input_register_mode = "none";
defparam \ALUOut[11]~I .input_sync_reset = "none";
defparam \ALUOut[11]~I .oe_async_reset = "none";
defparam \ALUOut[11]~I .oe_power_up = "low";
defparam \ALUOut[11]~I .oe_register_mode = "none";
defparam \ALUOut[11]~I .oe_sync_reset = "none";
defparam \ALUOut[11]~I .operation_mode = "output";
defparam \ALUOut[11]~I .output_async_reset = "none";
defparam \ALUOut[11]~I .output_power_up = "low";
defparam \ALUOut[11]~I .output_register_mode = "none";
defparam \ALUOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[12]~I (
	.datain(\data|alu|Add1~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[12]));
// synopsys translate_off
defparam \ALUOut[12]~I .input_async_reset = "none";
defparam \ALUOut[12]~I .input_power_up = "low";
defparam \ALUOut[12]~I .input_register_mode = "none";
defparam \ALUOut[12]~I .input_sync_reset = "none";
defparam \ALUOut[12]~I .oe_async_reset = "none";
defparam \ALUOut[12]~I .oe_power_up = "low";
defparam \ALUOut[12]~I .oe_register_mode = "none";
defparam \ALUOut[12]~I .oe_sync_reset = "none";
defparam \ALUOut[12]~I .operation_mode = "output";
defparam \ALUOut[12]~I .output_async_reset = "none";
defparam \ALUOut[12]~I .output_power_up = "low";
defparam \ALUOut[12]~I .output_register_mode = "none";
defparam \ALUOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[13]~I (
	.datain(\data|alu|Add1~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[13]));
// synopsys translate_off
defparam \ALUOut[13]~I .input_async_reset = "none";
defparam \ALUOut[13]~I .input_power_up = "low";
defparam \ALUOut[13]~I .input_register_mode = "none";
defparam \ALUOut[13]~I .input_sync_reset = "none";
defparam \ALUOut[13]~I .oe_async_reset = "none";
defparam \ALUOut[13]~I .oe_power_up = "low";
defparam \ALUOut[13]~I .oe_register_mode = "none";
defparam \ALUOut[13]~I .oe_sync_reset = "none";
defparam \ALUOut[13]~I .operation_mode = "output";
defparam \ALUOut[13]~I .output_async_reset = "none";
defparam \ALUOut[13]~I .output_power_up = "low";
defparam \ALUOut[13]~I .output_register_mode = "none";
defparam \ALUOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[14]~I (
	.datain(\data|alu|Add1~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[14]));
// synopsys translate_off
defparam \ALUOut[14]~I .input_async_reset = "none";
defparam \ALUOut[14]~I .input_power_up = "low";
defparam \ALUOut[14]~I .input_register_mode = "none";
defparam \ALUOut[14]~I .input_sync_reset = "none";
defparam \ALUOut[14]~I .oe_async_reset = "none";
defparam \ALUOut[14]~I .oe_power_up = "low";
defparam \ALUOut[14]~I .oe_register_mode = "none";
defparam \ALUOut[14]~I .oe_sync_reset = "none";
defparam \ALUOut[14]~I .operation_mode = "output";
defparam \ALUOut[14]~I .output_async_reset = "none";
defparam \ALUOut[14]~I .output_power_up = "low";
defparam \ALUOut[14]~I .output_register_mode = "none";
defparam \ALUOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[15]~I (
	.datain(\data|alu|Add1~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[15]));
// synopsys translate_off
defparam \ALUOut[15]~I .input_async_reset = "none";
defparam \ALUOut[15]~I .input_power_up = "low";
defparam \ALUOut[15]~I .input_register_mode = "none";
defparam \ALUOut[15]~I .input_sync_reset = "none";
defparam \ALUOut[15]~I .oe_async_reset = "none";
defparam \ALUOut[15]~I .oe_power_up = "low";
defparam \ALUOut[15]~I .oe_register_mode = "none";
defparam \ALUOut[15]~I .oe_sync_reset = "none";
defparam \ALUOut[15]~I .operation_mode = "output";
defparam \ALUOut[15]~I .output_async_reset = "none";
defparam \ALUOut[15]~I .output_power_up = "low";
defparam \ALUOut[15]~I .output_register_mode = "none";
defparam \ALUOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[16]~I (
	.datain(\data|alu|Add1~69_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[16]));
// synopsys translate_off
defparam \ALUOut[16]~I .input_async_reset = "none";
defparam \ALUOut[16]~I .input_power_up = "low";
defparam \ALUOut[16]~I .input_register_mode = "none";
defparam \ALUOut[16]~I .input_sync_reset = "none";
defparam \ALUOut[16]~I .oe_async_reset = "none";
defparam \ALUOut[16]~I .oe_power_up = "low";
defparam \ALUOut[16]~I .oe_register_mode = "none";
defparam \ALUOut[16]~I .oe_sync_reset = "none";
defparam \ALUOut[16]~I .operation_mode = "output";
defparam \ALUOut[16]~I .output_async_reset = "none";
defparam \ALUOut[16]~I .output_power_up = "low";
defparam \ALUOut[16]~I .output_register_mode = "none";
defparam \ALUOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[17]~I (
	.datain(\data|alu|Add1~73_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[17]));
// synopsys translate_off
defparam \ALUOut[17]~I .input_async_reset = "none";
defparam \ALUOut[17]~I .input_power_up = "low";
defparam \ALUOut[17]~I .input_register_mode = "none";
defparam \ALUOut[17]~I .input_sync_reset = "none";
defparam \ALUOut[17]~I .oe_async_reset = "none";
defparam \ALUOut[17]~I .oe_power_up = "low";
defparam \ALUOut[17]~I .oe_register_mode = "none";
defparam \ALUOut[17]~I .oe_sync_reset = "none";
defparam \ALUOut[17]~I .operation_mode = "output";
defparam \ALUOut[17]~I .output_async_reset = "none";
defparam \ALUOut[17]~I .output_power_up = "low";
defparam \ALUOut[17]~I .output_register_mode = "none";
defparam \ALUOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[18]~I (
	.datain(\data|alu|Add1~77_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[18]));
// synopsys translate_off
defparam \ALUOut[18]~I .input_async_reset = "none";
defparam \ALUOut[18]~I .input_power_up = "low";
defparam \ALUOut[18]~I .input_register_mode = "none";
defparam \ALUOut[18]~I .input_sync_reset = "none";
defparam \ALUOut[18]~I .oe_async_reset = "none";
defparam \ALUOut[18]~I .oe_power_up = "low";
defparam \ALUOut[18]~I .oe_register_mode = "none";
defparam \ALUOut[18]~I .oe_sync_reset = "none";
defparam \ALUOut[18]~I .operation_mode = "output";
defparam \ALUOut[18]~I .output_async_reset = "none";
defparam \ALUOut[18]~I .output_power_up = "low";
defparam \ALUOut[18]~I .output_register_mode = "none";
defparam \ALUOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[19]~I (
	.datain(\data|alu|Add1~81_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[19]));
// synopsys translate_off
defparam \ALUOut[19]~I .input_async_reset = "none";
defparam \ALUOut[19]~I .input_power_up = "low";
defparam \ALUOut[19]~I .input_register_mode = "none";
defparam \ALUOut[19]~I .input_sync_reset = "none";
defparam \ALUOut[19]~I .oe_async_reset = "none";
defparam \ALUOut[19]~I .oe_power_up = "low";
defparam \ALUOut[19]~I .oe_register_mode = "none";
defparam \ALUOut[19]~I .oe_sync_reset = "none";
defparam \ALUOut[19]~I .operation_mode = "output";
defparam \ALUOut[19]~I .output_async_reset = "none";
defparam \ALUOut[19]~I .output_power_up = "low";
defparam \ALUOut[19]~I .output_register_mode = "none";
defparam \ALUOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[20]~I (
	.datain(\data|alu|Add1~85_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[20]));
// synopsys translate_off
defparam \ALUOut[20]~I .input_async_reset = "none";
defparam \ALUOut[20]~I .input_power_up = "low";
defparam \ALUOut[20]~I .input_register_mode = "none";
defparam \ALUOut[20]~I .input_sync_reset = "none";
defparam \ALUOut[20]~I .oe_async_reset = "none";
defparam \ALUOut[20]~I .oe_power_up = "low";
defparam \ALUOut[20]~I .oe_register_mode = "none";
defparam \ALUOut[20]~I .oe_sync_reset = "none";
defparam \ALUOut[20]~I .operation_mode = "output";
defparam \ALUOut[20]~I .output_async_reset = "none";
defparam \ALUOut[20]~I .output_power_up = "low";
defparam \ALUOut[20]~I .output_register_mode = "none";
defparam \ALUOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[21]~I (
	.datain(\data|alu|Add1~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[21]));
// synopsys translate_off
defparam \ALUOut[21]~I .input_async_reset = "none";
defparam \ALUOut[21]~I .input_power_up = "low";
defparam \ALUOut[21]~I .input_register_mode = "none";
defparam \ALUOut[21]~I .input_sync_reset = "none";
defparam \ALUOut[21]~I .oe_async_reset = "none";
defparam \ALUOut[21]~I .oe_power_up = "low";
defparam \ALUOut[21]~I .oe_register_mode = "none";
defparam \ALUOut[21]~I .oe_sync_reset = "none";
defparam \ALUOut[21]~I .operation_mode = "output";
defparam \ALUOut[21]~I .output_async_reset = "none";
defparam \ALUOut[21]~I .output_power_up = "low";
defparam \ALUOut[21]~I .output_register_mode = "none";
defparam \ALUOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[22]~I (
	.datain(\data|alu|Add1~93_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[22]));
// synopsys translate_off
defparam \ALUOut[22]~I .input_async_reset = "none";
defparam \ALUOut[22]~I .input_power_up = "low";
defparam \ALUOut[22]~I .input_register_mode = "none";
defparam \ALUOut[22]~I .input_sync_reset = "none";
defparam \ALUOut[22]~I .oe_async_reset = "none";
defparam \ALUOut[22]~I .oe_power_up = "low";
defparam \ALUOut[22]~I .oe_register_mode = "none";
defparam \ALUOut[22]~I .oe_sync_reset = "none";
defparam \ALUOut[22]~I .operation_mode = "output";
defparam \ALUOut[22]~I .output_async_reset = "none";
defparam \ALUOut[22]~I .output_power_up = "low";
defparam \ALUOut[22]~I .output_register_mode = "none";
defparam \ALUOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[23]~I (
	.datain(\data|alu|Add1~97_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[23]));
// synopsys translate_off
defparam \ALUOut[23]~I .input_async_reset = "none";
defparam \ALUOut[23]~I .input_power_up = "low";
defparam \ALUOut[23]~I .input_register_mode = "none";
defparam \ALUOut[23]~I .input_sync_reset = "none";
defparam \ALUOut[23]~I .oe_async_reset = "none";
defparam \ALUOut[23]~I .oe_power_up = "low";
defparam \ALUOut[23]~I .oe_register_mode = "none";
defparam \ALUOut[23]~I .oe_sync_reset = "none";
defparam \ALUOut[23]~I .operation_mode = "output";
defparam \ALUOut[23]~I .output_async_reset = "none";
defparam \ALUOut[23]~I .output_power_up = "low";
defparam \ALUOut[23]~I .output_register_mode = "none";
defparam \ALUOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[24]~I (
	.datain(\data|alu|Add1~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[24]));
// synopsys translate_off
defparam \ALUOut[24]~I .input_async_reset = "none";
defparam \ALUOut[24]~I .input_power_up = "low";
defparam \ALUOut[24]~I .input_register_mode = "none";
defparam \ALUOut[24]~I .input_sync_reset = "none";
defparam \ALUOut[24]~I .oe_async_reset = "none";
defparam \ALUOut[24]~I .oe_power_up = "low";
defparam \ALUOut[24]~I .oe_register_mode = "none";
defparam \ALUOut[24]~I .oe_sync_reset = "none";
defparam \ALUOut[24]~I .operation_mode = "output";
defparam \ALUOut[24]~I .output_async_reset = "none";
defparam \ALUOut[24]~I .output_power_up = "low";
defparam \ALUOut[24]~I .output_register_mode = "none";
defparam \ALUOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[25]~I (
	.datain(\data|alu|Add1~105_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[25]));
// synopsys translate_off
defparam \ALUOut[25]~I .input_async_reset = "none";
defparam \ALUOut[25]~I .input_power_up = "low";
defparam \ALUOut[25]~I .input_register_mode = "none";
defparam \ALUOut[25]~I .input_sync_reset = "none";
defparam \ALUOut[25]~I .oe_async_reset = "none";
defparam \ALUOut[25]~I .oe_power_up = "low";
defparam \ALUOut[25]~I .oe_register_mode = "none";
defparam \ALUOut[25]~I .oe_sync_reset = "none";
defparam \ALUOut[25]~I .operation_mode = "output";
defparam \ALUOut[25]~I .output_async_reset = "none";
defparam \ALUOut[25]~I .output_power_up = "low";
defparam \ALUOut[25]~I .output_register_mode = "none";
defparam \ALUOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[26]~I (
	.datain(\data|alu|Add1~109_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[26]));
// synopsys translate_off
defparam \ALUOut[26]~I .input_async_reset = "none";
defparam \ALUOut[26]~I .input_power_up = "low";
defparam \ALUOut[26]~I .input_register_mode = "none";
defparam \ALUOut[26]~I .input_sync_reset = "none";
defparam \ALUOut[26]~I .oe_async_reset = "none";
defparam \ALUOut[26]~I .oe_power_up = "low";
defparam \ALUOut[26]~I .oe_register_mode = "none";
defparam \ALUOut[26]~I .oe_sync_reset = "none";
defparam \ALUOut[26]~I .operation_mode = "output";
defparam \ALUOut[26]~I .output_async_reset = "none";
defparam \ALUOut[26]~I .output_power_up = "low";
defparam \ALUOut[26]~I .output_register_mode = "none";
defparam \ALUOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[27]~I (
	.datain(\data|alu|Add1~113_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[27]));
// synopsys translate_off
defparam \ALUOut[27]~I .input_async_reset = "none";
defparam \ALUOut[27]~I .input_power_up = "low";
defparam \ALUOut[27]~I .input_register_mode = "none";
defparam \ALUOut[27]~I .input_sync_reset = "none";
defparam \ALUOut[27]~I .oe_async_reset = "none";
defparam \ALUOut[27]~I .oe_power_up = "low";
defparam \ALUOut[27]~I .oe_register_mode = "none";
defparam \ALUOut[27]~I .oe_sync_reset = "none";
defparam \ALUOut[27]~I .operation_mode = "output";
defparam \ALUOut[27]~I .output_async_reset = "none";
defparam \ALUOut[27]~I .output_power_up = "low";
defparam \ALUOut[27]~I .output_register_mode = "none";
defparam \ALUOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[28]~I (
	.datain(\data|alu|Add1~117_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[28]));
// synopsys translate_off
defparam \ALUOut[28]~I .input_async_reset = "none";
defparam \ALUOut[28]~I .input_power_up = "low";
defparam \ALUOut[28]~I .input_register_mode = "none";
defparam \ALUOut[28]~I .input_sync_reset = "none";
defparam \ALUOut[28]~I .oe_async_reset = "none";
defparam \ALUOut[28]~I .oe_power_up = "low";
defparam \ALUOut[28]~I .oe_register_mode = "none";
defparam \ALUOut[28]~I .oe_sync_reset = "none";
defparam \ALUOut[28]~I .operation_mode = "output";
defparam \ALUOut[28]~I .output_async_reset = "none";
defparam \ALUOut[28]~I .output_power_up = "low";
defparam \ALUOut[28]~I .output_register_mode = "none";
defparam \ALUOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[29]~I (
	.datain(\data|alu|Add1~121_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[29]));
// synopsys translate_off
defparam \ALUOut[29]~I .input_async_reset = "none";
defparam \ALUOut[29]~I .input_power_up = "low";
defparam \ALUOut[29]~I .input_register_mode = "none";
defparam \ALUOut[29]~I .input_sync_reset = "none";
defparam \ALUOut[29]~I .oe_async_reset = "none";
defparam \ALUOut[29]~I .oe_power_up = "low";
defparam \ALUOut[29]~I .oe_register_mode = "none";
defparam \ALUOut[29]~I .oe_sync_reset = "none";
defparam \ALUOut[29]~I .operation_mode = "output";
defparam \ALUOut[29]~I .output_async_reset = "none";
defparam \ALUOut[29]~I .output_power_up = "low";
defparam \ALUOut[29]~I .output_register_mode = "none";
defparam \ALUOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[30]~I (
	.datain(\data|alu|Add1~125_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[30]));
// synopsys translate_off
defparam \ALUOut[30]~I .input_async_reset = "none";
defparam \ALUOut[30]~I .input_power_up = "low";
defparam \ALUOut[30]~I .input_register_mode = "none";
defparam \ALUOut[30]~I .input_sync_reset = "none";
defparam \ALUOut[30]~I .oe_async_reset = "none";
defparam \ALUOut[30]~I .oe_power_up = "low";
defparam \ALUOut[30]~I .oe_register_mode = "none";
defparam \ALUOut[30]~I .oe_sync_reset = "none";
defparam \ALUOut[30]~I .operation_mode = "output";
defparam \ALUOut[30]~I .output_async_reset = "none";
defparam \ALUOut[30]~I .output_power_up = "low";
defparam \ALUOut[30]~I .output_register_mode = "none";
defparam \ALUOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \ALUOut[31]~I (
	.datain(\data|alu|Add1~129_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOut[31]));
// synopsys translate_off
defparam \ALUOut[31]~I .input_async_reset = "none";
defparam \ALUOut[31]~I .input_power_up = "low";
defparam \ALUOut[31]~I .input_register_mode = "none";
defparam \ALUOut[31]~I .input_sync_reset = "none";
defparam \ALUOut[31]~I .oe_async_reset = "none";
defparam \ALUOut[31]~I .oe_power_up = "low";
defparam \ALUOut[31]~I .oe_register_mode = "none";
defparam \ALUOut[31]~I .oe_sync_reset = "none";
defparam \ALUOut[31]~I .operation_mode = "output";
defparam \ALUOut[31]~I .output_async_reset = "none";
defparam \ALUOut[31]~I .output_power_up = "low";
defparam \ALUOut[31]~I .output_register_mode = "none";
defparam \ALUOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[0]~I (
	.datain(\data|im|rom~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [0]));
// synopsys translate_off
defparam \Input[0]~I .input_async_reset = "none";
defparam \Input[0]~I .input_power_up = "low";
defparam \Input[0]~I .input_register_mode = "none";
defparam \Input[0]~I .input_sync_reset = "none";
defparam \Input[0]~I .oe_async_reset = "none";
defparam \Input[0]~I .oe_power_up = "low";
defparam \Input[0]~I .oe_register_mode = "none";
defparam \Input[0]~I .oe_sync_reset = "none";
defparam \Input[0]~I .operation_mode = "output";
defparam \Input[0]~I .output_async_reset = "none";
defparam \Input[0]~I .output_power_up = "low";
defparam \Input[0]~I .output_register_mode = "none";
defparam \Input[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [1]));
// synopsys translate_off
defparam \Input[1]~I .input_async_reset = "none";
defparam \Input[1]~I .input_power_up = "low";
defparam \Input[1]~I .input_register_mode = "none";
defparam \Input[1]~I .input_sync_reset = "none";
defparam \Input[1]~I .oe_async_reset = "none";
defparam \Input[1]~I .oe_power_up = "low";
defparam \Input[1]~I .oe_register_mode = "none";
defparam \Input[1]~I .oe_sync_reset = "none";
defparam \Input[1]~I .operation_mode = "output";
defparam \Input[1]~I .output_async_reset = "none";
defparam \Input[1]~I .output_power_up = "low";
defparam \Input[1]~I .output_register_mode = "none";
defparam \Input[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[2]~I (
	.datain(\data|im|rom~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [2]));
// synopsys translate_off
defparam \Input[2]~I .input_async_reset = "none";
defparam \Input[2]~I .input_power_up = "low";
defparam \Input[2]~I .input_register_mode = "none";
defparam \Input[2]~I .input_sync_reset = "none";
defparam \Input[2]~I .oe_async_reset = "none";
defparam \Input[2]~I .oe_power_up = "low";
defparam \Input[2]~I .oe_register_mode = "none";
defparam \Input[2]~I .oe_sync_reset = "none";
defparam \Input[2]~I .operation_mode = "output";
defparam \Input[2]~I .output_async_reset = "none";
defparam \Input[2]~I .output_power_up = "low";
defparam \Input[2]~I .output_register_mode = "none";
defparam \Input[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[3]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [3]));
// synopsys translate_off
defparam \Input[3]~I .input_async_reset = "none";
defparam \Input[3]~I .input_power_up = "low";
defparam \Input[3]~I .input_register_mode = "none";
defparam \Input[3]~I .input_sync_reset = "none";
defparam \Input[3]~I .oe_async_reset = "none";
defparam \Input[3]~I .oe_power_up = "low";
defparam \Input[3]~I .oe_register_mode = "none";
defparam \Input[3]~I .oe_sync_reset = "none";
defparam \Input[3]~I .operation_mode = "output";
defparam \Input[3]~I .output_async_reset = "none";
defparam \Input[3]~I .output_power_up = "low";
defparam \Input[3]~I .output_register_mode = "none";
defparam \Input[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[4]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [4]));
// synopsys translate_off
defparam \Input[4]~I .input_async_reset = "none";
defparam \Input[4]~I .input_power_up = "low";
defparam \Input[4]~I .input_register_mode = "none";
defparam \Input[4]~I .input_sync_reset = "none";
defparam \Input[4]~I .oe_async_reset = "none";
defparam \Input[4]~I .oe_power_up = "low";
defparam \Input[4]~I .oe_register_mode = "none";
defparam \Input[4]~I .oe_sync_reset = "none";
defparam \Input[4]~I .operation_mode = "output";
defparam \Input[4]~I .output_async_reset = "none";
defparam \Input[4]~I .output_power_up = "low";
defparam \Input[4]~I .output_register_mode = "none";
defparam \Input[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[5]~I (
	.datain(\data|im|rom~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [5]));
// synopsys translate_off
defparam \Input[5]~I .input_async_reset = "none";
defparam \Input[5]~I .input_power_up = "low";
defparam \Input[5]~I .input_register_mode = "none";
defparam \Input[5]~I .input_sync_reset = "none";
defparam \Input[5]~I .oe_async_reset = "none";
defparam \Input[5]~I .oe_power_up = "low";
defparam \Input[5]~I .oe_register_mode = "none";
defparam \Input[5]~I .oe_sync_reset = "none";
defparam \Input[5]~I .operation_mode = "output";
defparam \Input[5]~I .output_async_reset = "none";
defparam \Input[5]~I .output_power_up = "low";
defparam \Input[5]~I .output_register_mode = "none";
defparam \Input[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[6]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [6]));
// synopsys translate_off
defparam \Input[6]~I .input_async_reset = "none";
defparam \Input[6]~I .input_power_up = "low";
defparam \Input[6]~I .input_register_mode = "none";
defparam \Input[6]~I .input_sync_reset = "none";
defparam \Input[6]~I .oe_async_reset = "none";
defparam \Input[6]~I .oe_power_up = "low";
defparam \Input[6]~I .oe_register_mode = "none";
defparam \Input[6]~I .oe_sync_reset = "none";
defparam \Input[6]~I .operation_mode = "output";
defparam \Input[6]~I .output_async_reset = "none";
defparam \Input[6]~I .output_power_up = "low";
defparam \Input[6]~I .output_register_mode = "none";
defparam \Input[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[7]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [7]));
// synopsys translate_off
defparam \Input[7]~I .input_async_reset = "none";
defparam \Input[7]~I .input_power_up = "low";
defparam \Input[7]~I .input_register_mode = "none";
defparam \Input[7]~I .input_sync_reset = "none";
defparam \Input[7]~I .oe_async_reset = "none";
defparam \Input[7]~I .oe_power_up = "low";
defparam \Input[7]~I .oe_register_mode = "none";
defparam \Input[7]~I .oe_sync_reset = "none";
defparam \Input[7]~I .operation_mode = "output";
defparam \Input[7]~I .output_async_reset = "none";
defparam \Input[7]~I .output_power_up = "low";
defparam \Input[7]~I .output_register_mode = "none";
defparam \Input[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[8]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [8]));
// synopsys translate_off
defparam \Input[8]~I .input_async_reset = "none";
defparam \Input[8]~I .input_power_up = "low";
defparam \Input[8]~I .input_register_mode = "none";
defparam \Input[8]~I .input_sync_reset = "none";
defparam \Input[8]~I .oe_async_reset = "none";
defparam \Input[8]~I .oe_power_up = "low";
defparam \Input[8]~I .oe_register_mode = "none";
defparam \Input[8]~I .oe_sync_reset = "none";
defparam \Input[8]~I .operation_mode = "output";
defparam \Input[8]~I .output_async_reset = "none";
defparam \Input[8]~I .output_power_up = "low";
defparam \Input[8]~I .output_register_mode = "none";
defparam \Input[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[9]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [9]));
// synopsys translate_off
defparam \Input[9]~I .input_async_reset = "none";
defparam \Input[9]~I .input_power_up = "low";
defparam \Input[9]~I .input_register_mode = "none";
defparam \Input[9]~I .input_sync_reset = "none";
defparam \Input[9]~I .oe_async_reset = "none";
defparam \Input[9]~I .oe_power_up = "low";
defparam \Input[9]~I .oe_register_mode = "none";
defparam \Input[9]~I .oe_sync_reset = "none";
defparam \Input[9]~I .operation_mode = "output";
defparam \Input[9]~I .output_async_reset = "none";
defparam \Input[9]~I .output_power_up = "low";
defparam \Input[9]~I .output_register_mode = "none";
defparam \Input[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[10]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [10]));
// synopsys translate_off
defparam \Input[10]~I .input_async_reset = "none";
defparam \Input[10]~I .input_power_up = "low";
defparam \Input[10]~I .input_register_mode = "none";
defparam \Input[10]~I .input_sync_reset = "none";
defparam \Input[10]~I .oe_async_reset = "none";
defparam \Input[10]~I .oe_power_up = "low";
defparam \Input[10]~I .oe_register_mode = "none";
defparam \Input[10]~I .oe_sync_reset = "none";
defparam \Input[10]~I .operation_mode = "output";
defparam \Input[10]~I .output_async_reset = "none";
defparam \Input[10]~I .output_power_up = "low";
defparam \Input[10]~I .output_register_mode = "none";
defparam \Input[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[11]~I (
	.datain(\data|im|rom~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [11]));
// synopsys translate_off
defparam \Input[11]~I .input_async_reset = "none";
defparam \Input[11]~I .input_power_up = "low";
defparam \Input[11]~I .input_register_mode = "none";
defparam \Input[11]~I .input_sync_reset = "none";
defparam \Input[11]~I .oe_async_reset = "none";
defparam \Input[11]~I .oe_power_up = "low";
defparam \Input[11]~I .oe_register_mode = "none";
defparam \Input[11]~I .oe_sync_reset = "none";
defparam \Input[11]~I .operation_mode = "output";
defparam \Input[11]~I .output_async_reset = "none";
defparam \Input[11]~I .output_power_up = "low";
defparam \Input[11]~I .output_register_mode = "none";
defparam \Input[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[12]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [12]));
// synopsys translate_off
defparam \Input[12]~I .input_async_reset = "none";
defparam \Input[12]~I .input_power_up = "low";
defparam \Input[12]~I .input_register_mode = "none";
defparam \Input[12]~I .input_sync_reset = "none";
defparam \Input[12]~I .oe_async_reset = "none";
defparam \Input[12]~I .oe_power_up = "low";
defparam \Input[12]~I .oe_register_mode = "none";
defparam \Input[12]~I .oe_sync_reset = "none";
defparam \Input[12]~I .operation_mode = "output";
defparam \Input[12]~I .output_async_reset = "none";
defparam \Input[12]~I .output_power_up = "low";
defparam \Input[12]~I .output_register_mode = "none";
defparam \Input[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[13]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [13]));
// synopsys translate_off
defparam \Input[13]~I .input_async_reset = "none";
defparam \Input[13]~I .input_power_up = "low";
defparam \Input[13]~I .input_register_mode = "none";
defparam \Input[13]~I .input_sync_reset = "none";
defparam \Input[13]~I .oe_async_reset = "none";
defparam \Input[13]~I .oe_power_up = "low";
defparam \Input[13]~I .oe_register_mode = "none";
defparam \Input[13]~I .oe_sync_reset = "none";
defparam \Input[13]~I .operation_mode = "output";
defparam \Input[13]~I .output_async_reset = "none";
defparam \Input[13]~I .output_power_up = "low";
defparam \Input[13]~I .output_register_mode = "none";
defparam \Input[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[14]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [14]));
// synopsys translate_off
defparam \Input[14]~I .input_async_reset = "none";
defparam \Input[14]~I .input_power_up = "low";
defparam \Input[14]~I .input_register_mode = "none";
defparam \Input[14]~I .input_sync_reset = "none";
defparam \Input[14]~I .oe_async_reset = "none";
defparam \Input[14]~I .oe_power_up = "low";
defparam \Input[14]~I .oe_register_mode = "none";
defparam \Input[14]~I .oe_sync_reset = "none";
defparam \Input[14]~I .operation_mode = "output";
defparam \Input[14]~I .output_async_reset = "none";
defparam \Input[14]~I .output_power_up = "low";
defparam \Input[14]~I .output_register_mode = "none";
defparam \Input[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[15]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [15]));
// synopsys translate_off
defparam \Input[15]~I .input_async_reset = "none";
defparam \Input[15]~I .input_power_up = "low";
defparam \Input[15]~I .input_register_mode = "none";
defparam \Input[15]~I .input_sync_reset = "none";
defparam \Input[15]~I .oe_async_reset = "none";
defparam \Input[15]~I .oe_power_up = "low";
defparam \Input[15]~I .oe_register_mode = "none";
defparam \Input[15]~I .oe_sync_reset = "none";
defparam \Input[15]~I .operation_mode = "output";
defparam \Input[15]~I .output_async_reset = "none";
defparam \Input[15]~I .output_power_up = "low";
defparam \Input[15]~I .output_register_mode = "none";
defparam \Input[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[16]~I (
	.datain(\data|im|rom~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [16]));
// synopsys translate_off
defparam \Input[16]~I .input_async_reset = "none";
defparam \Input[16]~I .input_power_up = "low";
defparam \Input[16]~I .input_register_mode = "none";
defparam \Input[16]~I .input_sync_reset = "none";
defparam \Input[16]~I .oe_async_reset = "none";
defparam \Input[16]~I .oe_power_up = "low";
defparam \Input[16]~I .oe_register_mode = "none";
defparam \Input[16]~I .oe_sync_reset = "none";
defparam \Input[16]~I .operation_mode = "output";
defparam \Input[16]~I .output_async_reset = "none";
defparam \Input[16]~I .output_power_up = "low";
defparam \Input[16]~I .output_register_mode = "none";
defparam \Input[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[17]~I (
	.datain(\data|im|rom~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [17]));
// synopsys translate_off
defparam \Input[17]~I .input_async_reset = "none";
defparam \Input[17]~I .input_power_up = "low";
defparam \Input[17]~I .input_register_mode = "none";
defparam \Input[17]~I .input_sync_reset = "none";
defparam \Input[17]~I .oe_async_reset = "none";
defparam \Input[17]~I .oe_power_up = "low";
defparam \Input[17]~I .oe_register_mode = "none";
defparam \Input[17]~I .oe_sync_reset = "none";
defparam \Input[17]~I .operation_mode = "output";
defparam \Input[17]~I .output_async_reset = "none";
defparam \Input[17]~I .output_power_up = "low";
defparam \Input[17]~I .output_register_mode = "none";
defparam \Input[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [18]));
// synopsys translate_off
defparam \Input[18]~I .input_async_reset = "none";
defparam \Input[18]~I .input_power_up = "low";
defparam \Input[18]~I .input_register_mode = "none";
defparam \Input[18]~I .input_sync_reset = "none";
defparam \Input[18]~I .oe_async_reset = "none";
defparam \Input[18]~I .oe_power_up = "low";
defparam \Input[18]~I .oe_register_mode = "none";
defparam \Input[18]~I .oe_sync_reset = "none";
defparam \Input[18]~I .operation_mode = "output";
defparam \Input[18]~I .output_async_reset = "none";
defparam \Input[18]~I .output_power_up = "low";
defparam \Input[18]~I .output_register_mode = "none";
defparam \Input[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[19]~I (
	.datain(\data|im|rom~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [19]));
// synopsys translate_off
defparam \Input[19]~I .input_async_reset = "none";
defparam \Input[19]~I .input_power_up = "low";
defparam \Input[19]~I .input_register_mode = "none";
defparam \Input[19]~I .input_sync_reset = "none";
defparam \Input[19]~I .oe_async_reset = "none";
defparam \Input[19]~I .oe_power_up = "low";
defparam \Input[19]~I .oe_register_mode = "none";
defparam \Input[19]~I .oe_sync_reset = "none";
defparam \Input[19]~I .operation_mode = "output";
defparam \Input[19]~I .output_async_reset = "none";
defparam \Input[19]~I .output_power_up = "low";
defparam \Input[19]~I .output_register_mode = "none";
defparam \Input[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [20]));
// synopsys translate_off
defparam \Input[20]~I .input_async_reset = "none";
defparam \Input[20]~I .input_power_up = "low";
defparam \Input[20]~I .input_register_mode = "none";
defparam \Input[20]~I .input_sync_reset = "none";
defparam \Input[20]~I .oe_async_reset = "none";
defparam \Input[20]~I .oe_power_up = "low";
defparam \Input[20]~I .oe_register_mode = "none";
defparam \Input[20]~I .oe_sync_reset = "none";
defparam \Input[20]~I .operation_mode = "output";
defparam \Input[20]~I .output_async_reset = "none";
defparam \Input[20]~I .output_power_up = "low";
defparam \Input[20]~I .output_register_mode = "none";
defparam \Input[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[21]~I (
	.datain(\data|im|rom~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [21]));
// synopsys translate_off
defparam \Input[21]~I .input_async_reset = "none";
defparam \Input[21]~I .input_power_up = "low";
defparam \Input[21]~I .input_register_mode = "none";
defparam \Input[21]~I .input_sync_reset = "none";
defparam \Input[21]~I .oe_async_reset = "none";
defparam \Input[21]~I .oe_power_up = "low";
defparam \Input[21]~I .oe_register_mode = "none";
defparam \Input[21]~I .oe_sync_reset = "none";
defparam \Input[21]~I .operation_mode = "output";
defparam \Input[21]~I .output_async_reset = "none";
defparam \Input[21]~I .output_power_up = "low";
defparam \Input[21]~I .output_register_mode = "none";
defparam \Input[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[22]~I (
	.datain(\data|im|rom~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [22]));
// synopsys translate_off
defparam \Input[22]~I .input_async_reset = "none";
defparam \Input[22]~I .input_power_up = "low";
defparam \Input[22]~I .input_register_mode = "none";
defparam \Input[22]~I .input_sync_reset = "none";
defparam \Input[22]~I .oe_async_reset = "none";
defparam \Input[22]~I .oe_power_up = "low";
defparam \Input[22]~I .oe_register_mode = "none";
defparam \Input[22]~I .oe_sync_reset = "none";
defparam \Input[22]~I .operation_mode = "output";
defparam \Input[22]~I .output_async_reset = "none";
defparam \Input[22]~I .output_power_up = "low";
defparam \Input[22]~I .output_register_mode = "none";
defparam \Input[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [23]));
// synopsys translate_off
defparam \Input[23]~I .input_async_reset = "none";
defparam \Input[23]~I .input_power_up = "low";
defparam \Input[23]~I .input_register_mode = "none";
defparam \Input[23]~I .input_sync_reset = "none";
defparam \Input[23]~I .oe_async_reset = "none";
defparam \Input[23]~I .oe_power_up = "low";
defparam \Input[23]~I .oe_register_mode = "none";
defparam \Input[23]~I .oe_sync_reset = "none";
defparam \Input[23]~I .operation_mode = "output";
defparam \Input[23]~I .output_async_reset = "none";
defparam \Input[23]~I .output_power_up = "low";
defparam \Input[23]~I .output_register_mode = "none";
defparam \Input[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [24]));
// synopsys translate_off
defparam \Input[24]~I .input_async_reset = "none";
defparam \Input[24]~I .input_power_up = "low";
defparam \Input[24]~I .input_register_mode = "none";
defparam \Input[24]~I .input_sync_reset = "none";
defparam \Input[24]~I .oe_async_reset = "none";
defparam \Input[24]~I .oe_power_up = "low";
defparam \Input[24]~I .oe_register_mode = "none";
defparam \Input[24]~I .oe_sync_reset = "none";
defparam \Input[24]~I .operation_mode = "output";
defparam \Input[24]~I .output_async_reset = "none";
defparam \Input[24]~I .output_power_up = "low";
defparam \Input[24]~I .output_register_mode = "none";
defparam \Input[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [25]));
// synopsys translate_off
defparam \Input[25]~I .input_async_reset = "none";
defparam \Input[25]~I .input_power_up = "low";
defparam \Input[25]~I .input_register_mode = "none";
defparam \Input[25]~I .input_sync_reset = "none";
defparam \Input[25]~I .oe_async_reset = "none";
defparam \Input[25]~I .oe_power_up = "low";
defparam \Input[25]~I .oe_register_mode = "none";
defparam \Input[25]~I .oe_sync_reset = "none";
defparam \Input[25]~I .operation_mode = "output";
defparam \Input[25]~I .output_async_reset = "none";
defparam \Input[25]~I .output_power_up = "low";
defparam \Input[25]~I .output_register_mode = "none";
defparam \Input[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[26]~I (
	.datain(\data|im|rom~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [26]));
// synopsys translate_off
defparam \Input[26]~I .input_async_reset = "none";
defparam \Input[26]~I .input_power_up = "low";
defparam \Input[26]~I .input_register_mode = "none";
defparam \Input[26]~I .input_sync_reset = "none";
defparam \Input[26]~I .oe_async_reset = "none";
defparam \Input[26]~I .oe_power_up = "low";
defparam \Input[26]~I .oe_register_mode = "none";
defparam \Input[26]~I .oe_sync_reset = "none";
defparam \Input[26]~I .operation_mode = "output";
defparam \Input[26]~I .output_async_reset = "none";
defparam \Input[26]~I .output_power_up = "low";
defparam \Input[26]~I .output_register_mode = "none";
defparam \Input[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[27]~I (
	.datain(\data|im|rom~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [27]));
// synopsys translate_off
defparam \Input[27]~I .input_async_reset = "none";
defparam \Input[27]~I .input_power_up = "low";
defparam \Input[27]~I .input_register_mode = "none";
defparam \Input[27]~I .input_sync_reset = "none";
defparam \Input[27]~I .oe_async_reset = "none";
defparam \Input[27]~I .oe_power_up = "low";
defparam \Input[27]~I .oe_register_mode = "none";
defparam \Input[27]~I .oe_sync_reset = "none";
defparam \Input[27]~I .operation_mode = "output";
defparam \Input[27]~I .output_async_reset = "none";
defparam \Input[27]~I .output_power_up = "low";
defparam \Input[27]~I .output_register_mode = "none";
defparam \Input[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[28]~I (
	.datain(!\data|im|rom~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [28]));
// synopsys translate_off
defparam \Input[28]~I .input_async_reset = "none";
defparam \Input[28]~I .input_power_up = "low";
defparam \Input[28]~I .input_register_mode = "none";
defparam \Input[28]~I .input_sync_reset = "none";
defparam \Input[28]~I .oe_async_reset = "none";
defparam \Input[28]~I .oe_power_up = "low";
defparam \Input[28]~I .oe_register_mode = "none";
defparam \Input[28]~I .oe_sync_reset = "none";
defparam \Input[28]~I .operation_mode = "output";
defparam \Input[28]~I .output_async_reset = "none";
defparam \Input[28]~I .output_power_up = "low";
defparam \Input[28]~I .output_register_mode = "none";
defparam \Input[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[29]~I (
	.datain(\data|im|rom~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [29]));
// synopsys translate_off
defparam \Input[29]~I .input_async_reset = "none";
defparam \Input[29]~I .input_power_up = "low";
defparam \Input[29]~I .input_register_mode = "none";
defparam \Input[29]~I .input_sync_reset = "none";
defparam \Input[29]~I .oe_async_reset = "none";
defparam \Input[29]~I .oe_power_up = "low";
defparam \Input[29]~I .oe_register_mode = "none";
defparam \Input[29]~I .oe_sync_reset = "none";
defparam \Input[29]~I .operation_mode = "output";
defparam \Input[29]~I .output_async_reset = "none";
defparam \Input[29]~I .output_power_up = "low";
defparam \Input[29]~I .output_register_mode = "none";
defparam \Input[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [30]));
// synopsys translate_off
defparam \Input[30]~I .input_async_reset = "none";
defparam \Input[30]~I .input_power_up = "low";
defparam \Input[30]~I .input_register_mode = "none";
defparam \Input[30]~I .input_sync_reset = "none";
defparam \Input[30]~I .oe_async_reset = "none";
defparam \Input[30]~I .oe_power_up = "low";
defparam \Input[30]~I .oe_register_mode = "none";
defparam \Input[30]~I .oe_sync_reset = "none";
defparam \Input[30]~I .operation_mode = "output";
defparam \Input[30]~I .output_async_reset = "none";
defparam \Input[30]~I .output_power_up = "low";
defparam \Input[30]~I .output_register_mode = "none";
defparam \Input[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Input[31]~I (
	.datain(\data|im|rom~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\Input [31]));
// synopsys translate_off
defparam \Input[31]~I .input_async_reset = "none";
defparam \Input[31]~I .input_power_up = "low";
defparam \Input[31]~I .input_register_mode = "none";
defparam \Input[31]~I .input_sync_reset = "none";
defparam \Input[31]~I .oe_async_reset = "none";
defparam \Input[31]~I .oe_power_up = "low";
defparam \Input[31]~I .oe_register_mode = "none";
defparam \Input[31]~I .oe_sync_reset = "none";
defparam \Input[31]~I .operation_mode = "output";
defparam \Input[31]~I .output_async_reset = "none";
defparam \Input[31]~I .output_power_up = "low";
defparam \Input[31]~I .output_register_mode = "none";
defparam \Input[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Branch~I (
	.datain(\controller|Decoder1~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch));
// synopsys translate_off
defparam \Branch~I .input_async_reset = "none";
defparam \Branch~I .input_power_up = "low";
defparam \Branch~I .input_register_mode = "none";
defparam \Branch~I .input_sync_reset = "none";
defparam \Branch~I .oe_async_reset = "none";
defparam \Branch~I .oe_power_up = "low";
defparam \Branch~I .oe_register_mode = "none";
defparam \Branch~I .oe_sync_reset = "none";
defparam \Branch~I .operation_mode = "output";
defparam \Branch~I .output_async_reset = "none";
defparam \Branch~I .output_power_up = "low";
defparam \Branch~I .output_register_mode = "none";
defparam \Branch~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemContro~I (
	.datain(\controller|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemContro));
// synopsys translate_off
defparam \MemContro~I .input_async_reset = "none";
defparam \MemContro~I .input_power_up = "low";
defparam \MemContro~I .input_register_mode = "none";
defparam \MemContro~I .input_sync_reset = "none";
defparam \MemContro~I .oe_async_reset = "none";
defparam \MemContro~I .oe_power_up = "low";
defparam \MemContro~I .oe_register_mode = "none";
defparam \MemContro~I .oe_sync_reset = "none";
defparam \MemContro~I .operation_mode = "output";
defparam \MemContro~I .output_async_reset = "none";
defparam \MemContro~I .output_power_up = "low";
defparam \MemContro~I .output_register_mode = "none";
defparam \MemContro~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[0]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[0]));
// synopsys translate_off
defparam \MemOut[0]~I .input_async_reset = "none";
defparam \MemOut[0]~I .input_power_up = "low";
defparam \MemOut[0]~I .input_register_mode = "none";
defparam \MemOut[0]~I .input_sync_reset = "none";
defparam \MemOut[0]~I .oe_async_reset = "none";
defparam \MemOut[0]~I .oe_power_up = "low";
defparam \MemOut[0]~I .oe_register_mode = "none";
defparam \MemOut[0]~I .oe_sync_reset = "none";
defparam \MemOut[0]~I .operation_mode = "output";
defparam \MemOut[0]~I .output_async_reset = "none";
defparam \MemOut[0]~I .output_power_up = "low";
defparam \MemOut[0]~I .output_register_mode = "none";
defparam \MemOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[1]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[1]));
// synopsys translate_off
defparam \MemOut[1]~I .input_async_reset = "none";
defparam \MemOut[1]~I .input_power_up = "low";
defparam \MemOut[1]~I .input_register_mode = "none";
defparam \MemOut[1]~I .input_sync_reset = "none";
defparam \MemOut[1]~I .oe_async_reset = "none";
defparam \MemOut[1]~I .oe_power_up = "low";
defparam \MemOut[1]~I .oe_register_mode = "none";
defparam \MemOut[1]~I .oe_sync_reset = "none";
defparam \MemOut[1]~I .operation_mode = "output";
defparam \MemOut[1]~I .output_async_reset = "none";
defparam \MemOut[1]~I .output_power_up = "low";
defparam \MemOut[1]~I .output_register_mode = "none";
defparam \MemOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[2]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[2]));
// synopsys translate_off
defparam \MemOut[2]~I .input_async_reset = "none";
defparam \MemOut[2]~I .input_power_up = "low";
defparam \MemOut[2]~I .input_register_mode = "none";
defparam \MemOut[2]~I .input_sync_reset = "none";
defparam \MemOut[2]~I .oe_async_reset = "none";
defparam \MemOut[2]~I .oe_power_up = "low";
defparam \MemOut[2]~I .oe_register_mode = "none";
defparam \MemOut[2]~I .oe_sync_reset = "none";
defparam \MemOut[2]~I .operation_mode = "output";
defparam \MemOut[2]~I .output_async_reset = "none";
defparam \MemOut[2]~I .output_power_up = "low";
defparam \MemOut[2]~I .output_register_mode = "none";
defparam \MemOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[3]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[3]));
// synopsys translate_off
defparam \MemOut[3]~I .input_async_reset = "none";
defparam \MemOut[3]~I .input_power_up = "low";
defparam \MemOut[3]~I .input_register_mode = "none";
defparam \MemOut[3]~I .input_sync_reset = "none";
defparam \MemOut[3]~I .oe_async_reset = "none";
defparam \MemOut[3]~I .oe_power_up = "low";
defparam \MemOut[3]~I .oe_register_mode = "none";
defparam \MemOut[3]~I .oe_sync_reset = "none";
defparam \MemOut[3]~I .operation_mode = "output";
defparam \MemOut[3]~I .output_async_reset = "none";
defparam \MemOut[3]~I .output_power_up = "low";
defparam \MemOut[3]~I .output_register_mode = "none";
defparam \MemOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[4]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[4]));
// synopsys translate_off
defparam \MemOut[4]~I .input_async_reset = "none";
defparam \MemOut[4]~I .input_power_up = "low";
defparam \MemOut[4]~I .input_register_mode = "none";
defparam \MemOut[4]~I .input_sync_reset = "none";
defparam \MemOut[4]~I .oe_async_reset = "none";
defparam \MemOut[4]~I .oe_power_up = "low";
defparam \MemOut[4]~I .oe_register_mode = "none";
defparam \MemOut[4]~I .oe_sync_reset = "none";
defparam \MemOut[4]~I .operation_mode = "output";
defparam \MemOut[4]~I .output_async_reset = "none";
defparam \MemOut[4]~I .output_power_up = "low";
defparam \MemOut[4]~I .output_register_mode = "none";
defparam \MemOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[5]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[5]));
// synopsys translate_off
defparam \MemOut[5]~I .input_async_reset = "none";
defparam \MemOut[5]~I .input_power_up = "low";
defparam \MemOut[5]~I .input_register_mode = "none";
defparam \MemOut[5]~I .input_sync_reset = "none";
defparam \MemOut[5]~I .oe_async_reset = "none";
defparam \MemOut[5]~I .oe_power_up = "low";
defparam \MemOut[5]~I .oe_register_mode = "none";
defparam \MemOut[5]~I .oe_sync_reset = "none";
defparam \MemOut[5]~I .operation_mode = "output";
defparam \MemOut[5]~I .output_async_reset = "none";
defparam \MemOut[5]~I .output_power_up = "low";
defparam \MemOut[5]~I .output_register_mode = "none";
defparam \MemOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[6]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[6]));
// synopsys translate_off
defparam \MemOut[6]~I .input_async_reset = "none";
defparam \MemOut[6]~I .input_power_up = "low";
defparam \MemOut[6]~I .input_register_mode = "none";
defparam \MemOut[6]~I .input_sync_reset = "none";
defparam \MemOut[6]~I .oe_async_reset = "none";
defparam \MemOut[6]~I .oe_power_up = "low";
defparam \MemOut[6]~I .oe_register_mode = "none";
defparam \MemOut[6]~I .oe_sync_reset = "none";
defparam \MemOut[6]~I .operation_mode = "output";
defparam \MemOut[6]~I .output_async_reset = "none";
defparam \MemOut[6]~I .output_power_up = "low";
defparam \MemOut[6]~I .output_register_mode = "none";
defparam \MemOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[7]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[7]));
// synopsys translate_off
defparam \MemOut[7]~I .input_async_reset = "none";
defparam \MemOut[7]~I .input_power_up = "low";
defparam \MemOut[7]~I .input_register_mode = "none";
defparam \MemOut[7]~I .input_sync_reset = "none";
defparam \MemOut[7]~I .oe_async_reset = "none";
defparam \MemOut[7]~I .oe_power_up = "low";
defparam \MemOut[7]~I .oe_register_mode = "none";
defparam \MemOut[7]~I .oe_sync_reset = "none";
defparam \MemOut[7]~I .operation_mode = "output";
defparam \MemOut[7]~I .output_async_reset = "none";
defparam \MemOut[7]~I .output_power_up = "low";
defparam \MemOut[7]~I .output_register_mode = "none";
defparam \MemOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[8]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[8]));
// synopsys translate_off
defparam \MemOut[8]~I .input_async_reset = "none";
defparam \MemOut[8]~I .input_power_up = "low";
defparam \MemOut[8]~I .input_register_mode = "none";
defparam \MemOut[8]~I .input_sync_reset = "none";
defparam \MemOut[8]~I .oe_async_reset = "none";
defparam \MemOut[8]~I .oe_power_up = "low";
defparam \MemOut[8]~I .oe_register_mode = "none";
defparam \MemOut[8]~I .oe_sync_reset = "none";
defparam \MemOut[8]~I .operation_mode = "output";
defparam \MemOut[8]~I .output_async_reset = "none";
defparam \MemOut[8]~I .output_power_up = "low";
defparam \MemOut[8]~I .output_register_mode = "none";
defparam \MemOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[9]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[9]));
// synopsys translate_off
defparam \MemOut[9]~I .input_async_reset = "none";
defparam \MemOut[9]~I .input_power_up = "low";
defparam \MemOut[9]~I .input_register_mode = "none";
defparam \MemOut[9]~I .input_sync_reset = "none";
defparam \MemOut[9]~I .oe_async_reset = "none";
defparam \MemOut[9]~I .oe_power_up = "low";
defparam \MemOut[9]~I .oe_register_mode = "none";
defparam \MemOut[9]~I .oe_sync_reset = "none";
defparam \MemOut[9]~I .operation_mode = "output";
defparam \MemOut[9]~I .output_async_reset = "none";
defparam \MemOut[9]~I .output_power_up = "low";
defparam \MemOut[9]~I .output_register_mode = "none";
defparam \MemOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[10]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[10]));
// synopsys translate_off
defparam \MemOut[10]~I .input_async_reset = "none";
defparam \MemOut[10]~I .input_power_up = "low";
defparam \MemOut[10]~I .input_register_mode = "none";
defparam \MemOut[10]~I .input_sync_reset = "none";
defparam \MemOut[10]~I .oe_async_reset = "none";
defparam \MemOut[10]~I .oe_power_up = "low";
defparam \MemOut[10]~I .oe_register_mode = "none";
defparam \MemOut[10]~I .oe_sync_reset = "none";
defparam \MemOut[10]~I .operation_mode = "output";
defparam \MemOut[10]~I .output_async_reset = "none";
defparam \MemOut[10]~I .output_power_up = "low";
defparam \MemOut[10]~I .output_register_mode = "none";
defparam \MemOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[11]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[11]));
// synopsys translate_off
defparam \MemOut[11]~I .input_async_reset = "none";
defparam \MemOut[11]~I .input_power_up = "low";
defparam \MemOut[11]~I .input_register_mode = "none";
defparam \MemOut[11]~I .input_sync_reset = "none";
defparam \MemOut[11]~I .oe_async_reset = "none";
defparam \MemOut[11]~I .oe_power_up = "low";
defparam \MemOut[11]~I .oe_register_mode = "none";
defparam \MemOut[11]~I .oe_sync_reset = "none";
defparam \MemOut[11]~I .operation_mode = "output";
defparam \MemOut[11]~I .output_async_reset = "none";
defparam \MemOut[11]~I .output_power_up = "low";
defparam \MemOut[11]~I .output_register_mode = "none";
defparam \MemOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[12]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[12]));
// synopsys translate_off
defparam \MemOut[12]~I .input_async_reset = "none";
defparam \MemOut[12]~I .input_power_up = "low";
defparam \MemOut[12]~I .input_register_mode = "none";
defparam \MemOut[12]~I .input_sync_reset = "none";
defparam \MemOut[12]~I .oe_async_reset = "none";
defparam \MemOut[12]~I .oe_power_up = "low";
defparam \MemOut[12]~I .oe_register_mode = "none";
defparam \MemOut[12]~I .oe_sync_reset = "none";
defparam \MemOut[12]~I .operation_mode = "output";
defparam \MemOut[12]~I .output_async_reset = "none";
defparam \MemOut[12]~I .output_power_up = "low";
defparam \MemOut[12]~I .output_register_mode = "none";
defparam \MemOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[13]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[13]));
// synopsys translate_off
defparam \MemOut[13]~I .input_async_reset = "none";
defparam \MemOut[13]~I .input_power_up = "low";
defparam \MemOut[13]~I .input_register_mode = "none";
defparam \MemOut[13]~I .input_sync_reset = "none";
defparam \MemOut[13]~I .oe_async_reset = "none";
defparam \MemOut[13]~I .oe_power_up = "low";
defparam \MemOut[13]~I .oe_register_mode = "none";
defparam \MemOut[13]~I .oe_sync_reset = "none";
defparam \MemOut[13]~I .operation_mode = "output";
defparam \MemOut[13]~I .output_async_reset = "none";
defparam \MemOut[13]~I .output_power_up = "low";
defparam \MemOut[13]~I .output_register_mode = "none";
defparam \MemOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[14]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[14]));
// synopsys translate_off
defparam \MemOut[14]~I .input_async_reset = "none";
defparam \MemOut[14]~I .input_power_up = "low";
defparam \MemOut[14]~I .input_register_mode = "none";
defparam \MemOut[14]~I .input_sync_reset = "none";
defparam \MemOut[14]~I .oe_async_reset = "none";
defparam \MemOut[14]~I .oe_power_up = "low";
defparam \MemOut[14]~I .oe_register_mode = "none";
defparam \MemOut[14]~I .oe_sync_reset = "none";
defparam \MemOut[14]~I .operation_mode = "output";
defparam \MemOut[14]~I .output_async_reset = "none";
defparam \MemOut[14]~I .output_power_up = "low";
defparam \MemOut[14]~I .output_register_mode = "none";
defparam \MemOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[15]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[15]));
// synopsys translate_off
defparam \MemOut[15]~I .input_async_reset = "none";
defparam \MemOut[15]~I .input_power_up = "low";
defparam \MemOut[15]~I .input_register_mode = "none";
defparam \MemOut[15]~I .input_sync_reset = "none";
defparam \MemOut[15]~I .oe_async_reset = "none";
defparam \MemOut[15]~I .oe_power_up = "low";
defparam \MemOut[15]~I .oe_register_mode = "none";
defparam \MemOut[15]~I .oe_sync_reset = "none";
defparam \MemOut[15]~I .operation_mode = "output";
defparam \MemOut[15]~I .output_async_reset = "none";
defparam \MemOut[15]~I .output_power_up = "low";
defparam \MemOut[15]~I .output_register_mode = "none";
defparam \MemOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[16]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[16]));
// synopsys translate_off
defparam \MemOut[16]~I .input_async_reset = "none";
defparam \MemOut[16]~I .input_power_up = "low";
defparam \MemOut[16]~I .input_register_mode = "none";
defparam \MemOut[16]~I .input_sync_reset = "none";
defparam \MemOut[16]~I .oe_async_reset = "none";
defparam \MemOut[16]~I .oe_power_up = "low";
defparam \MemOut[16]~I .oe_register_mode = "none";
defparam \MemOut[16]~I .oe_sync_reset = "none";
defparam \MemOut[16]~I .operation_mode = "output";
defparam \MemOut[16]~I .output_async_reset = "none";
defparam \MemOut[16]~I .output_power_up = "low";
defparam \MemOut[16]~I .output_register_mode = "none";
defparam \MemOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[17]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[17]));
// synopsys translate_off
defparam \MemOut[17]~I .input_async_reset = "none";
defparam \MemOut[17]~I .input_power_up = "low";
defparam \MemOut[17]~I .input_register_mode = "none";
defparam \MemOut[17]~I .input_sync_reset = "none";
defparam \MemOut[17]~I .oe_async_reset = "none";
defparam \MemOut[17]~I .oe_power_up = "low";
defparam \MemOut[17]~I .oe_register_mode = "none";
defparam \MemOut[17]~I .oe_sync_reset = "none";
defparam \MemOut[17]~I .operation_mode = "output";
defparam \MemOut[17]~I .output_async_reset = "none";
defparam \MemOut[17]~I .output_power_up = "low";
defparam \MemOut[17]~I .output_register_mode = "none";
defparam \MemOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[18]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[18]));
// synopsys translate_off
defparam \MemOut[18]~I .input_async_reset = "none";
defparam \MemOut[18]~I .input_power_up = "low";
defparam \MemOut[18]~I .input_register_mode = "none";
defparam \MemOut[18]~I .input_sync_reset = "none";
defparam \MemOut[18]~I .oe_async_reset = "none";
defparam \MemOut[18]~I .oe_power_up = "low";
defparam \MemOut[18]~I .oe_register_mode = "none";
defparam \MemOut[18]~I .oe_sync_reset = "none";
defparam \MemOut[18]~I .operation_mode = "output";
defparam \MemOut[18]~I .output_async_reset = "none";
defparam \MemOut[18]~I .output_power_up = "low";
defparam \MemOut[18]~I .output_register_mode = "none";
defparam \MemOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[19]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[19]));
// synopsys translate_off
defparam \MemOut[19]~I .input_async_reset = "none";
defparam \MemOut[19]~I .input_power_up = "low";
defparam \MemOut[19]~I .input_register_mode = "none";
defparam \MemOut[19]~I .input_sync_reset = "none";
defparam \MemOut[19]~I .oe_async_reset = "none";
defparam \MemOut[19]~I .oe_power_up = "low";
defparam \MemOut[19]~I .oe_register_mode = "none";
defparam \MemOut[19]~I .oe_sync_reset = "none";
defparam \MemOut[19]~I .operation_mode = "output";
defparam \MemOut[19]~I .output_async_reset = "none";
defparam \MemOut[19]~I .output_power_up = "low";
defparam \MemOut[19]~I .output_register_mode = "none";
defparam \MemOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[20]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[20]));
// synopsys translate_off
defparam \MemOut[20]~I .input_async_reset = "none";
defparam \MemOut[20]~I .input_power_up = "low";
defparam \MemOut[20]~I .input_register_mode = "none";
defparam \MemOut[20]~I .input_sync_reset = "none";
defparam \MemOut[20]~I .oe_async_reset = "none";
defparam \MemOut[20]~I .oe_power_up = "low";
defparam \MemOut[20]~I .oe_register_mode = "none";
defparam \MemOut[20]~I .oe_sync_reset = "none";
defparam \MemOut[20]~I .operation_mode = "output";
defparam \MemOut[20]~I .output_async_reset = "none";
defparam \MemOut[20]~I .output_power_up = "low";
defparam \MemOut[20]~I .output_register_mode = "none";
defparam \MemOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[21]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[21]));
// synopsys translate_off
defparam \MemOut[21]~I .input_async_reset = "none";
defparam \MemOut[21]~I .input_power_up = "low";
defparam \MemOut[21]~I .input_register_mode = "none";
defparam \MemOut[21]~I .input_sync_reset = "none";
defparam \MemOut[21]~I .oe_async_reset = "none";
defparam \MemOut[21]~I .oe_power_up = "low";
defparam \MemOut[21]~I .oe_register_mode = "none";
defparam \MemOut[21]~I .oe_sync_reset = "none";
defparam \MemOut[21]~I .operation_mode = "output";
defparam \MemOut[21]~I .output_async_reset = "none";
defparam \MemOut[21]~I .output_power_up = "low";
defparam \MemOut[21]~I .output_register_mode = "none";
defparam \MemOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[22]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[22]));
// synopsys translate_off
defparam \MemOut[22]~I .input_async_reset = "none";
defparam \MemOut[22]~I .input_power_up = "low";
defparam \MemOut[22]~I .input_register_mode = "none";
defparam \MemOut[22]~I .input_sync_reset = "none";
defparam \MemOut[22]~I .oe_async_reset = "none";
defparam \MemOut[22]~I .oe_power_up = "low";
defparam \MemOut[22]~I .oe_register_mode = "none";
defparam \MemOut[22]~I .oe_sync_reset = "none";
defparam \MemOut[22]~I .operation_mode = "output";
defparam \MemOut[22]~I .output_async_reset = "none";
defparam \MemOut[22]~I .output_power_up = "low";
defparam \MemOut[22]~I .output_register_mode = "none";
defparam \MemOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[23]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[23]));
// synopsys translate_off
defparam \MemOut[23]~I .input_async_reset = "none";
defparam \MemOut[23]~I .input_power_up = "low";
defparam \MemOut[23]~I .input_register_mode = "none";
defparam \MemOut[23]~I .input_sync_reset = "none";
defparam \MemOut[23]~I .oe_async_reset = "none";
defparam \MemOut[23]~I .oe_power_up = "low";
defparam \MemOut[23]~I .oe_register_mode = "none";
defparam \MemOut[23]~I .oe_sync_reset = "none";
defparam \MemOut[23]~I .operation_mode = "output";
defparam \MemOut[23]~I .output_async_reset = "none";
defparam \MemOut[23]~I .output_power_up = "low";
defparam \MemOut[23]~I .output_register_mode = "none";
defparam \MemOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[24]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[24]));
// synopsys translate_off
defparam \MemOut[24]~I .input_async_reset = "none";
defparam \MemOut[24]~I .input_power_up = "low";
defparam \MemOut[24]~I .input_register_mode = "none";
defparam \MemOut[24]~I .input_sync_reset = "none";
defparam \MemOut[24]~I .oe_async_reset = "none";
defparam \MemOut[24]~I .oe_power_up = "low";
defparam \MemOut[24]~I .oe_register_mode = "none";
defparam \MemOut[24]~I .oe_sync_reset = "none";
defparam \MemOut[24]~I .operation_mode = "output";
defparam \MemOut[24]~I .output_async_reset = "none";
defparam \MemOut[24]~I .output_power_up = "low";
defparam \MemOut[24]~I .output_register_mode = "none";
defparam \MemOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[25]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[25]));
// synopsys translate_off
defparam \MemOut[25]~I .input_async_reset = "none";
defparam \MemOut[25]~I .input_power_up = "low";
defparam \MemOut[25]~I .input_register_mode = "none";
defparam \MemOut[25]~I .input_sync_reset = "none";
defparam \MemOut[25]~I .oe_async_reset = "none";
defparam \MemOut[25]~I .oe_power_up = "low";
defparam \MemOut[25]~I .oe_register_mode = "none";
defparam \MemOut[25]~I .oe_sync_reset = "none";
defparam \MemOut[25]~I .operation_mode = "output";
defparam \MemOut[25]~I .output_async_reset = "none";
defparam \MemOut[25]~I .output_power_up = "low";
defparam \MemOut[25]~I .output_register_mode = "none";
defparam \MemOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[26]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[26]));
// synopsys translate_off
defparam \MemOut[26]~I .input_async_reset = "none";
defparam \MemOut[26]~I .input_power_up = "low";
defparam \MemOut[26]~I .input_register_mode = "none";
defparam \MemOut[26]~I .input_sync_reset = "none";
defparam \MemOut[26]~I .oe_async_reset = "none";
defparam \MemOut[26]~I .oe_power_up = "low";
defparam \MemOut[26]~I .oe_register_mode = "none";
defparam \MemOut[26]~I .oe_sync_reset = "none";
defparam \MemOut[26]~I .operation_mode = "output";
defparam \MemOut[26]~I .output_async_reset = "none";
defparam \MemOut[26]~I .output_power_up = "low";
defparam \MemOut[26]~I .output_register_mode = "none";
defparam \MemOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[27]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[27]));
// synopsys translate_off
defparam \MemOut[27]~I .input_async_reset = "none";
defparam \MemOut[27]~I .input_power_up = "low";
defparam \MemOut[27]~I .input_register_mode = "none";
defparam \MemOut[27]~I .input_sync_reset = "none";
defparam \MemOut[27]~I .oe_async_reset = "none";
defparam \MemOut[27]~I .oe_power_up = "low";
defparam \MemOut[27]~I .oe_register_mode = "none";
defparam \MemOut[27]~I .oe_sync_reset = "none";
defparam \MemOut[27]~I .operation_mode = "output";
defparam \MemOut[27]~I .output_async_reset = "none";
defparam \MemOut[27]~I .output_power_up = "low";
defparam \MemOut[27]~I .output_register_mode = "none";
defparam \MemOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[28]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[28]));
// synopsys translate_off
defparam \MemOut[28]~I .input_async_reset = "none";
defparam \MemOut[28]~I .input_power_up = "low";
defparam \MemOut[28]~I .input_register_mode = "none";
defparam \MemOut[28]~I .input_sync_reset = "none";
defparam \MemOut[28]~I .oe_async_reset = "none";
defparam \MemOut[28]~I .oe_power_up = "low";
defparam \MemOut[28]~I .oe_register_mode = "none";
defparam \MemOut[28]~I .oe_sync_reset = "none";
defparam \MemOut[28]~I .operation_mode = "output";
defparam \MemOut[28]~I .output_async_reset = "none";
defparam \MemOut[28]~I .output_power_up = "low";
defparam \MemOut[28]~I .output_register_mode = "none";
defparam \MemOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[29]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[29]));
// synopsys translate_off
defparam \MemOut[29]~I .input_async_reset = "none";
defparam \MemOut[29]~I .input_power_up = "low";
defparam \MemOut[29]~I .input_register_mode = "none";
defparam \MemOut[29]~I .input_sync_reset = "none";
defparam \MemOut[29]~I .oe_async_reset = "none";
defparam \MemOut[29]~I .oe_power_up = "low";
defparam \MemOut[29]~I .oe_register_mode = "none";
defparam \MemOut[29]~I .oe_sync_reset = "none";
defparam \MemOut[29]~I .operation_mode = "output";
defparam \MemOut[29]~I .output_async_reset = "none";
defparam \MemOut[29]~I .output_power_up = "low";
defparam \MemOut[29]~I .output_register_mode = "none";
defparam \MemOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[30]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[30]));
// synopsys translate_off
defparam \MemOut[30]~I .input_async_reset = "none";
defparam \MemOut[30]~I .input_power_up = "low";
defparam \MemOut[30]~I .input_register_mode = "none";
defparam \MemOut[30]~I .input_sync_reset = "none";
defparam \MemOut[30]~I .oe_async_reset = "none";
defparam \MemOut[30]~I .oe_power_up = "low";
defparam \MemOut[30]~I .oe_register_mode = "none";
defparam \MemOut[30]~I .oe_sync_reset = "none";
defparam \MemOut[30]~I .operation_mode = "output";
defparam \MemOut[30]~I .output_async_reset = "none";
defparam \MemOut[30]~I .output_power_up = "low";
defparam \MemOut[30]~I .output_register_mode = "none";
defparam \MemOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \MemOut[31]~I (
	.datain(\data|mem|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemOut[31]));
// synopsys translate_off
defparam \MemOut[31]~I .input_async_reset = "none";
defparam \MemOut[31]~I .input_power_up = "low";
defparam \MemOut[31]~I .input_register_mode = "none";
defparam \MemOut[31]~I .input_sync_reset = "none";
defparam \MemOut[31]~I .oe_async_reset = "none";
defparam \MemOut[31]~I .oe_power_up = "low";
defparam \MemOut[31]~I .oe_register_mode = "none";
defparam \MemOut[31]~I .oe_sync_reset = "none";
defparam \MemOut[31]~I .operation_mode = "output";
defparam \MemOut[31]~I .output_async_reset = "none";
defparam \MemOut[31]~I .output_power_up = "low";
defparam \MemOut[31]~I .output_register_mode = "none";
defparam \MemOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[0]));
// synopsys translate_off
defparam \PCin[0]~I .input_async_reset = "none";
defparam \PCin[0]~I .input_power_up = "low";
defparam \PCin[0]~I .input_register_mode = "none";
defparam \PCin[0]~I .input_sync_reset = "none";
defparam \PCin[0]~I .oe_async_reset = "none";
defparam \PCin[0]~I .oe_power_up = "low";
defparam \PCin[0]~I .oe_register_mode = "none";
defparam \PCin[0]~I .oe_sync_reset = "none";
defparam \PCin[0]~I .operation_mode = "output";
defparam \PCin[0]~I .output_async_reset = "none";
defparam \PCin[0]~I .output_power_up = "low";
defparam \PCin[0]~I .output_register_mode = "none";
defparam \PCin[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[1]));
// synopsys translate_off
defparam \PCin[1]~I .input_async_reset = "none";
defparam \PCin[1]~I .input_power_up = "low";
defparam \PCin[1]~I .input_register_mode = "none";
defparam \PCin[1]~I .input_sync_reset = "none";
defparam \PCin[1]~I .oe_async_reset = "none";
defparam \PCin[1]~I .oe_power_up = "low";
defparam \PCin[1]~I .oe_register_mode = "none";
defparam \PCin[1]~I .oe_sync_reset = "none";
defparam \PCin[1]~I .operation_mode = "output";
defparam \PCin[1]~I .output_async_reset = "none";
defparam \PCin[1]~I .output_power_up = "low";
defparam \PCin[1]~I .output_register_mode = "none";
defparam \PCin[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[2]~I (
	.datain(\data|pc1|PC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[2]));
// synopsys translate_off
defparam \PCin[2]~I .input_async_reset = "none";
defparam \PCin[2]~I .input_power_up = "low";
defparam \PCin[2]~I .input_register_mode = "none";
defparam \PCin[2]~I .input_sync_reset = "none";
defparam \PCin[2]~I .oe_async_reset = "none";
defparam \PCin[2]~I .oe_power_up = "low";
defparam \PCin[2]~I .oe_register_mode = "none";
defparam \PCin[2]~I .oe_sync_reset = "none";
defparam \PCin[2]~I .operation_mode = "output";
defparam \PCin[2]~I .output_async_reset = "none";
defparam \PCin[2]~I .output_power_up = "low";
defparam \PCin[2]~I .output_register_mode = "none";
defparam \PCin[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[3]~I (
	.datain(\data|pc1|PC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[3]));
// synopsys translate_off
defparam \PCin[3]~I .input_async_reset = "none";
defparam \PCin[3]~I .input_power_up = "low";
defparam \PCin[3]~I .input_register_mode = "none";
defparam \PCin[3]~I .input_sync_reset = "none";
defparam \PCin[3]~I .oe_async_reset = "none";
defparam \PCin[3]~I .oe_power_up = "low";
defparam \PCin[3]~I .oe_register_mode = "none";
defparam \PCin[3]~I .oe_sync_reset = "none";
defparam \PCin[3]~I .operation_mode = "output";
defparam \PCin[3]~I .output_async_reset = "none";
defparam \PCin[3]~I .output_power_up = "low";
defparam \PCin[3]~I .output_register_mode = "none";
defparam \PCin[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[4]~I (
	.datain(\data|pc1|PC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[4]));
// synopsys translate_off
defparam \PCin[4]~I .input_async_reset = "none";
defparam \PCin[4]~I .input_power_up = "low";
defparam \PCin[4]~I .input_register_mode = "none";
defparam \PCin[4]~I .input_sync_reset = "none";
defparam \PCin[4]~I .oe_async_reset = "none";
defparam \PCin[4]~I .oe_power_up = "low";
defparam \PCin[4]~I .oe_register_mode = "none";
defparam \PCin[4]~I .oe_sync_reset = "none";
defparam \PCin[4]~I .operation_mode = "output";
defparam \PCin[4]~I .output_async_reset = "none";
defparam \PCin[4]~I .output_power_up = "low";
defparam \PCin[4]~I .output_register_mode = "none";
defparam \PCin[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[5]~I (
	.datain(\data|pc1|PC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[5]));
// synopsys translate_off
defparam \PCin[5]~I .input_async_reset = "none";
defparam \PCin[5]~I .input_power_up = "low";
defparam \PCin[5]~I .input_register_mode = "none";
defparam \PCin[5]~I .input_sync_reset = "none";
defparam \PCin[5]~I .oe_async_reset = "none";
defparam \PCin[5]~I .oe_power_up = "low";
defparam \PCin[5]~I .oe_register_mode = "none";
defparam \PCin[5]~I .oe_sync_reset = "none";
defparam \PCin[5]~I .operation_mode = "output";
defparam \PCin[5]~I .output_async_reset = "none";
defparam \PCin[5]~I .output_power_up = "low";
defparam \PCin[5]~I .output_register_mode = "none";
defparam \PCin[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[6]~I (
	.datain(\data|pc1|PC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[6]));
// synopsys translate_off
defparam \PCin[6]~I .input_async_reset = "none";
defparam \PCin[6]~I .input_power_up = "low";
defparam \PCin[6]~I .input_register_mode = "none";
defparam \PCin[6]~I .input_sync_reset = "none";
defparam \PCin[6]~I .oe_async_reset = "none";
defparam \PCin[6]~I .oe_power_up = "low";
defparam \PCin[6]~I .oe_register_mode = "none";
defparam \PCin[6]~I .oe_sync_reset = "none";
defparam \PCin[6]~I .operation_mode = "output";
defparam \PCin[6]~I .output_async_reset = "none";
defparam \PCin[6]~I .output_power_up = "low";
defparam \PCin[6]~I .output_register_mode = "none";
defparam \PCin[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[7]~I (
	.datain(\data|pc1|PC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[7]));
// synopsys translate_off
defparam \PCin[7]~I .input_async_reset = "none";
defparam \PCin[7]~I .input_power_up = "low";
defparam \PCin[7]~I .input_register_mode = "none";
defparam \PCin[7]~I .input_sync_reset = "none";
defparam \PCin[7]~I .oe_async_reset = "none";
defparam \PCin[7]~I .oe_power_up = "low";
defparam \PCin[7]~I .oe_register_mode = "none";
defparam \PCin[7]~I .oe_sync_reset = "none";
defparam \PCin[7]~I .operation_mode = "output";
defparam \PCin[7]~I .output_async_reset = "none";
defparam \PCin[7]~I .output_power_up = "low";
defparam \PCin[7]~I .output_register_mode = "none";
defparam \PCin[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[8]~I (
	.datain(\data|pc1|PC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[8]));
// synopsys translate_off
defparam \PCin[8]~I .input_async_reset = "none";
defparam \PCin[8]~I .input_power_up = "low";
defparam \PCin[8]~I .input_register_mode = "none";
defparam \PCin[8]~I .input_sync_reset = "none";
defparam \PCin[8]~I .oe_async_reset = "none";
defparam \PCin[8]~I .oe_power_up = "low";
defparam \PCin[8]~I .oe_register_mode = "none";
defparam \PCin[8]~I .oe_sync_reset = "none";
defparam \PCin[8]~I .operation_mode = "output";
defparam \PCin[8]~I .output_async_reset = "none";
defparam \PCin[8]~I .output_power_up = "low";
defparam \PCin[8]~I .output_register_mode = "none";
defparam \PCin[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[9]~I (
	.datain(\data|pc1|PC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[9]));
// synopsys translate_off
defparam \PCin[9]~I .input_async_reset = "none";
defparam \PCin[9]~I .input_power_up = "low";
defparam \PCin[9]~I .input_register_mode = "none";
defparam \PCin[9]~I .input_sync_reset = "none";
defparam \PCin[9]~I .oe_async_reset = "none";
defparam \PCin[9]~I .oe_power_up = "low";
defparam \PCin[9]~I .oe_register_mode = "none";
defparam \PCin[9]~I .oe_sync_reset = "none";
defparam \PCin[9]~I .operation_mode = "output";
defparam \PCin[9]~I .output_async_reset = "none";
defparam \PCin[9]~I .output_power_up = "low";
defparam \PCin[9]~I .output_register_mode = "none";
defparam \PCin[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[10]~I (
	.datain(\data|pc1|PC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[10]));
// synopsys translate_off
defparam \PCin[10]~I .input_async_reset = "none";
defparam \PCin[10]~I .input_power_up = "low";
defparam \PCin[10]~I .input_register_mode = "none";
defparam \PCin[10]~I .input_sync_reset = "none";
defparam \PCin[10]~I .oe_async_reset = "none";
defparam \PCin[10]~I .oe_power_up = "low";
defparam \PCin[10]~I .oe_register_mode = "none";
defparam \PCin[10]~I .oe_sync_reset = "none";
defparam \PCin[10]~I .operation_mode = "output";
defparam \PCin[10]~I .output_async_reset = "none";
defparam \PCin[10]~I .output_power_up = "low";
defparam \PCin[10]~I .output_register_mode = "none";
defparam \PCin[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[11]~I (
	.datain(\data|pc1|PC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[11]));
// synopsys translate_off
defparam \PCin[11]~I .input_async_reset = "none";
defparam \PCin[11]~I .input_power_up = "low";
defparam \PCin[11]~I .input_register_mode = "none";
defparam \PCin[11]~I .input_sync_reset = "none";
defparam \PCin[11]~I .oe_async_reset = "none";
defparam \PCin[11]~I .oe_power_up = "low";
defparam \PCin[11]~I .oe_register_mode = "none";
defparam \PCin[11]~I .oe_sync_reset = "none";
defparam \PCin[11]~I .operation_mode = "output";
defparam \PCin[11]~I .output_async_reset = "none";
defparam \PCin[11]~I .output_power_up = "low";
defparam \PCin[11]~I .output_register_mode = "none";
defparam \PCin[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[12]~I (
	.datain(\data|pc1|PC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[12]));
// synopsys translate_off
defparam \PCin[12]~I .input_async_reset = "none";
defparam \PCin[12]~I .input_power_up = "low";
defparam \PCin[12]~I .input_register_mode = "none";
defparam \PCin[12]~I .input_sync_reset = "none";
defparam \PCin[12]~I .oe_async_reset = "none";
defparam \PCin[12]~I .oe_power_up = "low";
defparam \PCin[12]~I .oe_register_mode = "none";
defparam \PCin[12]~I .oe_sync_reset = "none";
defparam \PCin[12]~I .operation_mode = "output";
defparam \PCin[12]~I .output_async_reset = "none";
defparam \PCin[12]~I .output_power_up = "low";
defparam \PCin[12]~I .output_register_mode = "none";
defparam \PCin[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[13]~I (
	.datain(\data|pc1|PC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[13]));
// synopsys translate_off
defparam \PCin[13]~I .input_async_reset = "none";
defparam \PCin[13]~I .input_power_up = "low";
defparam \PCin[13]~I .input_register_mode = "none";
defparam \PCin[13]~I .input_sync_reset = "none";
defparam \PCin[13]~I .oe_async_reset = "none";
defparam \PCin[13]~I .oe_power_up = "low";
defparam \PCin[13]~I .oe_register_mode = "none";
defparam \PCin[13]~I .oe_sync_reset = "none";
defparam \PCin[13]~I .operation_mode = "output";
defparam \PCin[13]~I .output_async_reset = "none";
defparam \PCin[13]~I .output_power_up = "low";
defparam \PCin[13]~I .output_register_mode = "none";
defparam \PCin[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[14]~I (
	.datain(\data|pc1|PC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[14]));
// synopsys translate_off
defparam \PCin[14]~I .input_async_reset = "none";
defparam \PCin[14]~I .input_power_up = "low";
defparam \PCin[14]~I .input_register_mode = "none";
defparam \PCin[14]~I .input_sync_reset = "none";
defparam \PCin[14]~I .oe_async_reset = "none";
defparam \PCin[14]~I .oe_power_up = "low";
defparam \PCin[14]~I .oe_register_mode = "none";
defparam \PCin[14]~I .oe_sync_reset = "none";
defparam \PCin[14]~I .operation_mode = "output";
defparam \PCin[14]~I .output_async_reset = "none";
defparam \PCin[14]~I .output_power_up = "low";
defparam \PCin[14]~I .output_register_mode = "none";
defparam \PCin[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[15]~I (
	.datain(\data|pc1|PC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[15]));
// synopsys translate_off
defparam \PCin[15]~I .input_async_reset = "none";
defparam \PCin[15]~I .input_power_up = "low";
defparam \PCin[15]~I .input_register_mode = "none";
defparam \PCin[15]~I .input_sync_reset = "none";
defparam \PCin[15]~I .oe_async_reset = "none";
defparam \PCin[15]~I .oe_power_up = "low";
defparam \PCin[15]~I .oe_register_mode = "none";
defparam \PCin[15]~I .oe_sync_reset = "none";
defparam \PCin[15]~I .operation_mode = "output";
defparam \PCin[15]~I .output_async_reset = "none";
defparam \PCin[15]~I .output_power_up = "low";
defparam \PCin[15]~I .output_register_mode = "none";
defparam \PCin[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[16]~I (
	.datain(\data|pc1|PC [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[16]));
// synopsys translate_off
defparam \PCin[16]~I .input_async_reset = "none";
defparam \PCin[16]~I .input_power_up = "low";
defparam \PCin[16]~I .input_register_mode = "none";
defparam \PCin[16]~I .input_sync_reset = "none";
defparam \PCin[16]~I .oe_async_reset = "none";
defparam \PCin[16]~I .oe_power_up = "low";
defparam \PCin[16]~I .oe_register_mode = "none";
defparam \PCin[16]~I .oe_sync_reset = "none";
defparam \PCin[16]~I .operation_mode = "output";
defparam \PCin[16]~I .output_async_reset = "none";
defparam \PCin[16]~I .output_power_up = "low";
defparam \PCin[16]~I .output_register_mode = "none";
defparam \PCin[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[17]~I (
	.datain(\data|pc1|PC [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[17]));
// synopsys translate_off
defparam \PCin[17]~I .input_async_reset = "none";
defparam \PCin[17]~I .input_power_up = "low";
defparam \PCin[17]~I .input_register_mode = "none";
defparam \PCin[17]~I .input_sync_reset = "none";
defparam \PCin[17]~I .oe_async_reset = "none";
defparam \PCin[17]~I .oe_power_up = "low";
defparam \PCin[17]~I .oe_register_mode = "none";
defparam \PCin[17]~I .oe_sync_reset = "none";
defparam \PCin[17]~I .operation_mode = "output";
defparam \PCin[17]~I .output_async_reset = "none";
defparam \PCin[17]~I .output_power_up = "low";
defparam \PCin[17]~I .output_register_mode = "none";
defparam \PCin[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[18]~I (
	.datain(\data|pc1|PC [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[18]));
// synopsys translate_off
defparam \PCin[18]~I .input_async_reset = "none";
defparam \PCin[18]~I .input_power_up = "low";
defparam \PCin[18]~I .input_register_mode = "none";
defparam \PCin[18]~I .input_sync_reset = "none";
defparam \PCin[18]~I .oe_async_reset = "none";
defparam \PCin[18]~I .oe_power_up = "low";
defparam \PCin[18]~I .oe_register_mode = "none";
defparam \PCin[18]~I .oe_sync_reset = "none";
defparam \PCin[18]~I .operation_mode = "output";
defparam \PCin[18]~I .output_async_reset = "none";
defparam \PCin[18]~I .output_power_up = "low";
defparam \PCin[18]~I .output_register_mode = "none";
defparam \PCin[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[19]~I (
	.datain(\data|pc1|PC [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[19]));
// synopsys translate_off
defparam \PCin[19]~I .input_async_reset = "none";
defparam \PCin[19]~I .input_power_up = "low";
defparam \PCin[19]~I .input_register_mode = "none";
defparam \PCin[19]~I .input_sync_reset = "none";
defparam \PCin[19]~I .oe_async_reset = "none";
defparam \PCin[19]~I .oe_power_up = "low";
defparam \PCin[19]~I .oe_register_mode = "none";
defparam \PCin[19]~I .oe_sync_reset = "none";
defparam \PCin[19]~I .operation_mode = "output";
defparam \PCin[19]~I .output_async_reset = "none";
defparam \PCin[19]~I .output_power_up = "low";
defparam \PCin[19]~I .output_register_mode = "none";
defparam \PCin[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[20]~I (
	.datain(\data|pc1|PC [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[20]));
// synopsys translate_off
defparam \PCin[20]~I .input_async_reset = "none";
defparam \PCin[20]~I .input_power_up = "low";
defparam \PCin[20]~I .input_register_mode = "none";
defparam \PCin[20]~I .input_sync_reset = "none";
defparam \PCin[20]~I .oe_async_reset = "none";
defparam \PCin[20]~I .oe_power_up = "low";
defparam \PCin[20]~I .oe_register_mode = "none";
defparam \PCin[20]~I .oe_sync_reset = "none";
defparam \PCin[20]~I .operation_mode = "output";
defparam \PCin[20]~I .output_async_reset = "none";
defparam \PCin[20]~I .output_power_up = "low";
defparam \PCin[20]~I .output_register_mode = "none";
defparam \PCin[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[21]~I (
	.datain(\data|pc1|PC [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[21]));
// synopsys translate_off
defparam \PCin[21]~I .input_async_reset = "none";
defparam \PCin[21]~I .input_power_up = "low";
defparam \PCin[21]~I .input_register_mode = "none";
defparam \PCin[21]~I .input_sync_reset = "none";
defparam \PCin[21]~I .oe_async_reset = "none";
defparam \PCin[21]~I .oe_power_up = "low";
defparam \PCin[21]~I .oe_register_mode = "none";
defparam \PCin[21]~I .oe_sync_reset = "none";
defparam \PCin[21]~I .operation_mode = "output";
defparam \PCin[21]~I .output_async_reset = "none";
defparam \PCin[21]~I .output_power_up = "low";
defparam \PCin[21]~I .output_register_mode = "none";
defparam \PCin[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[22]~I (
	.datain(\data|pc1|PC [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[22]));
// synopsys translate_off
defparam \PCin[22]~I .input_async_reset = "none";
defparam \PCin[22]~I .input_power_up = "low";
defparam \PCin[22]~I .input_register_mode = "none";
defparam \PCin[22]~I .input_sync_reset = "none";
defparam \PCin[22]~I .oe_async_reset = "none";
defparam \PCin[22]~I .oe_power_up = "low";
defparam \PCin[22]~I .oe_register_mode = "none";
defparam \PCin[22]~I .oe_sync_reset = "none";
defparam \PCin[22]~I .operation_mode = "output";
defparam \PCin[22]~I .output_async_reset = "none";
defparam \PCin[22]~I .output_power_up = "low";
defparam \PCin[22]~I .output_register_mode = "none";
defparam \PCin[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[23]~I (
	.datain(\data|pc1|PC [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[23]));
// synopsys translate_off
defparam \PCin[23]~I .input_async_reset = "none";
defparam \PCin[23]~I .input_power_up = "low";
defparam \PCin[23]~I .input_register_mode = "none";
defparam \PCin[23]~I .input_sync_reset = "none";
defparam \PCin[23]~I .oe_async_reset = "none";
defparam \PCin[23]~I .oe_power_up = "low";
defparam \PCin[23]~I .oe_register_mode = "none";
defparam \PCin[23]~I .oe_sync_reset = "none";
defparam \PCin[23]~I .operation_mode = "output";
defparam \PCin[23]~I .output_async_reset = "none";
defparam \PCin[23]~I .output_power_up = "low";
defparam \PCin[23]~I .output_register_mode = "none";
defparam \PCin[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[24]~I (
	.datain(\data|pc1|PC [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[24]));
// synopsys translate_off
defparam \PCin[24]~I .input_async_reset = "none";
defparam \PCin[24]~I .input_power_up = "low";
defparam \PCin[24]~I .input_register_mode = "none";
defparam \PCin[24]~I .input_sync_reset = "none";
defparam \PCin[24]~I .oe_async_reset = "none";
defparam \PCin[24]~I .oe_power_up = "low";
defparam \PCin[24]~I .oe_register_mode = "none";
defparam \PCin[24]~I .oe_sync_reset = "none";
defparam \PCin[24]~I .operation_mode = "output";
defparam \PCin[24]~I .output_async_reset = "none";
defparam \PCin[24]~I .output_power_up = "low";
defparam \PCin[24]~I .output_register_mode = "none";
defparam \PCin[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[25]~I (
	.datain(\data|pc1|PC [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[25]));
// synopsys translate_off
defparam \PCin[25]~I .input_async_reset = "none";
defparam \PCin[25]~I .input_power_up = "low";
defparam \PCin[25]~I .input_register_mode = "none";
defparam \PCin[25]~I .input_sync_reset = "none";
defparam \PCin[25]~I .oe_async_reset = "none";
defparam \PCin[25]~I .oe_power_up = "low";
defparam \PCin[25]~I .oe_register_mode = "none";
defparam \PCin[25]~I .oe_sync_reset = "none";
defparam \PCin[25]~I .operation_mode = "output";
defparam \PCin[25]~I .output_async_reset = "none";
defparam \PCin[25]~I .output_power_up = "low";
defparam \PCin[25]~I .output_register_mode = "none";
defparam \PCin[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[26]~I (
	.datain(\data|pc1|PC [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[26]));
// synopsys translate_off
defparam \PCin[26]~I .input_async_reset = "none";
defparam \PCin[26]~I .input_power_up = "low";
defparam \PCin[26]~I .input_register_mode = "none";
defparam \PCin[26]~I .input_sync_reset = "none";
defparam \PCin[26]~I .oe_async_reset = "none";
defparam \PCin[26]~I .oe_power_up = "low";
defparam \PCin[26]~I .oe_register_mode = "none";
defparam \PCin[26]~I .oe_sync_reset = "none";
defparam \PCin[26]~I .operation_mode = "output";
defparam \PCin[26]~I .output_async_reset = "none";
defparam \PCin[26]~I .output_power_up = "low";
defparam \PCin[26]~I .output_register_mode = "none";
defparam \PCin[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[27]~I (
	.datain(\data|pc1|PC [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[27]));
// synopsys translate_off
defparam \PCin[27]~I .input_async_reset = "none";
defparam \PCin[27]~I .input_power_up = "low";
defparam \PCin[27]~I .input_register_mode = "none";
defparam \PCin[27]~I .input_sync_reset = "none";
defparam \PCin[27]~I .oe_async_reset = "none";
defparam \PCin[27]~I .oe_power_up = "low";
defparam \PCin[27]~I .oe_register_mode = "none";
defparam \PCin[27]~I .oe_sync_reset = "none";
defparam \PCin[27]~I .operation_mode = "output";
defparam \PCin[27]~I .output_async_reset = "none";
defparam \PCin[27]~I .output_power_up = "low";
defparam \PCin[27]~I .output_register_mode = "none";
defparam \PCin[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[28]~I (
	.datain(\data|pc1|PC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[28]));
// synopsys translate_off
defparam \PCin[28]~I .input_async_reset = "none";
defparam \PCin[28]~I .input_power_up = "low";
defparam \PCin[28]~I .input_register_mode = "none";
defparam \PCin[28]~I .input_sync_reset = "none";
defparam \PCin[28]~I .oe_async_reset = "none";
defparam \PCin[28]~I .oe_power_up = "low";
defparam \PCin[28]~I .oe_register_mode = "none";
defparam \PCin[28]~I .oe_sync_reset = "none";
defparam \PCin[28]~I .operation_mode = "output";
defparam \PCin[28]~I .output_async_reset = "none";
defparam \PCin[28]~I .output_power_up = "low";
defparam \PCin[28]~I .output_register_mode = "none";
defparam \PCin[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[29]~I (
	.datain(\data|pc1|PC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[29]));
// synopsys translate_off
defparam \PCin[29]~I .input_async_reset = "none";
defparam \PCin[29]~I .input_power_up = "low";
defparam \PCin[29]~I .input_register_mode = "none";
defparam \PCin[29]~I .input_sync_reset = "none";
defparam \PCin[29]~I .oe_async_reset = "none";
defparam \PCin[29]~I .oe_power_up = "low";
defparam \PCin[29]~I .oe_register_mode = "none";
defparam \PCin[29]~I .oe_sync_reset = "none";
defparam \PCin[29]~I .operation_mode = "output";
defparam \PCin[29]~I .output_async_reset = "none";
defparam \PCin[29]~I .output_power_up = "low";
defparam \PCin[29]~I .output_register_mode = "none";
defparam \PCin[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[30]~I (
	.datain(\data|pc1|PC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[30]));
// synopsys translate_off
defparam \PCin[30]~I .input_async_reset = "none";
defparam \PCin[30]~I .input_power_up = "low";
defparam \PCin[30]~I .input_register_mode = "none";
defparam \PCin[30]~I .input_sync_reset = "none";
defparam \PCin[30]~I .oe_async_reset = "none";
defparam \PCin[30]~I .oe_power_up = "low";
defparam \PCin[30]~I .oe_register_mode = "none";
defparam \PCin[30]~I .oe_sync_reset = "none";
defparam \PCin[30]~I .operation_mode = "output";
defparam \PCin[30]~I .output_async_reset = "none";
defparam \PCin[30]~I .output_power_up = "low";
defparam \PCin[30]~I .output_register_mode = "none";
defparam \PCin[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \PCin[31]~I (
	.datain(\data|pc1|PC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCin[31]));
// synopsys translate_off
defparam \PCin[31]~I .input_async_reset = "none";
defparam \PCin[31]~I .input_power_up = "low";
defparam \PCin[31]~I .input_register_mode = "none";
defparam \PCin[31]~I .input_sync_reset = "none";
defparam \PCin[31]~I .oe_async_reset = "none";
defparam \PCin[31]~I .oe_power_up = "low";
defparam \PCin[31]~I .oe_register_mode = "none";
defparam \PCin[31]~I .oe_sync_reset = "none";
defparam \PCin[31]~I .operation_mode = "output";
defparam \PCin[31]~I .output_async_reset = "none";
defparam \PCin[31]~I .output_power_up = "low";
defparam \PCin[31]~I .output_register_mode = "none";
defparam \PCin[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
