#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 12:50:23 2025
# Process ID         : 3492864
# Current directory  : /home/jeanleo2/yuv_final/vivado
# Command line       : vivado
# Log file           : /home/jeanleo2/yuv_final/vivado/vivado.log
# Journal file       : /home/jeanleo2/yuv_final/vivado/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 3389.362 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 21495 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/jeanleo2/yuv_final/vivado/project_1 -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
update_ip_catalog -rebuild
set_property  ip_repo_paths  /home/jeanleo2/yuv_final [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:toyuv:1.0 toyuv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1 144 -146} [get_bd_cells axi_dma_0]
set_property location {3 829 -171} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/toyuv_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins toyuv_0/s_axi_control]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_2
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_r]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_y] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_2/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_g]
connect_bd_intf_net [get_bd_intf_pins toyuv_0/ch_u] [get_bd_intf_pins axi_dma_2/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins toyuv_0/ch_b]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM] [get_bd_intf_pins toyuv_0/ch_v]
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_2]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_include_stscntrl_strm {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_1]
endgroup
regenerate_bd_layout
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_1/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_1/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_2/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_2/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_S2MM]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {6.5 2337 302} [get_bd_cells processing_system7_0]
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
endgroup
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_dma_0_0_synth_1 design_1_axi_dma_1_0_synth_1 design_1_axi_dma_2_0_synth_1 design_1_axi_mem_intercon_imp_auto_pc_0_synth_1 design_1_axi_mem_intercon_imp_auto_us_0_synth_1 design_1_axi_mem_intercon_imp_auto_us_1_synth_1 design_1_axi_mem_intercon_imp_auto_us_2_synth_1 design_1_axi_mem_intercon_imp_auto_us_3_synth_1 design_1_axi_mem_intercon_imp_auto_us_4_synth_1 design_1_axi_mem_intercon_imp_auto_us_5_synth_1 design_1_axi_mem_intercon_imp_xbar_0_synth_1 design_1_axi_smc_0_synth_1 design_1_processing_system7_0_1_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_axi_dma_0_0_synth_1
wait_on_run design_1_axi_dma_1_0_synth_1
wait_on_run design_1_axi_dma_2_0_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_pc_0_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_0_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_1_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_2_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_3_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_4_synth_1
wait_on_run design_1_axi_mem_intercon_imp_auto_us_5_synth_1
wait_on_run design_1_axi_mem_intercon_imp_xbar_0_synth_1
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_processing_system7_0_1_synth_1
wait_on_run design_1_rst_ps7_0_50M_0_synth_1
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:toyuv:1.0 [get_ips  design_1_toyuv_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_toyuv_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_toyuv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_2] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_3] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_4] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_us_5] }
catch { config_ip_cache -export [get_ips -all design_1_axi_mem_intercon_imp_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_0_synth_1 design_1_toyuv_0_0_synth_1 -jobs 32
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_toyuv_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/jeanleo2/yuv_final/vivado/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/jeanleo2/yuv_final/vivado/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 32
make_wrapper -files [get_files /home/jeanleo2/yuv_final/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_run impl_1
