// Seed: 47273764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  logic id_16, id_17;
  assign id_16 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output logic id_2,
    output supply1 id_3,
    output supply0 id_4
);
  task id_6;
    begin : LABEL_0
      $clog2(37);
      ;
    end
  endtask
  always @(id_6 == 1 or posedge 1 != 1'b0) begin : LABEL_1
    id_2 = id_1;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
