# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim_compile.do
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 17 2018
# vmap work work 
# Modifying modelsim.ini
#  do sim_run.do
# vsim -vopt -voptargs="+acc" work.TbTop 
# Start time: 14:30:13 on Jul 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.TbTop(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.mc8051_p
# Loading work.mc8051_top(struc)#1
# Loading work.mc8051_core(struc)#1
# Loading work.mc8051_control(struc)#1
# Loading work.control_fsm(rtl)#1
# Loading work.control_mem(rtl)#1
# Loading work.mc8051_alu(struc)#1
# Loading work.alumux(rtl)#1
# Loading work.alucore(rtl)#1
# Loading work.addsub_core(struc)#1
# Loading work.addsub_cy(rtl)#1
# Loading work.addsub_ovcy(rtl)#1
# Loading work.comb_mltplr(rtl)#1
# Loading work.comb_divider(rtl)#1
# Loading work.dcml_adjust(rtl)#1
# Loading work.mc8051_siu(rtl)#1
# Loading work.mc8051_tmrctr(rtl)#1
# Loading ieee.std_logic_signed(body)
# Loading work.rom(behavioral)#1
# Loading work.ram(behav)#1
# Loading work.sramx(behavioral)#1
# End time: 14:30:21 on Jul 24,2024, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
