=====
SETUP
4.165
6.726
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1237_s7
6.177
6.726
clk_cnt_20_s1
6.726
=====
SETUP
4.168
6.723
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1251_s7
6.174
6.723
clk_cnt_13_s1
6.723
=====
SETUP
4.271
6.620
10.891
clk_ibuf
0.000
0.683
bit_loop_0_s2
0.926
1.158
n1311_s10
1.846
2.401
n1654_s2
2.837
3.392
n1293_s35
4.061
4.432
n1293_s14
4.845
5.400
n1295_s13
6.050
6.620
spi_data_6_s2
6.620
=====
SETUP
4.337
6.554
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1247_s7
5.984
6.554
clk_cnt_15_s1
6.554
=====
SETUP
4.354
6.537
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1223_s7
5.988
6.537
clk_cnt_27_s1
6.537
=====
SETUP
4.359
6.532
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1275_s7
5.983
6.532
clk_cnt_1_s1
6.532
=====
SETUP
4.359
6.532
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1225_s7
5.983
6.532
clk_cnt_26_s1
6.532
=====
SETUP
4.407
6.483
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1239_s7
5.934
6.483
clk_cnt_19_s1
6.483
=====
SETUP
4.407
6.483
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1235_s7
5.934
6.483
clk_cnt_21_s1
6.483
=====
SETUP
4.410
6.480
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1269_s7
5.931
6.480
clk_cnt_4_s1
6.480
=====
SETUP
4.410
6.480
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1267_s7
5.931
6.480
clk_cnt_5_s1
6.480
=====
SETUP
4.410
6.480
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1249_s7
5.931
6.480
clk_cnt_14_s1
6.480
=====
SETUP
4.416
6.475
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1263_s7
5.905
6.475
clk_cnt_7_s1
6.475
=====
SETUP
4.428
6.463
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1253_s7
5.914
6.463
clk_cnt_12_s1
6.463
=====
SETUP
4.476
6.415
10.891
clk_ibuf
0.000
0.683
bit_loop_0_s2
0.926
1.158
n1311_s10
1.846
2.401
n1654_s2
2.837
3.392
n1293_s35
4.061
4.432
n1293_s14
4.845
5.400
n1293_s13
6.044
6.415
spi_data_7_s2
6.415
=====
SETUP
4.507
6.384
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1231_s7
5.835
6.384
clk_cnt_23_s1
6.384
=====
SETUP
4.507
6.384
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1653_s1
3.629
4.184
init_state_2_s7
4.602
5.119
n1227_s7
5.835
6.384
clk_cnt_25_s1
6.384
=====
SETUP
4.530
6.360
10.891
clk_ibuf
0.000
0.683
bit_loop_0_s2
0.926
1.158
n1311_s10
1.846
2.401
n1303_s20
3.336
3.885
n1303_s14
4.058
4.511
n1305_s15
5.435
5.897
n1305_s13
5.898
6.360
spi_data_1_s2
6.360
=====
SETUP
4.541
6.350
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1243_s7
5.979
6.350
clk_cnt_17_s1
6.350
=====
SETUP
4.557
6.333
10.891
clk_ibuf
0.000
0.683
pixel_cnt_10_s0
0.926
1.158
n1661_s7
2.050
2.421
n1661_s1
2.576
3.093
spi_data_0_s7
4.043
4.414
spi_data_0_s4
4.836
5.391
n1309_s9
5.962
6.333
bit_loop_4_s2
6.333
=====
SETUP
4.579
6.311
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1257_s7
5.741
6.312
clk_cnt_10_s1
6.312
=====
SETUP
4.585
6.306
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1259_s7
5.736
6.306
clk_cnt_9_s1
6.306
=====
SETUP
4.600
6.290
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1277_s7
5.741
6.290
clk_cnt_0_s1
6.290
=====
SETUP
4.600
6.290
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1271_s7
5.741
6.290
clk_cnt_3_s1
6.290
=====
SETUP
4.600
6.290
10.891
clk_ibuf
0.000
0.683
clk_cnt_14_s1
0.926
1.158
n1653_s7
1.582
2.137
n1653_s3
2.655
3.210
n1281_s22
3.629
4.184
init_state_2_s8
4.685
5.202
n1255_s7
5.741
6.290
clk_cnt_11_s1
6.290
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
clk_cnt_31_s1
0.860
1.062
n1215_s7
1.064
1.296
clk_cnt_31_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
clk_cnt_14_s1
0.860
1.062
n1249_s7
1.064
1.296
clk_cnt_14_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
clk_cnt_21_s1
0.860
1.062
n1235_s7
1.064
1.296
clk_cnt_21_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
pixel_cnt_2_s0
0.860
1.062
n1067_s
1.064
1.296
pixel_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
pixel_cnt_6_s0
0.860
1.062
n1063_s
1.064
1.296
pixel_cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
pixel_cnt_14_s0
0.860
1.062
n1055_s
1.064
1.296
pixel_cnt_14_s0
1.296
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
lcd_rs_r_s2
0.860
1.062
n1291_s10
1.065
1.297
lcd_rs_r_s2
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_cnt_8_s1
0.860
1.062
n1261_s7
1.065
1.297
clk_cnt_8_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_cnt_12_s1
0.860
1.062
n1253_s7
1.065
1.297
clk_cnt_12_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_cnt_20_s1
0.860
1.062
n1237_s7
1.065
1.297
clk_cnt_20_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_cnt_26_s1
0.860
1.062
n1225_s7
1.065
1.297
clk_cnt_26_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
clk_cnt_27_s1
0.860
1.062
n1223_s7
1.065
1.297
clk_cnt_27_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
pixel_cnt_8_s0
0.860
1.062
n1061_s
1.065
1.297
pixel_cnt_8_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
pixel_cnt_12_s0
0.860
1.062
n1057_s
1.065
1.297
pixel_cnt_12_s0
1.297
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
bit_loop_2_s2
0.860
1.062
n1313_s9
1.067
1.299
bit_loop_2_s2
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_0_s1
0.860
1.062
n1277_s7
1.067
1.299
clk_cnt_0_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_1_s1
0.860
1.062
n1275_s7
1.067
1.299
clk_cnt_1_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_2_s1
0.860
1.062
n1273_s7
1.067
1.299
clk_cnt_2_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_3_s1
0.860
1.062
n1271_s7
1.067
1.299
clk_cnt_3_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_4_s1
0.860
1.062
n1269_s7
1.067
1.299
clk_cnt_4_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_13_s1
0.860
1.062
n1251_s7
1.067
1.299
clk_cnt_13_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
clk_cnt_23_s1
0.860
1.062
n1231_s7
1.067
1.299
clk_cnt_23_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
cmd_index_3_s0
0.860
1.062
n959_s
1.067
1.299
cmd_index_3_s0
1.299
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
cmd_index_0_s0
0.860
1.062
n962_s2
1.068
1.300
cmd_index_0_s0
1.300
=====
HOLD
0.430
1.301
0.871
clk_ibuf
0.000
0.675
init_state_1_s4
0.860
1.062
n1283_s21
1.069
1.301
init_state_1_s4
1.301
