# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../baudrate_generator/baudrate_generator.srcs/sources_1/new/top.vhd" \
"../../../../uart.srcs/sources_1/new/uart_top.vhd" \
"../../../../uart.srcs/sim_1/new/tb_uart.vhd" \

# Do not sort compile order
nosort
