Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 21:21:09 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 195 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                22000        0.022        0.000                      0                22000        2.553        0.000                       0                 14884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.152        0.000                      0                22000        0.022        0.000                      0                22000        2.553        0.000                       0                 14884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.541ns (16.422%)  route 2.753ns (83.578%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 11.298 - 6.667 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.912     4.984    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.282     5.266 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[40]/Q
                         net (fo=4, routed)           0.564     5.829    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/btf_out_a[40]
    SLICE_X48Y73         LUT5 (Prop_lut5_I2_O)        0.153     5.982 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_32/O
                         net (fo=2, routed)           0.627     6.609    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/stage_dout_1[2]_132[40]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.053     6.662 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/genblk3[0].genblk1[1].MUL_reg[1]_i_32__6/O
                         net (fo=2, routed)           0.562     7.224    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/stage_din_1[1]_41[40]
    SLICE_X48Y70         LUT5 (Prop_lut5_I3_O)        0.053     7.277 r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]_i_8__6/O
                         net (fo=4, routed)           1.001     8.278    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[1]_46[40]
    DSP48_X5Y29          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.794    11.298    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X5Y29          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.320    11.619    
                         clock uncertainty           -0.035    11.584    
    DSP48_X5Y29          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.154     8.430    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.375ns (11.765%)  route 2.812ns (88.235%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 11.501 - 6.667 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.187     5.259    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.269     5.528 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][41]/Q
                         net (fo=1, routed)           0.920     6.447    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg_n_0_[0][41]
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.053     6.500 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_31__0/O
                         net (fo=2, routed)           0.711     7.211    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/stage_dout_1[9]_304[41]
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.053     7.264 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[1].MUL_reg[1]_i_7__5/O
                         net (fo=4, routed)           1.182     8.446    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_1[41]
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.997    11.501    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.322    11.824    
                         clock uncertainty           -0.035    11.789    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.154     8.635    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.490ns (15.491%)  route 2.673ns (84.509%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 11.501 - 6.667 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.187     5.259    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.282     5.541 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[42]/Q
                         net (fo=4, routed)           0.738     6.279    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/btf_out_a[42]
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.155     6.434 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_30__0/O
                         net (fo=2, routed)           0.694     7.128    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/stage_dout_1[9]_304[42]
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.053     7.181 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[1].MUL_reg[1]_i_6__5/O
                         net (fo=4, routed)           1.241     8.422    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_1[42]
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.997    11.501    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.322    11.824    
                         clock uncertainty           -0.035    11.789    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.154     8.635    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_i_13__8_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.467ns (14.423%)  route 2.771ns (85.577%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 11.312 - 6.667 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.904     4.976    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_i_13__8_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.308     5.284 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_i_13__8_psbram/Q
                         net (fo=3, routed)           0.617     5.901    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/dout[51]
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.053     5.954 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_29/O
                         net (fo=2, routed)           0.675     6.629    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/stage_dout_1[2]_132[51]
    SLICE_X55Y63         LUT5 (Prop_lut5_I2_O)        0.053     6.682 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/genblk3[0].genblk1[2].MUL_reg[2]_i_29__6/O
                         net (fo=2, routed)           0.582     7.264    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/stage_din_1[1]_41[51]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.053     7.317 r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]_i_13__6/O
                         net (fo=4, routed)           0.896     8.213    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[1]_46[51]
    DSP48_X4Y22          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.808    11.312    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y22          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/CLK
                         clock pessimism              0.320    11.633    
                         clock uncertainty           -0.035    11.598    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.154     8.444    NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.496ns (16.851%)  route 2.447ns (83.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 11.305 - 6.667 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.119     5.191    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.269     5.460 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/data_out_reg[0]/Q
                         net (fo=2, routed)           1.190     6.649    NTT_MDC_WRAPPER/genblk2[9].TW_ROM/Q[0]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.063     6.712 r  NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[0].MUL_reg[0]_i_59__1/O
                         net (fo=1, routed)           0.566     7.278    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/tw_data[0]
    SLICE_X64Y58         LUT6 (Prop_lut6_I4_O)        0.164     7.442 r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_17/O
                         net (fo=3, routed)           0.692     8.134    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[2]_131[0]
    DSP48_X5Y26          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.801    11.305    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X5Y26          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/CLK
                         clock pessimism              0.248    11.554    
                         clock uncertainty           -0.035    11.519    
    DSP48_X5Y26          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.154     8.365    NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.457ns (13.960%)  route 2.817ns (86.040%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 11.575 - 6.667 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.122     5.194    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.246     5.440 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/Q
                         net (fo=3, routed)           0.926     6.365    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/Q[39]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.158     6.523 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_33__0/O
                         net (fo=2, routed)           1.032     7.556    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/stage_dout_1[9]_304[39]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.053     7.609 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[1].MUL_reg[1]_i_9__5/O
                         net (fo=4, routed)           0.858     8.467    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_1[39]
    DSP48_X3Y17          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.071    11.575    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X3Y17          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.322    11.898    
                         clock uncertainty           -0.035    11.863    
    DSP48_X3Y17          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154     8.709    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.375ns (11.945%)  route 2.764ns (88.055%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 11.503 - 6.667 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.184     5.256    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.269     5.525 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/Q
                         net (fo=64, routed)          0.820     6.344    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[2].genblk1[2].MUL_reg[8]
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.053     6.397 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_61__0/O
                         net (fo=2, routed)           1.159     7.557    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/stage_dout_1[9]_304[5]
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.053     7.610 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[0].MUL_reg[0]_i_36__5/O
                         net (fo=4, routed)           0.785     8.395    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_1[5]
    DSP48_X4Y14          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.999    11.503    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y14          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/CLK
                         clock pessimism              0.322    11.826    
                         clock uncertainty           -0.035    11.791    
    DSP48_X4Y14          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.154     8.637    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.428ns (13.095%)  route 2.840ns (86.905%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 11.659 - 6.667 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.184     5.256    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.269     5.525 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/counter_sw_reg[1]_rep__0/Q
                         net (fo=64, routed)          0.892     6.417    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[2].genblk1[2].MUL_reg[8]
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.053     6.470 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_29__0/O
                         net (fo=2, routed)           0.761     7.230    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/stage_dout_1[9]_304[43]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.053     7.283 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/genblk3[0].genblk1[1].MUL_reg[1]_i_29__5/O
                         net (fo=2, routed)           0.556     7.839    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/FIFO_0/stage_din_1[8]_37[43]
    SLICE_X25Y30         LUT5 (Prop_lut5_I4_O)        0.053     7.892 r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[1].MUL_reg[1]_i_5__10/O
                         net (fo=4, routed)           0.632     8.524    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/in_a[43]
    DSP48_X0Y6           DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.155    11.659    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.322    11.982    
                         clock uncertainty           -0.035    11.947    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.154     8.793    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.457ns (14.434%)  route 2.709ns (85.566%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 11.501 - 6.667 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.122     5.194    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.246     5.440 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][39]/Q
                         net (fo=3, routed)           0.926     6.365    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/Q[39]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.158     6.523 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_33__0/O
                         net (fo=2, routed)           1.032     7.556    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/stage_dout_1[9]_304[39]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.053     7.609 r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[1].MUL_reg[1]_i_9__5/O
                         net (fo=4, routed)           0.751     8.360    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_1[39]
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.997    11.501    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y13          DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.322    11.824    
                         clock uncertainty           -0.035    11.789    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154     8.635    NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.428ns (13.185%)  route 2.818ns (86.815%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 11.650 - 6.667 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.190     5.262    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.269     5.531 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/FIFO_0/DELAY_BLOCK[0].shift_array_reg[1][18]/Q
                         net (fo=3, routed)           0.812     6.342    NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/Q[18]
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.053     6.395 r  NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_48__0/O
                         net (fo=2, routed)           0.664     7.060    NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/stage_dout_1[9]_304[18]
    SLICE_X28Y30         LUT5 (Prop_lut5_I2_O)        0.053     7.113 r  NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/genblk3[0].genblk1[0].MUL_reg[0]_i_48__6/O
                         net (fo=2, routed)           0.643     7.756    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/FIFO_0/stage_din_1[8]_37[18]
    SLICE_X32Y22         LUT5 (Prop_lut5_I4_O)        0.053     7.809 r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/FIFO_0/genblk3[0].genblk1[0].MUL_reg[0]_i_23__10/O
                         net (fo=4, routed)           0.699     8.508    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/in_a[18]
    DSP48_X2Y6           DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       2.146    11.650    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y6           DSP48E1                                      r  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]/CLK
                         clock pessimism              0.322    11.973    
                         clock uncertainty           -0.035    11.938    
    DSP48_X2Y6           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.154     8.784    NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[3].genblk1[0].MUL_reg[9]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.175ns (45.889%)  route 0.206ns (54.111%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.733     1.801    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100        FDRE (Prop_fdre_C_Q)         0.100     1.901 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/Q
                         net (fo=4, routed)           0.206     2.107    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/BTF_OUT[0]_203[62]
    SLICE_X20Y99         LUT5 (Prop_lut5_I2_O)        0.028     2.135 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array[0][63]_i_6__7/O
                         net (fo=1, routed)           0.000     2.135    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array[0][63]_i_6__7_n_0
    SLICE_X20Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.182 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array_reg[0][63]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.182    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/D[62]
    SLICE_X20Y99         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.028     2.335    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X20Y99         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][62]/C
                         clock pessimism             -0.266     2.068    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.092     2.160    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][62]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.225ns (56.494%)  route 0.173ns (43.506%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.662     1.730    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X74Y52         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.107     1.837 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][7]__0/Q
                         net (fo=4, routed)           0.173     2.010    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[7]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.072     2.082 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.082    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]_0[3]
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.128 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.128    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[7]
    SLICE_X72Y49         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.975     2.282    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]/C
                         clock pessimism             -0.286     1.995    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.092     2.087    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.601     1.669    DELAY_START/clk_IBUF_BUFG
    SLICE_X51Y221        FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y221        FDRE (Prop_fdre_C_Q)         0.100     1.769 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.055     1.824    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X50Y221        SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.805     2.112    DELAY_START/clk_IBUF_BUFG
    SLICE_X50Y221        SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.431     1.680    
    SLICE_X50Y221        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.782    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.201ns (49.342%)  route 0.206ns (50.658%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.733     1.801    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X21Y100        FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100        FDRE (Prop_fdre_C_Q)         0.100     1.901 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/c_reg[62]/Q
                         net (fo=4, routed)           0.206     2.107    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/BTF_OUT[0]_203[62]
    SLICE_X20Y99         LUT5 (Prop_lut5_I2_O)        0.028     2.135 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array[0][63]_i_6__7/O
                         net (fo=1, routed)           0.000     2.135    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array[0][63]_i_6__7_n_0
    SLICE_X20Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     2.208 r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/shift_array_reg[0][63]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.208    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/D[63]
    SLICE_X20Y99         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.028     2.335    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X20Y99         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][63]/C
                         clock pessimism             -0.266     2.068    
    SLICE_X20Y99         FDRE (Hold_fdre_C_D)         0.092     2.160    NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][63]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.175ns (61.513%)  route 0.109ns (38.487%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.712     1.780    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk_IBUF_BUFG
    SLICE_X93Y49         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.100     1.880 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t2_reg[22]/Q
                         net (fo=1, routed)           0.109     1.990    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/t2[22]
    SLICE_X94Y50         LUT2 (Prop_lut2_I1_O)        0.028     2.018 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/i___137/O
                         net (fo=1, routed)           0.000     2.018    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[23]_0[2]
    SLICE_X94Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.065 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.065    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30[22]
    SLICE_X94Y50         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.899     2.206    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk_IBUF_BUFG
    SLICE_X94Y50         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[22]/C
                         clock pessimism             -0.286     1.919    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.092     2.011    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.193ns (46.962%)  route 0.218ns (53.038%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.662     1.730    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X74Y52         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.118     1.848 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][2]__0/Q
                         net (fo=4, routed)           0.218     2.066    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[2]
    SLICE_X72Y48         LUT2 (Prop_lut2_I0_O)        0.028     2.094 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry_i_2/O
                         net (fo=1, routed)           0.000     2.094    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/S[2]
    SLICE_X72Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.141 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry/O[2]
                         net (fo=1, routed)           0.000     2.141    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[2]
    SLICE_X72Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.975     2.282    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X72Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[2]/C
                         clock pessimism             -0.286     1.995    
    SLICE_X72Y48         FDRE (Hold_fdre_C_D)         0.092     2.087    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][60]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.221ns (52.394%)  route 0.201ns (47.606%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.692     1.760    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][60]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.107     1.867 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][60]__0/Q
                         net (fo=4, routed)           0.201     2.068    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/a[60]
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.064     2.132 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab[63]_i_5__10/O
                         net (fo=1, routed)           0.000     2.132    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab_reg[63][0]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.182 r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab_reg[63]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     2.182    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/D[60]
    SLICE_X64Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.006     2.313    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[60]/C
                         clock pessimism             -0.286     2.026    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.092     2.118    NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/BTF_DIT_CT/MOD_ADD/ab_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.221ns (51.025%)  route 0.212ns (48.975%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.662     1.730    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/clk_IBUF_BUFG
    SLICE_X74Y52         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.107     1.837 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][4]__0/Q
                         net (fo=4, routed)           0.212     2.049    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/a[4]
    SLICE_X72Y49         LUT2 (Prop_lut2_I0_O)        0.064     2.113 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/ab0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.113    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[7]_0[0]
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.163 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.163    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab0[4]
    SLICE_X72Y49         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.975     2.282    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X72Y49         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[4]/C
                         clock pessimism             -0.286     1.995    
    SLICE_X72Y49         FDRE (Hold_fdre_C_D)         0.092     2.087    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.196ns (44.911%)  route 0.240ns (55.089%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.690     1.758    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X70Y50         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.118     1.876 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/Q
                         net (fo=3, routed)           0.240     2.117    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/Q[8]
    SLICE_X66Y48         LUT5 (Prop_lut5_I2_O)        0.028     2.145 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array[0][11]_i_9__16/O
                         net (fo=1, routed)           0.000     2.145    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array[0][11]_i_9__16_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.195 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array_reg[0][11]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.195    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/D[8]
    SLICE_X66Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.005     2.312    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X66Y48         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][8]/C
                         clock pessimism             -0.286     2.025    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.092     2.117    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.192ns (43.885%)  route 0.246ns (56.115%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       0.690     1.758    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X70Y50         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.118     1.876 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[8]/Q
                         net (fo=3, routed)           0.246     2.122    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/Q[8]
    SLICE_X66Y47         LUT5 (Prop_lut5_I4_O)        0.028     2.150 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array[0][7]_i_6__16/O
                         net (fo=1, routed)           0.000     2.150    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array[0][7]_i_6__16_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.196 r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/BTF_DIT_CT/MOD_SUB/shift_array_reg[0][7]_i_1__16/O[3]
                         net (fo=1, routed)           0.000     2.196    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/D[7]
    SLICE_X66Y47         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=14883, routed)       1.005     2.312    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk_IBUF_BUFG
    SLICE_X66Y47         FDRE                                         r  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][7]/C
                         clock pessimism             -0.286     2.025    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.092     2.117    NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y15  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y15  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y13  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y13  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y11  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y14  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y14  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y12  NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y15  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X4Y15  NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X28Y75  NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X74Y81  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][48]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X74Y81  NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][49]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][24]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][25]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][26]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][29]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][30]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y39  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][31]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y40  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][32]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y40  NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][33]_srl4/CLK



