// Seed: 2292066633
module module_0 ();
  parameter id_1 = 1;
  assign {id_1, id_1[1'b0 :-1'b0], id_1, 1} = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    output wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri   _id_3,
    input  wor   id_4
);
  localparam id_6 = 1;
  assign id_0 = -1 !=? id_6[id_3];
  logic id_7;
  wire  id_8;
  wire id_9, id_10[1 'h0 : id_3];
  module_0 modCall_1 ();
endmodule
