
*** Running vivado
    with args -log Vivado_IP_Design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vivado_IP_Design_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Nov  8 21:02:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Vivado_IP_Design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2025/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.cache/ip 
Command: synth_design -top Vivado_IP_Design_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1186.500 ; gain = 493.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vivado_IP_Design_wrapper' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/hdl/Vivado_IP_Design_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/hdl/Vivado_IP_Design_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'Vivado_IP_Design' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:13]
INFO: [Synth 8-6157] synthesizing module 'Vivado_IP_Design_clk_wiz_0_0' [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Vivado_IP_Design_clk_wiz_0_0' (0#1) [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_clk_wiz_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
INFO: [Synth 8-6157] synthesizing module 'Vivado_IP_Design_maxmul2x2_0_0' [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_maxmul2x2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Vivado_IP_Design_maxmul2x2_0_0' (0#1) [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_maxmul2x2_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_done' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'c00' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'c01' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'c10' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7071] port 'c11' of module 'Vivado_IP_Design_maxmul2x2_0_0' is unconnected for instance 'maxmul2x2_0' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
WARNING: [Synth 8-7023] instance 'maxmul2x2_0' of module 'Vivado_IP_Design_maxmul2x2_0_0' has 18 connections declared, but only 11 given [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:31]
INFO: [Synth 8-6157] synthesizing module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' (0#1) [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/.Xil/Vivado-28268-katnlot/realtime/Vivado_IP_Design_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:43]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:43]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:43]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' is unconnected for instance 'rst_clk_wiz_0_100M' [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:43]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'Vivado_IP_Design_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 6 given [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Vivado_IP_Design' (0#1) [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/synth/Vivado_IP_Design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Vivado_IP_Design_wrapper' (0#1) [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/hdl/Vivado_IP_Design_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_maxmul2x2_0_0/Vivado_IP_Design_maxmul2x2_0_0/Vivado_IP_Design_maxmul2x2_0_0_in_context.xdc] for cell 'Vivado_IP_Design_i/maxmul2x2_0'
Finished Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_maxmul2x2_0_0/Vivado_IP_Design_maxmul2x2_0_0/Vivado_IP_Design_maxmul2x2_0_0_in_context.xdc] for cell 'Vivado_IP_Design_i/maxmul2x2_0'
Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_clk_wiz_0_0/Vivado_IP_Design_clk_wiz_0_0/Vivado_IP_Design_clk_wiz_0_0_in_context.xdc] for cell 'Vivado_IP_Design_i/clk_wiz_0'
Finished Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_clk_wiz_0_0/Vivado_IP_Design_clk_wiz_0_0/Vivado_IP_Design_clk_wiz_0_0_in_context.xdc] for cell 'Vivado_IP_Design_i/clk_wiz_0'
Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_rst_clk_wiz_0_100M_0/Vivado_IP_Design_rst_clk_wiz_0_100M_0/Vivado_IP_Design_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Vivado_IP_Design_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/users/ankha/desktop/fpga_design/khanhtran_lab4/vivado_codes_lab4/tmp_edit_project.gen/sources_1/bd/Vivado_IP_Design/ip/Vivado_IP_Design_rst_clk_wiz_0_100M_0/Vivado_IP_Design_rst_clk_wiz_0_100M_0/Vivado_IP_Design_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'Vivado_IP_Design_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1293.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.074 ; gain = 600.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.926 ; gain = 612.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1478.750 ; gain = 785.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1478.750 ; gain = 785.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.336 ; gain = 795.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |Vivado_IP_Design_clk_wiz_0_0          |         1|
|2     |Vivado_IP_Design_maxmul2x2_0_0        |         1|
|3     |Vivado_IP_Design_rst_clk_wiz_0_100M_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Vivado_IP_Design_clk_wiz_0          |     1|
|2     |Vivado_IP_Design_maxmul2x2_0        |     1|
|3     |Vivado_IP_Design_rst_clk_wiz_0_100M |     1|
|4     |IBUF                                |     1|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1723.426 ; gain = 1030.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1723.426 ; gain = 1030.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1723.426 ; gain = 1030.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c05f1a2
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1736.238 ; gain = 1234.863
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1736.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/Vivado_Codes_Lab4/tmp_edit_project.runs/synth_1/Vivado_IP_Design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Vivado_IP_Design_wrapper_utilization_synth.rpt -pb Vivado_IP_Design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 21:02:35 2025...
