;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 0
	SPL 0, <-22
	DJN -1, @-20
	DJN -1, @-20
	MOV #5, <-27
	SUB 20, 200
	MOV #5, -17
	SUB -65, @1
	SUB -65, @1
	SUB -65, @1
	SLT 15, 100
	SUB -7, <-420
	DJN -1, @-20
	MOV -71, <-20
	ADD @210, 701
	SUB @121, 103
	SUB 2, 20
	MOV -1, <-20
	SLT 15, 100
	MOV -1, <-20
	DJN -1, @-20
	SUB 20, 200
	SUB 20, 200
	ADD 270, 0
	ADD 270, 0
	SUB <12, <1
	SUB 200, 0
	SUB 200, 0
	ADD 10, 30
	SUB 200, 0
	SUB 20, 200
	SLT 52, @270
	SLT 52, @270
	SLT 52, @270
	SUB 0, @42
	JMN 0, <-22
	SUB 0, <0
	SUB <0, @3
	CMP 0, <0
	SPL 0, <-22
	SUB -65, @1
	CMP -7, -420
	SUB -65, @1
	CMP -7, <-420
	SLT 0, @42
	CMP -7, <-420
	SLT 0, @42
	SUB -65, @1
	DJN -1, @-20
