var pairs =
{
"read":{"synchronous":1,"address":1,"addr":1}
,"synchronous":{"read":1,"reads":1}
,"inferring":{"memory":1,"ram":1}
,"ram":{"synchronous":1,"figure":1,"registered":1,"din":1}
,"reads":{"add":1,"changes":1}
,"add":{"register":1}
,"register":{"read":1,"inside":1,"output":1,"controlled":1}
,"address":{"data":1,"verilog":1,"vhdl":1,"register":1}
,"data":{"output":1}
,"output":{"load":1,"verilog":1,"data_width-1:0":1,"register":1,"vhdl":1}
,"load":{"register":1}
,"inside":{"procedure":1}
,"procedure":{"process":1}
,"process":{"controlled":1,"clk":1}
,"controlled":{"clock":1}
,"clock":{"following":1}
,"following":{"examples":1}
,"examples":{"show":1}
,"show":{"simple":1}
,"simple":{"ram":1}
,"figure":{"verilog":1,"vhdl":1}
,"verilog":{"figure":1,"examples":1}
,"vhdl":{"modified":1,"examples":1}
,"modified":{"synchronous":1}
,"changes":{"bold":1}
,"bold":{"text":1}
,"registered":{"output":1,"read":1}
,"module":{"ram":1}
,"din":{"addr":1,"std_logic_vector":1}
,"addr":{"write_en":1,"din":1,"output":1,"read":1,"register":1,"std_logic_vector":1}
,"write_en":{"clk":1,"std_logic":1}
,"clk":{"dout":1,"std_logic":1}
,"parameter":{"addr_width":1,"data_width":1}
,"input":{"addr_width-1:0":1,"data_width-1:0":1,"write_en":1}
,"addr_width-1:0":{"addr":1}
,"data_width-1:0":{"din":1,"dout":1,"mem":1,"raddr":1}
,"reg":{"data_width-1:0":1}
,"dout":{"register":1,"mem":1,"std_logic_vector":1}
,"mem":{"addr_width":1,"addr":1,"raddr":1,"mem_type":1,"conv_integer":1}
,"addr_width":{"-1:0":1,"natural":1,"downto":1}
,"always":{"posedge":1}
,"posedge":{"clk":1}
,"raddr":{"register":1,"addr":1}
,"assign":{"dout":1}
,"library":{"ieee":1}
,"entity":{"ram":1}
,"data_width":{"natural":1,"downto":1}
,"std_logic_vector":{"addr_width":1,"data_width":1}
,"end":{"ram":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"rtl":{"ram":1}
,"type":{"mem_type":1}
,"mem_type":{"array":1}
,"array":{"addr_width":1}
,"signal":{"mem":1}
,"clk\u0027event":{"clk":1}
,"conv_integer":{"addr":1,"raddr":1}
}
;Search.control.loadWordPairs(pairs);
