<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>Conv2_Cal</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.747</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1772182</Best-caseLatency>
<Average-caseLatency>1772182</Average-caseLatency>
<Worst-caseLatency>1772182</Worst-caseLatency>
<Best-caseRealTimeLatency>17.722 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>17.722 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>17.722 ms</Worst-caseRealTimeLatency>
<Interval-min>1772182</Interval-min>
<Interval-max>1772182</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<CONV2_SIZE1>
<TripCount>5</TripCount>
<Latency>1765560</Latency>
<IterationLatency>353112</IterationLatency>
<CONV2_SIZE2>
<TripCount>5</TripCount>
<Latency>353110</Latency>
<IterationLatency>70622</IterationLatency>
<CONV2_ROW>
<TripCount>10</TripCount>
<Latency>70620</Latency>
<IterationLatency>7062</IterationLatency>
<CONV2_COL>
<TripCount>10</TripCount>
<Latency>7060</Latency>
<IterationLatency>706</IterationLatency>
<CONV2_OUTD>
<TripCount>16</TripCount>
<Latency>704</Latency>
<IterationLatency>44</IterationLatency>
<CONV2_IND>
<TripCount>6</TripCount>
<Latency>42</Latency>
<IterationLatency>7</IterationLatency>
</CONV2_IND>
</CONV2_OUTD>
</CONV2_COL>
</CONV2_ROW>
</CONV2_SIZE2>
</CONV2_SIZE1>
<CONV2_BIAS_SIZE1>
<TripCount>10</TripCount>
<Latency>6620</Latency>
<IterationLatency>662</IterationLatency>
<CONV2_BIAS_SIZE2>
<TripCount>10</TripCount>
<Latency>660</Latency>
<IterationLatency>66</IterationLatency>
<CONV2_BIAS_OUTD>
<TripCount>16</TripCount>
<Latency>64</Latency>
<IterationLatency>4</IterationLatency>
</CONV2_BIAS_OUTD>
</CONV2_BIAS_SIZE2>
</CONV2_BIAS_SIZE1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>282</FF>
<LUT>1022</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Conv2_Cal</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer3_V_address0</name>
<Object>layer3_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer3_V_ce0</name>
<Object>layer3_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer3_V_q0</name>
<Object>layer3_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer4_V_address0</name>
<Object>layer4_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer4_V_ce0</name>
<Object>layer4_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer4_V_we0</name>
<Object>layer4_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer4_V_d0</name>
<Object>layer4_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer4_V_q0</name>
<Object>layer4_V</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
