
car-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fcc  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  080080dc  080080dc  000180dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082d8  080082d8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080082d8  080082d8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080082d8  080082d8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082d8  080082d8  000182d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082dc  080082dc  000182dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080082e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022c4  20000074  08008354  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002338  08008354  00022338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020adb  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004857  00000000  00000000  00040b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001838  00000000  00000000  000453d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001630  00000000  00000000  00046c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3f9  00000000  00000000  00048238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cb00  00000000  00000000  00064631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b5a8  00000000  00000000  00081131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011c6d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000681c  00000000  00000000  0011c72c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	080080c4 	.word	0x080080c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	080080c4 	.word	0x080080c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_frsub>:
 8000160:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__addsf3>
 8000166:	bf00      	nop

08000168 <__aeabi_fsub>:
 8000168:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800016c <__addsf3>:
 800016c:	0042      	lsls	r2, r0, #1
 800016e:	bf1f      	itttt	ne
 8000170:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000174:	ea92 0f03 	teqne	r2, r3
 8000178:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800017c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000180:	d06a      	beq.n	8000258 <__addsf3+0xec>
 8000182:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000186:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018a:	bfc1      	itttt	gt
 800018c:	18d2      	addgt	r2, r2, r3
 800018e:	4041      	eorgt	r1, r0
 8000190:	4048      	eorgt	r0, r1
 8000192:	4041      	eorgt	r1, r0
 8000194:	bfb8      	it	lt
 8000196:	425b      	neglt	r3, r3
 8000198:	2b19      	cmp	r3, #25
 800019a:	bf88      	it	hi
 800019c:	4770      	bxhi	lr
 800019e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4240      	negne	r0, r0
 80001ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4249      	negne	r1, r1
 80001be:	ea92 0f03 	teq	r2, r3
 80001c2:	d03f      	beq.n	8000244 <__addsf3+0xd8>
 80001c4:	f1a2 0201 	sub.w	r2, r2, #1
 80001c8:	fa41 fc03 	asr.w	ip, r1, r3
 80001cc:	eb10 000c 	adds.w	r0, r0, ip
 80001d0:	f1c3 0320 	rsb	r3, r3, #32
 80001d4:	fa01 f103 	lsl.w	r1, r1, r3
 80001d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001dc:	d502      	bpl.n	80001e4 <__addsf3+0x78>
 80001de:	4249      	negs	r1, r1
 80001e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e8:	d313      	bcc.n	8000212 <__addsf3+0xa6>
 80001ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ee:	d306      	bcc.n	80001fe <__addsf3+0x92>
 80001f0:	0840      	lsrs	r0, r0, #1
 80001f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f6:	f102 0201 	add.w	r2, r2, #1
 80001fa:	2afe      	cmp	r2, #254	; 0xfe
 80001fc:	d251      	bcs.n	80002a2 <__addsf3+0x136>
 80001fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000202:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000206:	bf08      	it	eq
 8000208:	f020 0001 	biceq.w	r0, r0, #1
 800020c:	ea40 0003 	orr.w	r0, r0, r3
 8000210:	4770      	bx	lr
 8000212:	0049      	lsls	r1, r1, #1
 8000214:	eb40 0000 	adc.w	r0, r0, r0
 8000218:	3a01      	subs	r2, #1
 800021a:	bf28      	it	cs
 800021c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000220:	d2ed      	bcs.n	80001fe <__addsf3+0x92>
 8000222:	fab0 fc80 	clz	ip, r0
 8000226:	f1ac 0c08 	sub.w	ip, ip, #8
 800022a:	ebb2 020c 	subs.w	r2, r2, ip
 800022e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000232:	bfaa      	itet	ge
 8000234:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000238:	4252      	neglt	r2, r2
 800023a:	4318      	orrge	r0, r3
 800023c:	bfbc      	itt	lt
 800023e:	40d0      	lsrlt	r0, r2
 8000240:	4318      	orrlt	r0, r3
 8000242:	4770      	bx	lr
 8000244:	f092 0f00 	teq	r2, #0
 8000248:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800024c:	bf06      	itte	eq
 800024e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000252:	3201      	addeq	r2, #1
 8000254:	3b01      	subne	r3, #1
 8000256:	e7b5      	b.n	80001c4 <__addsf3+0x58>
 8000258:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800025c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000260:	bf18      	it	ne
 8000262:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000266:	d021      	beq.n	80002ac <__addsf3+0x140>
 8000268:	ea92 0f03 	teq	r2, r3
 800026c:	d004      	beq.n	8000278 <__addsf3+0x10c>
 800026e:	f092 0f00 	teq	r2, #0
 8000272:	bf08      	it	eq
 8000274:	4608      	moveq	r0, r1
 8000276:	4770      	bx	lr
 8000278:	ea90 0f01 	teq	r0, r1
 800027c:	bf1c      	itt	ne
 800027e:	2000      	movne	r0, #0
 8000280:	4770      	bxne	lr
 8000282:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000286:	d104      	bne.n	8000292 <__addsf3+0x126>
 8000288:	0040      	lsls	r0, r0, #1
 800028a:	bf28      	it	cs
 800028c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000296:	bf3c      	itt	cc
 8000298:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800029c:	4770      	bxcc	lr
 800029e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002aa:	4770      	bx	lr
 80002ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b0:	bf16      	itet	ne
 80002b2:	4608      	movne	r0, r1
 80002b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b8:	4601      	movne	r1, r0
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	bf06      	itte	eq
 80002be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c2:	ea90 0f01 	teqeq	r0, r1
 80002c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ca:	4770      	bx	lr

080002cc <__aeabi_ui2f>:
 80002cc:	f04f 0300 	mov.w	r3, #0
 80002d0:	e004      	b.n	80002dc <__aeabi_i2f+0x8>
 80002d2:	bf00      	nop

080002d4 <__aeabi_i2f>:
 80002d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d8:	bf48      	it	mi
 80002da:	4240      	negmi	r0, r0
 80002dc:	ea5f 0c00 	movs.w	ip, r0
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e8:	4601      	mov	r1, r0
 80002ea:	f04f 0000 	mov.w	r0, #0
 80002ee:	e01c      	b.n	800032a <__aeabi_l2f+0x2a>

080002f0 <__aeabi_ul2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f04f 0300 	mov.w	r3, #0
 80002fc:	e00a      	b.n	8000314 <__aeabi_l2f+0x14>
 80002fe:	bf00      	nop

08000300 <__aeabi_l2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800030c:	d502      	bpl.n	8000314 <__aeabi_l2f+0x14>
 800030e:	4240      	negs	r0, r0
 8000310:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000314:	ea5f 0c01 	movs.w	ip, r1
 8000318:	bf02      	ittt	eq
 800031a:	4684      	moveq	ip, r0
 800031c:	4601      	moveq	r1, r0
 800031e:	2000      	moveq	r0, #0
 8000320:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000324:	bf08      	it	eq
 8000326:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800032a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032e:	fabc f28c 	clz	r2, ip
 8000332:	3a08      	subs	r2, #8
 8000334:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000338:	db10      	blt.n	800035c <__aeabi_l2f+0x5c>
 800033a:	fa01 fc02 	lsl.w	ip, r1, r2
 800033e:	4463      	add	r3, ip
 8000340:	fa00 fc02 	lsl.w	ip, r0, r2
 8000344:	f1c2 0220 	rsb	r2, r2, #32
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	fa20 f202 	lsr.w	r2, r0, r2
 8000350:	eb43 0002 	adc.w	r0, r3, r2
 8000354:	bf08      	it	eq
 8000356:	f020 0001 	biceq.w	r0, r0, #1
 800035a:	4770      	bx	lr
 800035c:	f102 0220 	add.w	r2, r2, #32
 8000360:	fa01 fc02 	lsl.w	ip, r1, r2
 8000364:	f1c2 0220 	rsb	r2, r2, #32
 8000368:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800036c:	fa21 f202 	lsr.w	r2, r1, r2
 8000370:	eb43 0002 	adc.w	r0, r3, r2
 8000374:	bf08      	it	eq
 8000376:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037a:	4770      	bx	lr

0800037c <__aeabi_fmul>:
 800037c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000380:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000384:	bf1e      	ittt	ne
 8000386:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800038a:	ea92 0f0c 	teqne	r2, ip
 800038e:	ea93 0f0c 	teqne	r3, ip
 8000392:	d06f      	beq.n	8000474 <__aeabi_fmul+0xf8>
 8000394:	441a      	add	r2, r3
 8000396:	ea80 0c01 	eor.w	ip, r0, r1
 800039a:	0240      	lsls	r0, r0, #9
 800039c:	bf18      	it	ne
 800039e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003a2:	d01e      	beq.n	80003e2 <__aeabi_fmul+0x66>
 80003a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003b0:	fba0 3101 	umull	r3, r1, r0, r1
 80003b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003bc:	bf3e      	ittt	cc
 80003be:	0049      	lslcc	r1, r1, #1
 80003c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c4:	005b      	lslcc	r3, r3, #1
 80003c6:	ea40 0001 	orr.w	r0, r0, r1
 80003ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ce:	2afd      	cmp	r2, #253	; 0xfd
 80003d0:	d81d      	bhi.n	800040e <__aeabi_fmul+0x92>
 80003d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003da:	bf08      	it	eq
 80003dc:	f020 0001 	biceq.w	r0, r0, #1
 80003e0:	4770      	bx	lr
 80003e2:	f090 0f00 	teq	r0, #0
 80003e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003ea:	bf08      	it	eq
 80003ec:	0249      	lsleq	r1, r1, #9
 80003ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f6:	3a7f      	subs	r2, #127	; 0x7f
 80003f8:	bfc2      	ittt	gt
 80003fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000402:	4770      	bxgt	lr
 8000404:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	3a01      	subs	r2, #1
 800040e:	dc5d      	bgt.n	80004cc <__aeabi_fmul+0x150>
 8000410:	f112 0f19 	cmn.w	r2, #25
 8000414:	bfdc      	itt	le
 8000416:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800041a:	4770      	bxle	lr
 800041c:	f1c2 0200 	rsb	r2, r2, #0
 8000420:	0041      	lsls	r1, r0, #1
 8000422:	fa21 f102 	lsr.w	r1, r1, r2
 8000426:	f1c2 0220 	rsb	r2, r2, #32
 800042a:	fa00 fc02 	lsl.w	ip, r0, r2
 800042e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000432:	f140 0000 	adc.w	r0, r0, #0
 8000436:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800043a:	bf08      	it	eq
 800043c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000440:	4770      	bx	lr
 8000442:	f092 0f00 	teq	r2, #0
 8000446:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800044a:	bf02      	ittt	eq
 800044c:	0040      	lsleq	r0, r0, #1
 800044e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000452:	3a01      	subeq	r2, #1
 8000454:	d0f9      	beq.n	800044a <__aeabi_fmul+0xce>
 8000456:	ea40 000c 	orr.w	r0, r0, ip
 800045a:	f093 0f00 	teq	r3, #0
 800045e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000462:	bf02      	ittt	eq
 8000464:	0049      	lsleq	r1, r1, #1
 8000466:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800046a:	3b01      	subeq	r3, #1
 800046c:	d0f9      	beq.n	8000462 <__aeabi_fmul+0xe6>
 800046e:	ea41 010c 	orr.w	r1, r1, ip
 8000472:	e78f      	b.n	8000394 <__aeabi_fmul+0x18>
 8000474:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000478:	ea92 0f0c 	teq	r2, ip
 800047c:	bf18      	it	ne
 800047e:	ea93 0f0c 	teqne	r3, ip
 8000482:	d00a      	beq.n	800049a <__aeabi_fmul+0x11e>
 8000484:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000488:	bf18      	it	ne
 800048a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048e:	d1d8      	bne.n	8000442 <__aeabi_fmul+0xc6>
 8000490:	ea80 0001 	eor.w	r0, r0, r1
 8000494:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000498:	4770      	bx	lr
 800049a:	f090 0f00 	teq	r0, #0
 800049e:	bf17      	itett	ne
 80004a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a4:	4608      	moveq	r0, r1
 80004a6:	f091 0f00 	teqne	r1, #0
 80004aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004ae:	d014      	beq.n	80004da <__aeabi_fmul+0x15e>
 80004b0:	ea92 0f0c 	teq	r2, ip
 80004b4:	d101      	bne.n	80004ba <__aeabi_fmul+0x13e>
 80004b6:	0242      	lsls	r2, r0, #9
 80004b8:	d10f      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004ba:	ea93 0f0c 	teq	r3, ip
 80004be:	d103      	bne.n	80004c8 <__aeabi_fmul+0x14c>
 80004c0:	024b      	lsls	r3, r1, #9
 80004c2:	bf18      	it	ne
 80004c4:	4608      	movne	r0, r1
 80004c6:	d108      	bne.n	80004da <__aeabi_fmul+0x15e>
 80004c8:	ea80 0001 	eor.w	r0, r0, r1
 80004cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d8:	4770      	bx	lr
 80004da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004e2:	4770      	bx	lr

080004e4 <__aeabi_fdiv>:
 80004e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004ec:	bf1e      	ittt	ne
 80004ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f2:	ea92 0f0c 	teqne	r2, ip
 80004f6:	ea93 0f0c 	teqne	r3, ip
 80004fa:	d069      	beq.n	80005d0 <__aeabi_fdiv+0xec>
 80004fc:	eba2 0203 	sub.w	r2, r2, r3
 8000500:	ea80 0c01 	eor.w	ip, r0, r1
 8000504:	0249      	lsls	r1, r1, #9
 8000506:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800050a:	d037      	beq.n	800057c <__aeabi_fdiv+0x98>
 800050c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000510:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000514:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000518:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800051c:	428b      	cmp	r3, r1
 800051e:	bf38      	it	cc
 8000520:	005b      	lslcc	r3, r3, #1
 8000522:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000526:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800052a:	428b      	cmp	r3, r1
 800052c:	bf24      	itt	cs
 800052e:	1a5b      	subcs	r3, r3, r1
 8000530:	ea40 000c 	orrcs.w	r0, r0, ip
 8000534:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000538:	bf24      	itt	cs
 800053a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000542:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000546:	bf24      	itt	cs
 8000548:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800054c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000550:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000554:	bf24      	itt	cs
 8000556:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800055a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055e:	011b      	lsls	r3, r3, #4
 8000560:	bf18      	it	ne
 8000562:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000566:	d1e0      	bne.n	800052a <__aeabi_fdiv+0x46>
 8000568:	2afd      	cmp	r2, #253	; 0xfd
 800056a:	f63f af50 	bhi.w	800040e <__aeabi_fmul+0x92>
 800056e:	428b      	cmp	r3, r1
 8000570:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000574:	bf08      	it	eq
 8000576:	f020 0001 	biceq.w	r0, r0, #1
 800057a:	4770      	bx	lr
 800057c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000580:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000584:	327f      	adds	r2, #127	; 0x7f
 8000586:	bfc2      	ittt	gt
 8000588:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800058c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000590:	4770      	bxgt	lr
 8000592:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000596:	f04f 0300 	mov.w	r3, #0
 800059a:	3a01      	subs	r2, #1
 800059c:	e737      	b.n	800040e <__aeabi_fmul+0x92>
 800059e:	f092 0f00 	teq	r2, #0
 80005a2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a6:	bf02      	ittt	eq
 80005a8:	0040      	lsleq	r0, r0, #1
 80005aa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005ae:	3a01      	subeq	r2, #1
 80005b0:	d0f9      	beq.n	80005a6 <__aeabi_fdiv+0xc2>
 80005b2:	ea40 000c 	orr.w	r0, r0, ip
 80005b6:	f093 0f00 	teq	r3, #0
 80005ba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005be:	bf02      	ittt	eq
 80005c0:	0049      	lsleq	r1, r1, #1
 80005c2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c6:	3b01      	subeq	r3, #1
 80005c8:	d0f9      	beq.n	80005be <__aeabi_fdiv+0xda>
 80005ca:	ea41 010c 	orr.w	r1, r1, ip
 80005ce:	e795      	b.n	80004fc <__aeabi_fdiv+0x18>
 80005d0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d4:	ea92 0f0c 	teq	r2, ip
 80005d8:	d108      	bne.n	80005ec <__aeabi_fdiv+0x108>
 80005da:	0242      	lsls	r2, r0, #9
 80005dc:	f47f af7d 	bne.w	80004da <__aeabi_fmul+0x15e>
 80005e0:	ea93 0f0c 	teq	r3, ip
 80005e4:	f47f af70 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e776      	b.n	80004da <__aeabi_fmul+0x15e>
 80005ec:	ea93 0f0c 	teq	r3, ip
 80005f0:	d104      	bne.n	80005fc <__aeabi_fdiv+0x118>
 80005f2:	024b      	lsls	r3, r1, #9
 80005f4:	f43f af4c 	beq.w	8000490 <__aeabi_fmul+0x114>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e76e      	b.n	80004da <__aeabi_fmul+0x15e>
 80005fc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000600:	bf18      	it	ne
 8000602:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000606:	d1ca      	bne.n	800059e <__aeabi_fdiv+0xba>
 8000608:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800060c:	f47f af5c 	bne.w	80004c8 <__aeabi_fmul+0x14c>
 8000610:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000614:	f47f af3c 	bne.w	8000490 <__aeabi_fmul+0x114>
 8000618:	e75f      	b.n	80004da <__aeabi_fmul+0x15e>
 800061a:	bf00      	nop

0800061c <__aeabi_f2iz>:
 800061c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000620:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000624:	d30f      	bcc.n	8000646 <__aeabi_f2iz+0x2a>
 8000626:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800062a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062e:	d90d      	bls.n	800064c <__aeabi_f2iz+0x30>
 8000630:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000634:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000638:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800063c:	fa23 f002 	lsr.w	r0, r3, r2
 8000640:	bf18      	it	ne
 8000642:	4240      	negne	r0, r0
 8000644:	4770      	bx	lr
 8000646:	f04f 0000 	mov.w	r0, #0
 800064a:	4770      	bx	lr
 800064c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000650:	d101      	bne.n	8000656 <__aeabi_f2iz+0x3a>
 8000652:	0242      	lsls	r2, r0, #9
 8000654:	d105      	bne.n	8000662 <__aeabi_f2iz+0x46>
 8000656:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800065a:	bf08      	it	eq
 800065c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000660:	4770      	bx	lr
 8000662:	f04f 0000 	mov.w	r0, #0
 8000666:	4770      	bx	lr

08000668 <__aeabi_f2uiz>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	d20e      	bcs.n	800068a <__aeabi_f2uiz+0x22>
 800066c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000670:	d30b      	bcc.n	800068a <__aeabi_f2uiz+0x22>
 8000672:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000676:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800067a:	d409      	bmi.n	8000690 <__aeabi_f2uiz+0x28>
 800067c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000680:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000684:	fa23 f002 	lsr.w	r0, r3, r2
 8000688:	4770      	bx	lr
 800068a:	f04f 0000 	mov.w	r0, #0
 800068e:	4770      	bx	lr
 8000690:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000694:	d101      	bne.n	800069a <__aeabi_f2uiz+0x32>
 8000696:	0242      	lsls	r2, r0, #9
 8000698:	d102      	bne.n	80006a0 <__aeabi_f2uiz+0x38>
 800069a:	f04f 30ff 	mov.w	r0, #4294967295
 800069e:	4770      	bx	lr
 80006a0:	f04f 0000 	mov.w	r0, #0
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006ac:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <HAL_Init+0x28>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <HAL_Init+0x28>)
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006b8:	2003      	movs	r0, #3
 80006ba:	f000 fde9 	bl	8001290 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006be:	2000      	movs	r0, #0
 80006c0:	f006 fd7e 	bl	80071c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006c4:	f006 fd44 	bl	8007150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006c8:	2300      	movs	r3, #0
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40022000 	.word	0x40022000

080006d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <HAL_IncTick+0x1c>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	461a      	mov	r2, r3
 80006de:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <HAL_IncTick+0x20>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4413      	add	r3, r2
 80006e4:	4a03      	ldr	r2, [pc, #12]	; (80006f4 <HAL_IncTick+0x20>)
 80006e6:	6013      	str	r3, [r2, #0]
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	20000004 	.word	0x20000004
 80006f4:	20001cb4 	.word	0x20001cb4

080006f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  return uwTick;
 80006fc:	4b02      	ldr	r3, [pc, #8]	; (8000708 <HAL_GetTick+0x10>)
 80006fe:	681b      	ldr	r3, [r3, #0]
}
 8000700:	4618      	mov	r0, r3
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr
 8000708:	20001cb4 	.word	0x20001cb4

0800070c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000714:	2300      	movs	r3, #0
 8000716:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d101      	bne.n	800072e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
 800072c:	e0be      	b.n	80008ac <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	689b      	ldr	r3, [r3, #8]
 8000732:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000738:	2b00      	cmp	r3, #0
 800073a:	d109      	bne.n	8000750 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f005 ff5a 	bl	8006604 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f000 fabd 	bl	8000cd0 <ADC_ConversionStop_Disable>
 8000756:	4603      	mov	r3, r0
 8000758:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800075e:	f003 0310 	and.w	r3, r3, #16
 8000762:	2b00      	cmp	r3, #0
 8000764:	f040 8099 	bne.w	800089a <HAL_ADC_Init+0x18e>
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	2b00      	cmp	r3, #0
 800076c:	f040 8095 	bne.w	800089a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000774:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000778:	f023 0302 	bic.w	r3, r3, #2
 800077c:	f043 0202 	orr.w	r2, r3, #2
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800078c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	7b1b      	ldrb	r3, [r3, #12]
 8000792:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000794:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000796:	68ba      	ldr	r2, [r7, #8]
 8000798:	4313      	orrs	r3, r2
 800079a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	689b      	ldr	r3, [r3, #8]
 80007a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80007a4:	d003      	beq.n	80007ae <HAL_ADC_Init+0xa2>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d102      	bne.n	80007b4 <HAL_ADC_Init+0xa8>
 80007ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007b2:	e000      	b.n	80007b6 <HAL_ADC_Init+0xaa>
 80007b4:	2300      	movs	r3, #0
 80007b6:	693a      	ldr	r2, [r7, #16]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	7d1b      	ldrb	r3, [r3, #20]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d119      	bne.n	80007f8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	7b1b      	ldrb	r3, [r3, #12]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d109      	bne.n	80007e0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	3b01      	subs	r3, #1
 80007d2:	035a      	lsls	r2, r3, #13
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007dc:	613b      	str	r3, [r7, #16]
 80007de:	e00b      	b.n	80007f8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e4:	f043 0220 	orr.w	r2, r3, #32
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f0:	f043 0201 	orr.w	r2, r3, #1
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	693a      	ldr	r2, [r7, #16]
 8000808:	430a      	orrs	r2, r1
 800080a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	689a      	ldr	r2, [r3, #8]
 8000812:	4b28      	ldr	r3, [pc, #160]	; (80008b4 <HAL_ADC_Init+0x1a8>)
 8000814:	4013      	ands	r3, r2
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	6812      	ldr	r2, [r2, #0]
 800081a:	68b9      	ldr	r1, [r7, #8]
 800081c:	430b      	orrs	r3, r1
 800081e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000828:	d003      	beq.n	8000832 <HAL_ADC_Init+0x126>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	2b01      	cmp	r3, #1
 8000830:	d104      	bne.n	800083c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	691b      	ldr	r3, [r3, #16]
 8000836:	3b01      	subs	r3, #1
 8000838:	051b      	lsls	r3, r3, #20
 800083a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000842:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	430a      	orrs	r2, r1
 800084e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	689a      	ldr	r2, [r3, #8]
 8000856:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <HAL_ADC_Init+0x1ac>)
 8000858:	4013      	ands	r3, r2
 800085a:	68ba      	ldr	r2, [r7, #8]
 800085c:	429a      	cmp	r2, r3
 800085e:	d10b      	bne.n	8000878 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2200      	movs	r2, #0
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800086a:	f023 0303 	bic.w	r3, r3, #3
 800086e:	f043 0201 	orr.w	r2, r3, #1
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000876:	e018      	b.n	80008aa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800087c:	f023 0312 	bic.w	r3, r3, #18
 8000880:	f043 0210 	orr.w	r2, r3, #16
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800088c:	f043 0201 	orr.w	r2, r3, #1
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000894:	2301      	movs	r3, #1
 8000896:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000898:	e007      	b.n	80008aa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800089e:	f043 0210 	orr.w	r2, r3, #16
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
 80008a8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80008aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3718      	adds	r7, #24
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	ffe1f7fd 	.word	0xffe1f7fd
 80008b8:	ff1f0efe 	.word	0xff1f0efe

080008bc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008c4:	2300      	movs	r3, #0
 80008c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d101      	bne.n	80008d6 <HAL_ADC_Start+0x1a>
 80008d2:	2302      	movs	r3, #2
 80008d4:	e098      	b.n	8000a08 <HAL_ADC_Start+0x14c>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2201      	movs	r2, #1
 80008da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f000 f9a4 	bl	8000c2c <ADC_Enable>
 80008e4:	4603      	mov	r3, r0
 80008e6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	f040 8087 	bne.w	80009fe <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008f8:	f023 0301 	bic.w	r3, r3, #1
 80008fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a41      	ldr	r2, [pc, #260]	; (8000a10 <HAL_ADC_Start+0x154>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d105      	bne.n	800091a <HAL_ADC_Start+0x5e>
 800090e:	4b41      	ldr	r3, [pc, #260]	; (8000a14 <HAL_ADC_Start+0x158>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000916:	2b00      	cmp	r3, #0
 8000918:	d115      	bne.n	8000946 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800091e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000930:	2b00      	cmp	r3, #0
 8000932:	d026      	beq.n	8000982 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000938:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800093c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000944:	e01d      	b.n	8000982 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800094a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a2f      	ldr	r2, [pc, #188]	; (8000a14 <HAL_ADC_Start+0x158>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d004      	beq.n	8000966 <HAL_ADC_Start+0xaa>
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a2b      	ldr	r2, [pc, #172]	; (8000a10 <HAL_ADC_Start+0x154>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d10d      	bne.n	8000982 <HAL_ADC_Start+0xc6>
 8000966:	4b2b      	ldr	r3, [pc, #172]	; (8000a14 <HAL_ADC_Start+0x158>)
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800096e:	2b00      	cmp	r3, #0
 8000970:	d007      	beq.n	8000982 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000976:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800097a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000986:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d006      	beq.n	800099c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000992:	f023 0206 	bic.w	r2, r3, #6
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	62da      	str	r2, [r3, #44]	; 0x2c
 800099a:	e002      	b.n	80009a2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2200      	movs	r2, #0
 80009a0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f06f 0202 	mvn.w	r2, #2
 80009b2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80009be:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80009c2:	d113      	bne.n	80009ec <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009c8:	4a11      	ldr	r2, [pc, #68]	; (8000a10 <HAL_ADC_Start+0x154>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d105      	bne.n	80009da <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80009ce:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <HAL_ADC_Start+0x158>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d108      	bne.n	80009ec <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	e00c      	b.n	8000a06 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	689a      	ldr	r2, [r3, #8]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	e003      	b.n	8000a06 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2200      	movs	r2, #0
 8000a02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40012800 	.word	0x40012800
 8000a14:	40012400 	.word	0x40012400

08000a18 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr

08000a2a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b083      	sub	sp, #12
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d101      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x20>
 8000a58:	2302      	movs	r3, #2
 8000a5a:	e0dc      	b.n	8000c16 <HAL_ADC_ConfigChannel+0x1da>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	2b06      	cmp	r3, #6
 8000a6a:	d81c      	bhi.n	8000aa6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685a      	ldr	r2, [r3, #4]
 8000a76:	4613      	mov	r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4413      	add	r3, r2
 8000a7c:	3b05      	subs	r3, #5
 8000a7e:	221f      	movs	r2, #31
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	43db      	mvns	r3, r3
 8000a86:	4019      	ands	r1, r3
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685a      	ldr	r2, [r3, #4]
 8000a90:	4613      	mov	r3, r2
 8000a92:	009b      	lsls	r3, r3, #2
 8000a94:	4413      	add	r3, r2
 8000a96:	3b05      	subs	r3, #5
 8000a98:	fa00 f203 	lsl.w	r2, r0, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa4:	e03c      	b.n	8000b20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2b0c      	cmp	r3, #12
 8000aac:	d81c      	bhi.n	8000ae8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685a      	ldr	r2, [r3, #4]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	4413      	add	r3, r2
 8000abe:	3b23      	subs	r3, #35	; 0x23
 8000ac0:	221f      	movs	r2, #31
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43db      	mvns	r3, r3
 8000ac8:	4019      	ands	r1, r3
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	6818      	ldr	r0, [r3, #0]
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685a      	ldr	r2, [r3, #4]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	4413      	add	r3, r2
 8000ad8:	3b23      	subs	r3, #35	; 0x23
 8000ada:	fa00 f203 	lsl.w	r2, r0, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	631a      	str	r2, [r3, #48]	; 0x30
 8000ae6:	e01b      	b.n	8000b20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685a      	ldr	r2, [r3, #4]
 8000af2:	4613      	mov	r3, r2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	4413      	add	r3, r2
 8000af8:	3b41      	subs	r3, #65	; 0x41
 8000afa:	221f      	movs	r2, #31
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	43db      	mvns	r3, r3
 8000b02:	4019      	ands	r1, r3
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	6818      	ldr	r0, [r3, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685a      	ldr	r2, [r3, #4]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	4413      	add	r3, r2
 8000b12:	3b41      	subs	r3, #65	; 0x41
 8000b14:	fa00 f203 	lsl.w	r2, r0, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b09      	cmp	r3, #9
 8000b26:	d91c      	bls.n	8000b62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	68d9      	ldr	r1, [r3, #12]
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	4613      	mov	r3, r2
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	4413      	add	r3, r2
 8000b38:	3b1e      	subs	r3, #30
 8000b3a:	2207      	movs	r2, #7
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	43db      	mvns	r3, r3
 8000b42:	4019      	ands	r1, r3
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	6898      	ldr	r0, [r3, #8]
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	4413      	add	r3, r2
 8000b52:	3b1e      	subs	r3, #30
 8000b54:	fa00 f203 	lsl.w	r2, r0, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	e019      	b.n	8000b96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	6919      	ldr	r1, [r3, #16]
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	4413      	add	r3, r2
 8000b72:	2207      	movs	r2, #7
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	4019      	ands	r1, r3
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	6898      	ldr	r0, [r3, #8]
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4613      	mov	r3, r2
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	4413      	add	r3, r2
 8000b8a:	fa00 f203 	lsl.w	r2, r0, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	430a      	orrs	r2, r1
 8000b94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b10      	cmp	r3, #16
 8000b9c:	d003      	beq.n	8000ba6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ba2:	2b11      	cmp	r3, #17
 8000ba4:	d132      	bne.n	8000c0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a1d      	ldr	r2, [pc, #116]	; (8000c20 <HAL_ADC_ConfigChannel+0x1e4>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d125      	bne.n	8000bfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d126      	bne.n	8000c0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	689a      	ldr	r2, [r3, #8]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000bcc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b10      	cmp	r3, #16
 8000bd4:	d11a      	bne.n	8000c0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <HAL_ADC_ConfigChannel+0x1e8>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a13      	ldr	r2, [pc, #76]	; (8000c28 <HAL_ADC_ConfigChannel+0x1ec>)
 8000bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000be0:	0c9a      	lsrs	r2, r3, #18
 8000be2:	4613      	mov	r3, r2
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	4413      	add	r3, r2
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bec:	e002      	b.n	8000bf4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1f9      	bne.n	8000bee <HAL_ADC_ConfigChannel+0x1b2>
 8000bfa:	e007      	b.n	8000c0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c00:	f043 0220 	orr.w	r2, r3, #32
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	40012400 	.word	0x40012400
 8000c24:	2000000c 	.word	0x2000000c
 8000c28:	431bde83 	.word	0x431bde83

08000c2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d039      	beq.n	8000cbe <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f042 0201 	orr.w	r2, r2, #1
 8000c58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <ADC_Enable+0x9c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a1b      	ldr	r2, [pc, #108]	; (8000ccc <ADC_Enable+0xa0>)
 8000c60:	fba2 2303 	umull	r2, r3, r2, r3
 8000c64:	0c9b      	lsrs	r3, r3, #18
 8000c66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000c68:	e002      	b.n	8000c70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d1f9      	bne.n	8000c6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000c76:	f7ff fd3f 	bl	80006f8 <HAL_GetTick>
 8000c7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c7c:	e018      	b.n	8000cb0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c7e:	f7ff fd3b 	bl	80006f8 <HAL_GetTick>
 8000c82:	4602      	mov	r2, r0
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d911      	bls.n	8000cb0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c90:	f043 0210 	orr.w	r2, r3, #16
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c9c:	f043 0201 	orr.w	r2, r3, #1
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	e007      	b.n	8000cc0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d1df      	bne.n	8000c7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	2000000c 	.word	0x2000000c
 8000ccc:	431bde83 	.word	0x431bde83

08000cd0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d127      	bne.n	8000d3a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	689a      	ldr	r2, [r3, #8]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f022 0201 	bic.w	r2, r2, #1
 8000cf8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000cfa:	f7ff fcfd 	bl	80006f8 <HAL_GetTick>
 8000cfe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d00:	e014      	b.n	8000d2c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d02:	f7ff fcf9 	bl	80006f8 <HAL_GetTick>
 8000d06:	4602      	mov	r2, r0
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b02      	cmp	r3, #2
 8000d0e:	d90d      	bls.n	8000d2c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d14:	f043 0210 	orr.w	r2, r3, #16
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d20:	f043 0201 	orr.w	r2, r3, #1
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	e007      	b.n	8000d3c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f003 0301 	and.w	r3, r3, #1
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d0e3      	beq.n	8000d02 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d50:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d127      	bne.n	8000dae <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000d74:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000d78:	d115      	bne.n	8000da6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d111      	bne.n	8000da6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d105      	bne.n	8000da6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d9e:	f043 0201 	orr.w	r2, r3, #1
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000da6:	68f8      	ldr	r0, [r7, #12]
 8000da8:	f005 fcbe 	bl	8006728 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000dac:	e004      	b.n	8000db8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	4798      	blx	r3
}
 8000db8:	bf00      	nop
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dcc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff fe22 	bl	8000a18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dfa:	f043 0204 	orr.w	r2, r3, #4
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f7ff fe11 	bl	8000a2a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b087      	sub	sp, #28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d101      	bne.n	8000e2e <HAL_ADCEx_Calibration_Start+0x1e>
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	e086      	b.n	8000f3c <HAL_ADCEx_Calibration_Start+0x12c>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2201      	movs	r2, #1
 8000e32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff ff4a 	bl	8000cd0 <ADC_ConversionStop_Disable>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000e40:	7dfb      	ldrb	r3, [r7, #23]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d175      	bne.n	8000f32 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e4e:	f023 0302 	bic.w	r3, r3, #2
 8000e52:	f043 0202 	orr.w	r2, r3, #2
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000e5a:	4b3a      	ldr	r3, [pc, #232]	; (8000f44 <HAL_ADCEx_Calibration_Start+0x134>)
 8000e5c:	681c      	ldr	r4, [r3, #0]
 8000e5e:	2002      	movs	r0, #2
 8000e60:	f001 faf0 	bl	8002444 <HAL_RCCEx_GetPeriphCLKFreq>
 8000e64:	4603      	mov	r3, r0
 8000e66:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000e6a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000e6c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8000e6e:	e002      	b.n	8000e76 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d1f9      	bne.n	8000e70 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff fed5 	bl	8000c2c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	689a      	ldr	r2, [r3, #8]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f042 0208 	orr.w	r2, r2, #8
 8000e90:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000e92:	f7ff fc31 	bl	80006f8 <HAL_GetTick>
 8000e96:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000e98:	e014      	b.n	8000ec4 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000e9a:	f7ff fc2d 	bl	80006f8 <HAL_GetTick>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	2b0a      	cmp	r3, #10
 8000ea6:	d90d      	bls.n	8000ec4 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eac:	f023 0312 	bic.w	r3, r3, #18
 8000eb0:	f043 0210 	orr.w	r2, r3, #16
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e03b      	b.n	8000f3c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	f003 0308 	and.w	r3, r3, #8
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1e3      	bne.n	8000e9a <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	689a      	ldr	r2, [r3, #8]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f042 0204 	orr.w	r2, r2, #4
 8000ee0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000ee2:	f7ff fc09 	bl	80006f8 <HAL_GetTick>
 8000ee6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000ee8:	e014      	b.n	8000f14 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000eea:	f7ff fc05 	bl	80006f8 <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b0a      	cmp	r3, #10
 8000ef6:	d90d      	bls.n	8000f14 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efc:	f023 0312 	bic.w	r3, r3, #18
 8000f00:	f043 0210 	orr.w	r2, r3, #16
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e013      	b.n	8000f3c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	f003 0304 	and.w	r3, r3, #4
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1e3      	bne.n	8000eea <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f26:	f023 0303 	bic.w	r3, r3, #3
 8000f2a:	f043 0201 	orr.w	r2, r3, #1
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	371c      	adds	r7, #28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd90      	pop	{r4, r7, pc}
 8000f44:	2000000c 	.word	0x2000000c

08000f48 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b092      	sub	sp, #72	; 0x48
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d101      	bne.n	8000f68 <HAL_ADCEx_MultiModeStart_DMA+0x20>
 8000f64:	2302      	movs	r3, #2
 8000f66:	e08f      	b.n	8001088 <HAL_ADCEx_MultiModeStart_DMA+0x140>
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000f70:	4b47      	ldr	r3, [pc, #284]	; (8001090 <HAL_ADCEx_MultiModeStart_DMA+0x148>)
 8000f72:	617b      	str	r3, [r7, #20]
  
  /* On STM32F1 devices, ADC slave regular group must be configured with      */
  /* conversion trigger ADC_SOFTWARE_START.                                   */
  /* Note: External trigger of ADC slave must be enabled, it is already done  */
  /*       into function "HAL_ADC_Init()".                                    */
  if(!ADC_IS_SOFTWARE_START_REGULAR(&tmphadcSlave))  
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f7c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f80:	d00b      	beq.n	8000f9a <HAL_ADCEx_MultiModeStart_DMA+0x52>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f86:	f043 0220 	orr.w	r2, r3, #32
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e076      	b.n	8001088 <HAL_ADCEx_MultiModeStart_DMA+0x140>
  }
  
  /* Enable the ADC peripherals: master and slave (in case if not already     */
  /* enabled previously)                                                      */
  tmp_hal_status = ADC_Enable(hadc);
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f7ff fe46 	bl	8000c2c <ADC_Enable>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  if (tmp_hal_status == HAL_OK)
 8000fa6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d107      	bne.n	8000fbe <HAL_ADCEx_MultiModeStart_DMA+0x76>
  {
    tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8000fae:	f107 0314 	add.w	r3, r7, #20
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fe3a 	bl	8000c2c <ADC_Enable>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }
  
  /* Start conversion if all ADCs of multimode are effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000fbe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d15a      	bne.n	800107c <HAL_ADCEx_MultiModeStart_DMA+0x134>
  {
    /* Set ADC state (ADC master)                                             */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000fca:	4b32      	ldr	r3, [pc, #200]	; (8001094 <HAL_ADCEx_MultiModeStart_DMA+0x14c>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_MULTIMODE_SLAVE,
                      HAL_ADC_STATE_REG_BUSY);
      
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d007      	beq.n	8000ff4 <HAL_ADCEx_MultiModeStart_DMA+0xac>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fe8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	2200      	movs	r2, #0
 8001000:	62da      	str	r2, [r3, #44]	; 0x2c
    
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6a1b      	ldr	r3, [r3, #32]
 8001006:	4a24      	ldr	r2, [pc, #144]	; (8001098 <HAL_ADCEx_MultiModeStart_DMA+0x150>)
 8001008:	629a      	str	r2, [r3, #40]	; 0x28
       
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a23      	ldr	r2, [pc, #140]	; (800109c <HAL_ADCEx_MultiModeStart_DMA+0x154>)
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	6a1b      	ldr	r3, [r3, #32]
 8001016:	4a22      	ldr	r2, [pc, #136]	; (80010a0 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8001018:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f06f 0202 	mvn.w	r2, #2
 8001022:	601a      	str	r2, [r3, #0]
    
    /* Enable ADC DMA mode of ADC master */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001032:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	6a18      	ldr	r0, [r3, #32]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	334c      	adds	r3, #76	; 0x4c
 800103e:	4619      	mov	r1, r3
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f000 f9b4 	bl	80013b0 <HAL_DMA_Start_IT>
    /* Start conversion of regular group if software start has been selected. */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001052:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001056:	d108      	bne.n	800106a <HAL_ADCEx_MultiModeStart_DMA+0x122>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	689a      	ldr	r2, [r3, #8]
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	e00c      	b.n	8001084 <HAL_ADCEx_MultiModeStart_DMA+0x13c>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	e003      	b.n	8001084 <HAL_ADCEx_MultiModeStart_DMA+0x13c>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2200      	movs	r2, #0
 8001080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001084:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8001088:	4618      	mov	r0, r3
 800108a:	3748      	adds	r7, #72	; 0x48
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40012800 	.word	0x40012800
 8001094:	ffeffcfe 	.word	0xffeffcfe
 8001098:	08000d45 	.word	0x08000d45
 800109c:	08000dc1 	.word	0x08000dc1
 80010a0:	08000ddd 	.word	0x08000ddd

080010a4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode: Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b091      	sub	sp, #68	; 0x44
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_MODE(multimode->Mode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d101      	bne.n	80010c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80010be:	2302      	movs	r3, #2
 80010c0:	e032      	b.n	8001128 <HAL_ADCEx_MultiModeConfigChannel+0x84>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2201      	movs	r2, #1
 80010c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <HAL_ADCEx_MultiModeConfigChannel+0x90>)
 80010cc:	60fb      	str	r3, [r7, #12]
  /*  - ADC master and ADC slave DMA configuration                            */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Multimode mode selection                                              */
  /* To optimize code, all multimode settings can be set when both ADCs of    */
  /* the common group are in state: disabled.                                 */
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d016      	beq.n	800110a <HAL_ADCEx_MultiModeConfigChannel+0x66>
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	f003 0301 	and.w	r3, r3, #1
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d010      	beq.n	800110a <HAL_ADCEx_MultiModeConfigChannel+0x66>
      (IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance))   )
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 80010ec:	4a12      	ldr	r2, [pc, #72]	; (8001138 <HAL_ADCEx_MultiModeConfigChannel+0x94>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d10b      	bne.n	800110a <HAL_ADCEx_MultiModeConfigChannel+0x66>
  {
    MODIFY_REG(hadc->Instance->CR1,
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	430a      	orrs	r2, r1
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	e008      	b.n	800111c <HAL_ADCEx_MultiModeConfigChannel+0x78>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800110e:	f043 0220 	orr.w	r2, r3, #32
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	629a      	str	r2, [r3, #40]	; 0x28
    
    tmp_hal_status = HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001124:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 8001128:	4618      	mov	r0, r3
 800112a:	3744      	adds	r7, #68	; 0x44
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	40012800 	.word	0x40012800
 8001138:	40012400 	.word	0x40012400

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	; (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4906      	ldr	r1, [pc, #24]	; (80011d4 <__NVIC_EnableIRQ+0x34>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr
 80011d4:	e000e100 	.word	0xe000e100

080011d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	6039      	str	r1, [r7, #0]
 80011e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	db0a      	blt.n	8001202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	490c      	ldr	r1, [pc, #48]	; (8001224 <__NVIC_SetPriority+0x4c>)
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	0112      	lsls	r2, r2, #4
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001200:	e00a      	b.n	8001218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	b2da      	uxtb	r2, r3
 8001206:	4908      	ldr	r1, [pc, #32]	; (8001228 <__NVIC_SetPriority+0x50>)
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	3b04      	subs	r3, #4
 8001210:	0112      	lsls	r2, r2, #4
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	440b      	add	r3, r1
 8001216:	761a      	strb	r2, [r3, #24]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e000e100 	.word	0xe000e100
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800122c:	b480      	push	{r7}
 800122e:	b089      	sub	sp, #36	; 0x24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f1c3 0307 	rsb	r3, r3, #7
 8001246:	2b04      	cmp	r3, #4
 8001248:	bf28      	it	cs
 800124a:	2304      	movcs	r3, #4
 800124c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3304      	adds	r3, #4
 8001252:	2b06      	cmp	r3, #6
 8001254:	d902      	bls.n	800125c <NVIC_EncodePriority+0x30>
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3b03      	subs	r3, #3
 800125a:	e000      	b.n	800125e <NVIC_EncodePriority+0x32>
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001260:	f04f 32ff 	mov.w	r2, #4294967295
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	43da      	mvns	r2, r3
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	401a      	ands	r2, r3
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001274:	f04f 31ff 	mov.w	r1, #4294967295
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	43d9      	mvns	r1, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001284:	4313      	orrs	r3, r2
         );
}
 8001286:	4618      	mov	r0, r3
 8001288:	3724      	adds	r7, #36	; 0x24
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ff4f 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b086      	sub	sp, #24
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
 80012b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b8:	f7ff ff64 	bl	8001184 <__NVIC_GetPriorityGrouping>
 80012bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	68b9      	ldr	r1, [r7, #8]
 80012c2:	6978      	ldr	r0, [r7, #20]
 80012c4:	f7ff ffb2 	bl	800122c <NVIC_EncodePriority>
 80012c8:	4602      	mov	r2, r0
 80012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff ff81 	bl	80011d8 <__NVIC_SetPriority>
}
 80012d6:	bf00      	nop
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff57 	bl	80011a0 <__NVIC_EnableIRQ>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e043      	b.n	800139a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <HAL_DMA_Init+0xa8>)
 800131a:	4413      	add	r3, r2
 800131c:	4a22      	ldr	r2, [pc, #136]	; (80013a8 <HAL_DMA_Init+0xac>)
 800131e:	fba2 2303 	umull	r2, r3, r2, r3
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	009a      	lsls	r2, r3, #2
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a1f      	ldr	r2, [pc, #124]	; (80013ac <HAL_DMA_Init+0xb0>)
 800132e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2202      	movs	r2, #2
 8001334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001346:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800134a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001354:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001360:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800136c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	4313      	orrs	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2201      	movs	r2, #1
 800138c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	bffdfff8 	.word	0xbffdfff8
 80013a8:	cccccccd 	.word	0xcccccccd
 80013ac:	40020000 	.word	0x40020000

080013b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d101      	bne.n	80013d0 <HAL_DMA_Start_IT+0x20>
 80013cc:	2302      	movs	r3, #2
 80013ce:	e04a      	b.n	8001466 <HAL_DMA_Start_IT+0xb6>
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d13a      	bne.n	8001458 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2202      	movs	r2, #2
 80013e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2200      	movs	r2, #0
 80013ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f022 0201 	bic.w	r2, r2, #1
 80013fe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	68b9      	ldr	r1, [r7, #8]
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f000 f938 	bl	800167c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001410:	2b00      	cmp	r3, #0
 8001412:	d008      	beq.n	8001426 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f042 020e 	orr.w	r2, r2, #14
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	e00f      	b.n	8001446 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f022 0204 	bic.w	r2, r2, #4
 8001434:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f042 020a 	orr.w	r2, r2, #10
 8001444:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f042 0201 	orr.w	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	e005      	b.n	8001464 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001460:	2302      	movs	r3, #2
 8001462:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001464:	7dfb      	ldrb	r3, [r7, #23]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	2204      	movs	r2, #4
 800148e:	409a      	lsls	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4013      	ands	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d04f      	beq.n	8001538 <HAL_DMA_IRQHandler+0xc8>
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d04a      	beq.n	8001538 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0320 	and.w	r3, r3, #32
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d107      	bne.n	80014c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f022 0204 	bic.w	r2, r2, #4
 80014be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a66      	ldr	r2, [pc, #408]	; (8001660 <HAL_DMA_IRQHandler+0x1f0>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d029      	beq.n	800151e <HAL_DMA_IRQHandler+0xae>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a65      	ldr	r2, [pc, #404]	; (8001664 <HAL_DMA_IRQHandler+0x1f4>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d022      	beq.n	800151a <HAL_DMA_IRQHandler+0xaa>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a63      	ldr	r2, [pc, #396]	; (8001668 <HAL_DMA_IRQHandler+0x1f8>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d01a      	beq.n	8001514 <HAL_DMA_IRQHandler+0xa4>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a62      	ldr	r2, [pc, #392]	; (800166c <HAL_DMA_IRQHandler+0x1fc>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d012      	beq.n	800150e <HAL_DMA_IRQHandler+0x9e>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a60      	ldr	r2, [pc, #384]	; (8001670 <HAL_DMA_IRQHandler+0x200>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d00a      	beq.n	8001508 <HAL_DMA_IRQHandler+0x98>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a5f      	ldr	r2, [pc, #380]	; (8001674 <HAL_DMA_IRQHandler+0x204>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d102      	bne.n	8001502 <HAL_DMA_IRQHandler+0x92>
 80014fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001500:	e00e      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 8001502:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001506:	e00b      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 8001508:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800150c:	e008      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 800150e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001512:	e005      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 8001514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001518:	e002      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 800151a:	2340      	movs	r3, #64	; 0x40
 800151c:	e000      	b.n	8001520 <HAL_DMA_IRQHandler+0xb0>
 800151e:	2304      	movs	r3, #4
 8001520:	4a55      	ldr	r2, [pc, #340]	; (8001678 <HAL_DMA_IRQHandler+0x208>)
 8001522:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 8094 	beq.w	8001656 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001536:	e08e      	b.n	8001656 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153c:	2202      	movs	r2, #2
 800153e:	409a      	lsls	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4013      	ands	r3, r2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d056      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x186>
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d051      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0320 	and.w	r3, r3, #32
 800155c:	2b00      	cmp	r3, #0
 800155e:	d10b      	bne.n	8001578 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 020a 	bic.w	r2, r2, #10
 800156e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a38      	ldr	r2, [pc, #224]	; (8001660 <HAL_DMA_IRQHandler+0x1f0>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d029      	beq.n	80015d6 <HAL_DMA_IRQHandler+0x166>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a37      	ldr	r2, [pc, #220]	; (8001664 <HAL_DMA_IRQHandler+0x1f4>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d022      	beq.n	80015d2 <HAL_DMA_IRQHandler+0x162>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a35      	ldr	r2, [pc, #212]	; (8001668 <HAL_DMA_IRQHandler+0x1f8>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d01a      	beq.n	80015cc <HAL_DMA_IRQHandler+0x15c>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a34      	ldr	r2, [pc, #208]	; (800166c <HAL_DMA_IRQHandler+0x1fc>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d012      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x156>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a32      	ldr	r2, [pc, #200]	; (8001670 <HAL_DMA_IRQHandler+0x200>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d00a      	beq.n	80015c0 <HAL_DMA_IRQHandler+0x150>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a31      	ldr	r2, [pc, #196]	; (8001674 <HAL_DMA_IRQHandler+0x204>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d102      	bne.n	80015ba <HAL_DMA_IRQHandler+0x14a>
 80015b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80015b8:	e00e      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015be:	e00b      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015c4:	e008      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015ca:	e005      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015d0:	e002      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015d2:	2320      	movs	r3, #32
 80015d4:	e000      	b.n	80015d8 <HAL_DMA_IRQHandler+0x168>
 80015d6:	2302      	movs	r3, #2
 80015d8:	4a27      	ldr	r2, [pc, #156]	; (8001678 <HAL_DMA_IRQHandler+0x208>)
 80015da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d034      	beq.n	8001656 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80015f4:	e02f      	b.n	8001656 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	2208      	movs	r2, #8
 80015fc:	409a      	lsls	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4013      	ands	r3, r2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d028      	beq.n	8001658 <HAL_DMA_IRQHandler+0x1e8>
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f003 0308 	and.w	r3, r3, #8
 800160c:	2b00      	cmp	r3, #0
 800160e:	d023      	beq.n	8001658 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f022 020e 	bic.w	r2, r2, #14
 800161e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001628:	2101      	movs	r1, #1
 800162a:	fa01 f202 	lsl.w	r2, r1, r2
 800162e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	2b00      	cmp	r3, #0
 800164c:	d004      	beq.n	8001658 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	4798      	blx	r3
    }
  }
  return;
 8001656:	bf00      	nop
 8001658:	bf00      	nop
}
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40020008 	.word	0x40020008
 8001664:	4002001c 	.word	0x4002001c
 8001668:	40020030 	.word	0x40020030
 800166c:	40020044 	.word	0x40020044
 8001670:	40020058 	.word	0x40020058
 8001674:	4002006c 	.word	0x4002006c
 8001678:	40020000 	.word	0x40020000

0800167c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
 8001688:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001692:	2101      	movs	r1, #1
 8001694:	fa01 f202 	lsl.w	r2, r1, r2
 8001698:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	683a      	ldr	r2, [r7, #0]
 80016a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b10      	cmp	r3, #16
 80016a8:	d108      	bne.n	80016bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016ba:	e007      	b.n	80016cc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	60da      	str	r2, [r3, #12]
}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
	...

080016d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d8:	b480      	push	{r7}
 80016da:	b08b      	sub	sp, #44	; 0x2c
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016e2:	2300      	movs	r3, #0
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ea:	e169      	b.n	80019c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016ec:	2201      	movs	r2, #1
 80016ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	69fa      	ldr	r2, [r7, #28]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	429a      	cmp	r2, r3
 8001706:	f040 8158 	bne.w	80019ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	4a9a      	ldr	r2, [pc, #616]	; (8001978 <HAL_GPIO_Init+0x2a0>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d05e      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
 8001714:	4a98      	ldr	r2, [pc, #608]	; (8001978 <HAL_GPIO_Init+0x2a0>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d875      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 800171a:	4a98      	ldr	r2, [pc, #608]	; (800197c <HAL_GPIO_Init+0x2a4>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d058      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
 8001720:	4a96      	ldr	r2, [pc, #600]	; (800197c <HAL_GPIO_Init+0x2a4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d86f      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 8001726:	4a96      	ldr	r2, [pc, #600]	; (8001980 <HAL_GPIO_Init+0x2a8>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d052      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
 800172c:	4a94      	ldr	r2, [pc, #592]	; (8001980 <HAL_GPIO_Init+0x2a8>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d869      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 8001732:	4a94      	ldr	r2, [pc, #592]	; (8001984 <HAL_GPIO_Init+0x2ac>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d04c      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
 8001738:	4a92      	ldr	r2, [pc, #584]	; (8001984 <HAL_GPIO_Init+0x2ac>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d863      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 800173e:	4a92      	ldr	r2, [pc, #584]	; (8001988 <HAL_GPIO_Init+0x2b0>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d046      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
 8001744:	4a90      	ldr	r2, [pc, #576]	; (8001988 <HAL_GPIO_Init+0x2b0>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d85d      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 800174a:	2b12      	cmp	r3, #18
 800174c:	d82a      	bhi.n	80017a4 <HAL_GPIO_Init+0xcc>
 800174e:	2b12      	cmp	r3, #18
 8001750:	d859      	bhi.n	8001806 <HAL_GPIO_Init+0x12e>
 8001752:	a201      	add	r2, pc, #4	; (adr r2, 8001758 <HAL_GPIO_Init+0x80>)
 8001754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001758:	080017d3 	.word	0x080017d3
 800175c:	080017ad 	.word	0x080017ad
 8001760:	080017bf 	.word	0x080017bf
 8001764:	08001801 	.word	0x08001801
 8001768:	08001807 	.word	0x08001807
 800176c:	08001807 	.word	0x08001807
 8001770:	08001807 	.word	0x08001807
 8001774:	08001807 	.word	0x08001807
 8001778:	08001807 	.word	0x08001807
 800177c:	08001807 	.word	0x08001807
 8001780:	08001807 	.word	0x08001807
 8001784:	08001807 	.word	0x08001807
 8001788:	08001807 	.word	0x08001807
 800178c:	08001807 	.word	0x08001807
 8001790:	08001807 	.word	0x08001807
 8001794:	08001807 	.word	0x08001807
 8001798:	08001807 	.word	0x08001807
 800179c:	080017b5 	.word	0x080017b5
 80017a0:	080017c9 	.word	0x080017c9
 80017a4:	4a79      	ldr	r2, [pc, #484]	; (800198c <HAL_GPIO_Init+0x2b4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d013      	beq.n	80017d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017aa:	e02c      	b.n	8001806 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	623b      	str	r3, [r7, #32]
          break;
 80017b2:	e029      	b.n	8001808 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	3304      	adds	r3, #4
 80017ba:	623b      	str	r3, [r7, #32]
          break;
 80017bc:	e024      	b.n	8001808 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	3308      	adds	r3, #8
 80017c4:	623b      	str	r3, [r7, #32]
          break;
 80017c6:	e01f      	b.n	8001808 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	330c      	adds	r3, #12
 80017ce:	623b      	str	r3, [r7, #32]
          break;
 80017d0:	e01a      	b.n	8001808 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d102      	bne.n	80017e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017da:	2304      	movs	r3, #4
 80017dc:	623b      	str	r3, [r7, #32]
          break;
 80017de:	e013      	b.n	8001808 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d105      	bne.n	80017f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017e8:	2308      	movs	r3, #8
 80017ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69fa      	ldr	r2, [r7, #28]
 80017f0:	611a      	str	r2, [r3, #16]
          break;
 80017f2:	e009      	b.n	8001808 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017f4:	2308      	movs	r3, #8
 80017f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69fa      	ldr	r2, [r7, #28]
 80017fc:	615a      	str	r2, [r3, #20]
          break;
 80017fe:	e003      	b.n	8001808 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001800:	2300      	movs	r3, #0
 8001802:	623b      	str	r3, [r7, #32]
          break;
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x130>
          break;
 8001806:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	2bff      	cmp	r3, #255	; 0xff
 800180c:	d801      	bhi.n	8001812 <HAL_GPIO_Init+0x13a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	e001      	b.n	8001816 <HAL_GPIO_Init+0x13e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3304      	adds	r3, #4
 8001816:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	2bff      	cmp	r3, #255	; 0xff
 800181c:	d802      	bhi.n	8001824 <HAL_GPIO_Init+0x14c>
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	e002      	b.n	800182a <HAL_GPIO_Init+0x152>
 8001824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001826:	3b08      	subs	r3, #8
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	210f      	movs	r1, #15
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	fa01 f303 	lsl.w	r3, r1, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	401a      	ands	r2, r3
 800183c:	6a39      	ldr	r1, [r7, #32]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	fa01 f303 	lsl.w	r3, r1, r3
 8001844:	431a      	orrs	r2, r3
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 80b1 	beq.w	80019ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001858:	4b4d      	ldr	r3, [pc, #308]	; (8001990 <HAL_GPIO_Init+0x2b8>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a4c      	ldr	r2, [pc, #304]	; (8001990 <HAL_GPIO_Init+0x2b8>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b4a      	ldr	r3, [pc, #296]	; (8001990 <HAL_GPIO_Init+0x2b8>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001870:	4a48      	ldr	r2, [pc, #288]	; (8001994 <HAL_GPIO_Init+0x2bc>)
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	089b      	lsrs	r3, r3, #2
 8001876:	3302      	adds	r3, #2
 8001878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	220f      	movs	r2, #15
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	4013      	ands	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a40      	ldr	r2, [pc, #256]	; (8001998 <HAL_GPIO_Init+0x2c0>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d013      	beq.n	80018c4 <HAL_GPIO_Init+0x1ec>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a3f      	ldr	r2, [pc, #252]	; (800199c <HAL_GPIO_Init+0x2c4>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d00d      	beq.n	80018c0 <HAL_GPIO_Init+0x1e8>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a3e      	ldr	r2, [pc, #248]	; (80019a0 <HAL_GPIO_Init+0x2c8>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d007      	beq.n	80018bc <HAL_GPIO_Init+0x1e4>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a3d      	ldr	r2, [pc, #244]	; (80019a4 <HAL_GPIO_Init+0x2cc>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d101      	bne.n	80018b8 <HAL_GPIO_Init+0x1e0>
 80018b4:	2303      	movs	r3, #3
 80018b6:	e006      	b.n	80018c6 <HAL_GPIO_Init+0x1ee>
 80018b8:	2304      	movs	r3, #4
 80018ba:	e004      	b.n	80018c6 <HAL_GPIO_Init+0x1ee>
 80018bc:	2302      	movs	r3, #2
 80018be:	e002      	b.n	80018c6 <HAL_GPIO_Init+0x1ee>
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <HAL_GPIO_Init+0x1ee>
 80018c4:	2300      	movs	r3, #0
 80018c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c8:	f002 0203 	and.w	r2, r2, #3
 80018cc:	0092      	lsls	r2, r2, #2
 80018ce:	4093      	lsls	r3, r2
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018d6:	492f      	ldr	r1, [pc, #188]	; (8001994 <HAL_GPIO_Init+0x2bc>)
 80018d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018da:	089b      	lsrs	r3, r3, #2
 80018dc:	3302      	adds	r3, #2
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d006      	beq.n	80018fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018f0:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	492c      	ldr	r1, [pc, #176]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	600b      	str	r3, [r1, #0]
 80018fc:	e006      	b.n	800190c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018fe:	4b2a      	ldr	r3, [pc, #168]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	43db      	mvns	r3, r3
 8001906:	4928      	ldr	r1, [pc, #160]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001908:	4013      	ands	r3, r2
 800190a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d006      	beq.n	8001926 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001918:	4b23      	ldr	r3, [pc, #140]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	4922      	ldr	r1, [pc, #136]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	604b      	str	r3, [r1, #4]
 8001924:	e006      	b.n	8001934 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001926:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	43db      	mvns	r3, r3
 800192e:	491e      	ldr	r1, [pc, #120]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001930:	4013      	ands	r3, r2
 8001932:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001940:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	4918      	ldr	r1, [pc, #96]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	608b      	str	r3, [r1, #8]
 800194c:	e006      	b.n	800195c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001950:	689a      	ldr	r2, [r3, #8]
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	43db      	mvns	r3, r3
 8001956:	4914      	ldr	r1, [pc, #80]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 8001958:	4013      	ands	r3, r2
 800195a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d021      	beq.n	80019ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001968:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	490e      	ldr	r1, [pc, #56]	; (80019a8 <HAL_GPIO_Init+0x2d0>)
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	4313      	orrs	r3, r2
 8001972:	60cb      	str	r3, [r1, #12]
 8001974:	e021      	b.n	80019ba <HAL_GPIO_Init+0x2e2>
 8001976:	bf00      	nop
 8001978:	10320000 	.word	0x10320000
 800197c:	10310000 	.word	0x10310000
 8001980:	10220000 	.word	0x10220000
 8001984:	10210000 	.word	0x10210000
 8001988:	10120000 	.word	0x10120000
 800198c:	10110000 	.word	0x10110000
 8001990:	40021000 	.word	0x40021000
 8001994:	40010000 	.word	0x40010000
 8001998:	40010800 	.word	0x40010800
 800199c:	40010c00 	.word	0x40010c00
 80019a0:	40011000 	.word	0x40011000
 80019a4:	40011400 	.word	0x40011400
 80019a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <HAL_GPIO_Init+0x304>)
 80019ae:	68da      	ldr	r2, [r3, #12]
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	43db      	mvns	r3, r3
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <HAL_GPIO_Init+0x304>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019bc:	3301      	adds	r3, #1
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f47f ae8e 	bne.w	80016ec <HAL_GPIO_Init+0x14>
  }
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	372c      	adds	r7, #44	; 0x2c
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr
 80019dc:	40010400 	.word	0x40010400

080019e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	460b      	mov	r3, r1
 80019ea:	807b      	strh	r3, [r7, #2]
 80019ec:	4613      	mov	r3, r2
 80019ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019f0:	787b      	ldrb	r3, [r7, #1]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019f6:	887a      	ldrh	r2, [r7, #2]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019fc:	e003      	b.n	8001a06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019fe:	887b      	ldrh	r3, [r7, #2]
 8001a00:	041a      	lsls	r2, r3, #16
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	611a      	str	r2, [r3, #16]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4013      	ands	r3, r2
 8001a28:	041a      	lsls	r2, r3, #16
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	43d9      	mvns	r1, r3
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	400b      	ands	r3, r1
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	611a      	str	r2, [r3, #16]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
	...

08001a44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e26c      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 8087 	beq.w	8001b72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a64:	4b92      	ldr	r3, [pc, #584]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d00c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a70:	4b8f      	ldr	r3, [pc, #572]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 030c 	and.w	r3, r3, #12
 8001a78:	2b08      	cmp	r3, #8
 8001a7a:	d112      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x5e>
 8001a7c:	4b8c      	ldr	r3, [pc, #560]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a88:	d10b      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a8a:	4b89      	ldr	r3, [pc, #548]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d06c      	beq.n	8001b70 <HAL_RCC_OscConfig+0x12c>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d168      	bne.n	8001b70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e246      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x76>
 8001aac:	4b80      	ldr	r3, [pc, #512]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a7f      	ldr	r2, [pc, #508]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	e02e      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0x98>
 8001ac2:	4b7b      	ldr	r3, [pc, #492]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a7a      	ldr	r2, [pc, #488]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b78      	ldr	r3, [pc, #480]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a77      	ldr	r2, [pc, #476]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	e01d      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0xbc>
 8001ae6:	4b72      	ldr	r3, [pc, #456]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a71      	ldr	r2, [pc, #452]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	4b6f      	ldr	r3, [pc, #444]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a6e      	ldr	r2, [pc, #440]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e00b      	b.n	8001b18 <HAL_RCC_OscConfig+0xd4>
 8001b00:	4b6b      	ldr	r3, [pc, #428]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a6a      	ldr	r2, [pc, #424]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	4b68      	ldr	r3, [pc, #416]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a67      	ldr	r2, [pc, #412]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d013      	beq.n	8001b48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7fe fdea 	bl	80006f8 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7fe fde6 	bl	80006f8 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	; 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e1fa      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	4b5d      	ldr	r3, [pc, #372]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0xe4>
 8001b46:	e014      	b.n	8001b72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b48:	f7fe fdd6 	bl	80006f8 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b50:	f7fe fdd2 	bl	80006f8 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	; 0x64
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e1e6      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b62:	4b53      	ldr	r3, [pc, #332]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f0      	bne.n	8001b50 <HAL_RCC_OscConfig+0x10c>
 8001b6e:	e000      	b.n	8001b72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d063      	beq.n	8001c46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b7e:	4b4c      	ldr	r3, [pc, #304]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00b      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b8a:	4b49      	ldr	r3, [pc, #292]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 030c 	and.w	r3, r3, #12
 8001b92:	2b08      	cmp	r3, #8
 8001b94:	d11c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x18c>
 8001b96:	4b46      	ldr	r3, [pc, #280]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d116      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba2:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d005      	beq.n	8001bba <HAL_RCC_OscConfig+0x176>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e1ba      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bba:	4b3d      	ldr	r3, [pc, #244]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	4939      	ldr	r1, [pc, #228]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bce:	e03a      	b.n	8001c46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d020      	beq.n	8001c1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd8:	4b36      	ldr	r3, [pc, #216]	; (8001cb4 <HAL_RCC_OscConfig+0x270>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7fe fd8b 	bl	80006f8 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be6:	f7fe fd87 	bl	80006f8 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e19b      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c04:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	4927      	ldr	r1, [pc, #156]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]
 8001c18:	e015      	b.n	8001c46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c1a:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <HAL_RCC_OscConfig+0x270>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7fe fd6a 	bl	80006f8 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c28:	f7fe fd66 	bl	80006f8 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e17a      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1f0      	bne.n	8001c28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d03a      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d019      	beq.n	8001c8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c5a:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <HAL_RCC_OscConfig+0x274>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c60:	f7fe fd4a 	bl	80006f8 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c68:	f7fe fd46 	bl	80006f8 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e15a      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d0f0      	beq.n	8001c68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c86:	2001      	movs	r0, #1
 8001c88:	f000 fb08 	bl	800229c <RCC_Delay>
 8001c8c:	e01c      	b.n	8001cc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_RCC_OscConfig+0x274>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c94:	f7fe fd30 	bl	80006f8 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c9a:	e00f      	b.n	8001cbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c9c:	f7fe fd2c 	bl	80006f8 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d908      	bls.n	8001cbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e140      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	42420000 	.word	0x42420000
 8001cb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cbc:	4b9e      	ldr	r3, [pc, #632]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1e9      	bne.n	8001c9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f000 80a6 	beq.w	8001e22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cda:	4b97      	ldr	r3, [pc, #604]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10d      	bne.n	8001d02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	4b94      	ldr	r3, [pc, #592]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	4a93      	ldr	r2, [pc, #588]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	61d3      	str	r3, [r2, #28]
 8001cf2:	4b91      	ldr	r3, [pc, #580]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d02:	4b8e      	ldr	r3, [pc, #568]	; (8001f3c <HAL_RCC_OscConfig+0x4f8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d118      	bne.n	8001d40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d0e:	4b8b      	ldr	r3, [pc, #556]	; (8001f3c <HAL_RCC_OscConfig+0x4f8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a8a      	ldr	r2, [pc, #552]	; (8001f3c <HAL_RCC_OscConfig+0x4f8>)
 8001d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d1a:	f7fe fced 	bl	80006f8 <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d22:	f7fe fce9 	bl	80006f8 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b64      	cmp	r3, #100	; 0x64
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e0fd      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d34:	4b81      	ldr	r3, [pc, #516]	; (8001f3c <HAL_RCC_OscConfig+0x4f8>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f0      	beq.n	8001d22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d106      	bne.n	8001d56 <HAL_RCC_OscConfig+0x312>
 8001d48:	4b7b      	ldr	r3, [pc, #492]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	4a7a      	ldr	r2, [pc, #488]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	6213      	str	r3, [r2, #32]
 8001d54:	e02d      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x334>
 8001d5e:	4b76      	ldr	r3, [pc, #472]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a75      	ldr	r2, [pc, #468]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d64:	f023 0301 	bic.w	r3, r3, #1
 8001d68:	6213      	str	r3, [r2, #32]
 8001d6a:	4b73      	ldr	r3, [pc, #460]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d6c:	6a1b      	ldr	r3, [r3, #32]
 8001d6e:	4a72      	ldr	r2, [pc, #456]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	f023 0304 	bic.w	r3, r3, #4
 8001d74:	6213      	str	r3, [r2, #32]
 8001d76:	e01c      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b05      	cmp	r3, #5
 8001d7e:	d10c      	bne.n	8001d9a <HAL_RCC_OscConfig+0x356>
 8001d80:	4b6d      	ldr	r3, [pc, #436]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	4a6c      	ldr	r2, [pc, #432]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d86:	f043 0304 	orr.w	r3, r3, #4
 8001d8a:	6213      	str	r3, [r2, #32]
 8001d8c:	4b6a      	ldr	r3, [pc, #424]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4a69      	ldr	r2, [pc, #420]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	6213      	str	r3, [r2, #32]
 8001d98:	e00b      	b.n	8001db2 <HAL_RCC_OscConfig+0x36e>
 8001d9a:	4b67      	ldr	r3, [pc, #412]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	4a66      	ldr	r2, [pc, #408]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	f023 0301 	bic.w	r3, r3, #1
 8001da4:	6213      	str	r3, [r2, #32]
 8001da6:	4b64      	ldr	r3, [pc, #400]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	4a63      	ldr	r2, [pc, #396]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001dac:	f023 0304 	bic.w	r3, r3, #4
 8001db0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d015      	beq.n	8001de6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dba:	f7fe fc9d 	bl	80006f8 <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dc0:	e00a      	b.n	8001dd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc2:	f7fe fc99 	bl	80006f8 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e0ab      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dd8:	4b57      	ldr	r3, [pc, #348]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001dda:	6a1b      	ldr	r3, [r3, #32]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0ee      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x37e>
 8001de4:	e014      	b.n	8001e10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de6:	f7fe fc87 	bl	80006f8 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dee:	f7fe fc83 	bl	80006f8 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e095      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e04:	4b4c      	ldr	r3, [pc, #304]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1ee      	bne.n	8001dee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d105      	bne.n	8001e22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e16:	4b48      	ldr	r3, [pc, #288]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	4a47      	ldr	r2, [pc, #284]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 8081 	beq.w	8001f2e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e2c:	4b42      	ldr	r3, [pc, #264]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f003 030c 	and.w	r3, r3, #12
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d061      	beq.n	8001efc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d146      	bne.n	8001ece <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e40:	4b3f      	ldr	r3, [pc, #252]	; (8001f40 <HAL_RCC_OscConfig+0x4fc>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7fe fc57 	bl	80006f8 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7fe fc53 	bl	80006f8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e067      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e60:	4b35      	ldr	r3, [pc, #212]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e74:	d108      	bne.n	8001e88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e76:	4b30      	ldr	r3, [pc, #192]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	492d      	ldr	r1, [pc, #180]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	4313      	orrs	r3, r2
 8001e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a19      	ldr	r1, [r3, #32]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e98:	430b      	orrs	r3, r1
 8001e9a:	4927      	ldr	r1, [pc, #156]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea0:	4b27      	ldr	r3, [pc, #156]	; (8001f40 <HAL_RCC_OscConfig+0x4fc>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7fe fc27 	bl	80006f8 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eae:	f7fe fc23 	bl	80006f8 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e037      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0f0      	beq.n	8001eae <HAL_RCC_OscConfig+0x46a>
 8001ecc:	e02f      	b.n	8001f2e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ece:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <HAL_RCC_OscConfig+0x4fc>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7fe fc10 	bl	80006f8 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001edc:	f7fe fc0c 	bl	80006f8 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e020      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eee:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x498>
 8001efa:	e018      	b.n	8001f2e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d101      	bne.n	8001f08 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e013      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f08:	4b0b      	ldr	r3, [pc, #44]	; (8001f38 <HAL_RCC_OscConfig+0x4f4>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d106      	bne.n	8001f2a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40007000 	.word	0x40007000
 8001f40:	42420060 	.word	0x42420060

08001f44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d101      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e0d0      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f58:	4b6a      	ldr	r3, [pc, #424]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0307 	and.w	r3, r3, #7
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d910      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f66:	4b67      	ldr	r3, [pc, #412]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f023 0207 	bic.w	r2, r3, #7
 8001f6e:	4965      	ldr	r1, [pc, #404]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f76:	4b63      	ldr	r3, [pc, #396]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e0b8      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d020      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d005      	beq.n	8001fac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fa0:	4b59      	ldr	r3, [pc, #356]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	4a58      	ldr	r2, [pc, #352]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001faa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fb8:	4b53      	ldr	r3, [pc, #332]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	4a52      	ldr	r2, [pc, #328]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001fc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fc4:	4b50      	ldr	r3, [pc, #320]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	494d      	ldr	r1, [pc, #308]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d040      	beq.n	8002064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d107      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fea:	4b47      	ldr	r3, [pc, #284]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d115      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e07f      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d107      	bne.n	8002012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002002:	4b41      	ldr	r3, [pc, #260]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d109      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e073      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002012:	4b3d      	ldr	r3, [pc, #244]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e06b      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002022:	4b39      	ldr	r3, [pc, #228]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f023 0203 	bic.w	r2, r3, #3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	4936      	ldr	r1, [pc, #216]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002030:	4313      	orrs	r3, r2
 8002032:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002034:	f7fe fb60 	bl	80006f8 <HAL_GetTick>
 8002038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203a:	e00a      	b.n	8002052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203c:	f7fe fb5c 	bl	80006f8 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	f241 3288 	movw	r2, #5000	; 0x1388
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e053      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002052:	4b2d      	ldr	r3, [pc, #180]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 020c 	and.w	r2, r3, #12
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	429a      	cmp	r2, r3
 8002062:	d1eb      	bne.n	800203c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002064:	4b27      	ldr	r3, [pc, #156]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0307 	and.w	r3, r3, #7
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d210      	bcs.n	8002094 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b24      	ldr	r3, [pc, #144]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f023 0207 	bic.w	r2, r3, #7
 800207a:	4922      	ldr	r1, [pc, #136]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002082:	4b20      	ldr	r3, [pc, #128]	; (8002104 <HAL_RCC_ClockConfig+0x1c0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d001      	beq.n	8002094 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e032      	b.n	80020fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020a0:	4b19      	ldr	r3, [pc, #100]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	4916      	ldr	r1, [pc, #88]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d009      	beq.n	80020d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020be:	4b12      	ldr	r3, [pc, #72]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	490e      	ldr	r1, [pc, #56]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020d2:	f000 f821 	bl	8002118 <HAL_RCC_GetSysClockFreq>
 80020d6:	4602      	mov	r2, r0
 80020d8:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	091b      	lsrs	r3, r3, #4
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	490a      	ldr	r1, [pc, #40]	; (800210c <HAL_RCC_ClockConfig+0x1c8>)
 80020e4:	5ccb      	ldrb	r3, [r1, r3]
 80020e6:	fa22 f303 	lsr.w	r3, r2, r3
 80020ea:	4a09      	ldr	r2, [pc, #36]	; (8002110 <HAL_RCC_ClockConfig+0x1cc>)
 80020ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ee:	4b09      	ldr	r3, [pc, #36]	; (8002114 <HAL_RCC_ClockConfig+0x1d0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f005 f864 	bl	80071c0 <HAL_InitTick>

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40022000 	.word	0x40022000
 8002108:	40021000 	.word	0x40021000
 800210c:	0800828c 	.word	0x0800828c
 8002110:	2000000c 	.word	0x2000000c
 8002114:	20000000 	.word	0x20000000

08002118 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002118:	b490      	push	{r4, r7}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800211e:	4b2a      	ldr	r3, [pc, #168]	; (80021c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002120:	1d3c      	adds	r4, r7, #4
 8002122:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002124:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002128:	f240 2301 	movw	r3, #513	; 0x201
 800212c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	2300      	movs	r3, #0
 8002134:	61bb      	str	r3, [r7, #24]
 8002136:	2300      	movs	r3, #0
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002142:	4b22      	ldr	r3, [pc, #136]	; (80021cc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b04      	cmp	r3, #4
 8002150:	d002      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0x40>
 8002152:	2b08      	cmp	r3, #8
 8002154:	d003      	beq.n	800215e <HAL_RCC_GetSysClockFreq+0x46>
 8002156:	e02d      	b.n	80021b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002158:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800215a:	623b      	str	r3, [r7, #32]
      break;
 800215c:	e02d      	b.n	80021ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	0c9b      	lsrs	r3, r3, #18
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800216a:	4413      	add	r3, r2
 800216c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002170:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d013      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	0c5b      	lsrs	r3, r3, #17
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800218a:	4413      	add	r3, r2
 800218c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002190:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	4a0e      	ldr	r2, [pc, #56]	; (80021d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002196:	fb02 f203 	mul.w	r2, r2, r3
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
 80021a2:	e004      	b.n	80021ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	4a0b      	ldr	r2, [pc, #44]	; (80021d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80021a8:	fb02 f303 	mul.w	r3, r2, r3
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80021ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b0:	623b      	str	r3, [r7, #32]
      break;
 80021b2:	e002      	b.n	80021ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021b6:	623b      	str	r3, [r7, #32]
      break;
 80021b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021ba:	6a3b      	ldr	r3, [r7, #32]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3728      	adds	r7, #40	; 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc90      	pop	{r4, r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	080080dc 	.word	0x080080dc
 80021cc:	40021000 	.word	0x40021000
 80021d0:	007a1200 	.word	0x007a1200
 80021d4:	003d0900 	.word	0x003d0900

080021d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021dc:	4b02      	ldr	r3, [pc, #8]	; (80021e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80021de:	681b      	ldr	r3, [r3, #0]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	2000000c 	.word	0x2000000c

080021ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021f0:	f7ff fff2 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 80021f4:	4602      	mov	r2, r0
 80021f6:	4b05      	ldr	r3, [pc, #20]	; (800220c <HAL_RCC_GetPCLK1Freq+0x20>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	0a1b      	lsrs	r3, r3, #8
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	4903      	ldr	r1, [pc, #12]	; (8002210 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002202:	5ccb      	ldrb	r3, [r1, r3]
 8002204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002208:	4618      	mov	r0, r3
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	0800829c 	.word	0x0800829c

08002214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002218:	f7ff ffde 	bl	80021d8 <HAL_RCC_GetHCLKFreq>
 800221c:	4602      	mov	r2, r0
 800221e:	4b05      	ldr	r3, [pc, #20]	; (8002234 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	0adb      	lsrs	r3, r3, #11
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4903      	ldr	r1, [pc, #12]	; (8002238 <HAL_RCC_GetPCLK2Freq+0x24>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002230:	4618      	mov	r0, r3
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40021000 	.word	0x40021000
 8002238:	0800829c 	.word	0x0800829c

0800223c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	220f      	movs	r2, #15
 800224a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <HAL_RCC_GetClockConfig+0x58>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0203 	and.w	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002258:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <HAL_RCC_GetClockConfig+0x58>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_RCC_GetClockConfig+0x58>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002270:	4b08      	ldr	r3, [pc, #32]	; (8002294 <HAL_RCC_GetClockConfig+0x58>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	08db      	lsrs	r3, r3, #3
 8002276:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_RCC_GetClockConfig+0x5c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0207 	and.w	r2, r3, #7
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	40021000 	.word	0x40021000
 8002298:	40022000 	.word	0x40022000

0800229c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022a4:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <RCC_Delay+0x34>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <RCC_Delay+0x38>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	0a5b      	lsrs	r3, r3, #9
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	fb02 f303 	mul.w	r3, r2, r3
 80022b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022b8:	bf00      	nop
  }
  while (Delay --);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	1e5a      	subs	r2, r3, #1
 80022be:	60fa      	str	r2, [r7, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1f9      	bne.n	80022b8 <RCC_Delay+0x1c>
}
 80022c4:	bf00      	nop
 80022c6:	bf00      	nop
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr
 80022d0:	2000000c 	.word	0x2000000c
 80022d4:	10624dd3 	.word	0x10624dd3

080022d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d07d      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80022f4:	2300      	movs	r3, #0
 80022f6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022f8:	4b4f      	ldr	r3, [pc, #316]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10d      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002304:	4b4c      	ldr	r3, [pc, #304]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	4a4b      	ldr	r2, [pc, #300]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800230a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800230e:	61d3      	str	r3, [r2, #28]
 8002310:	4b49      	ldr	r3, [pc, #292]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800231c:	2301      	movs	r3, #1
 800231e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002320:	4b46      	ldr	r3, [pc, #280]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d118      	bne.n	800235e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800232c:	4b43      	ldr	r3, [pc, #268]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a42      	ldr	r2, [pc, #264]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002336:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002338:	f7fe f9de 	bl	80006f8 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233e:	e008      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002340:	f7fe f9da 	bl	80006f8 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b64      	cmp	r3, #100	; 0x64
 800234c:	d901      	bls.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e06d      	b.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002352:	4b3a      	ldr	r3, [pc, #232]	; (800243c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0f0      	beq.n	8002340 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800235e:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002366:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d02e      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	429a      	cmp	r2, r3
 800237a:	d027      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800237c:	4b2e      	ldr	r3, [pc, #184]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002384:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002386:	4b2e      	ldr	r3, [pc, #184]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800238c:	4b2c      	ldr	r3, [pc, #176]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002392:	4a29      	ldr	r2, [pc, #164]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d014      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe f9a9 	bl	80006f8 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7fe f9a5 	bl	80006f8 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e036      	b.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c0:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0ee      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023cc:	4b1a      	ldr	r3, [pc, #104]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4917      	ldr	r1, [pc, #92]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023de:	7dfb      	ldrb	r3, [r7, #23]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d105      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e4:	4b14      	ldr	r3, [pc, #80]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	4a13      	ldr	r2, [pc, #76]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d008      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023fc:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	490b      	ldr	r1, [pc, #44]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800240a:	4313      	orrs	r3, r2
 800240c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	2b00      	cmp	r3, #0
 8002418:	d008      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800241a:	4b07      	ldr	r3, [pc, #28]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	4904      	ldr	r1, [pc, #16]	; (8002438 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002428:	4313      	orrs	r3, r2
 800242a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40021000 	.word	0x40021000
 800243c:	40007000 	.word	0x40007000
 8002440:	42420440 	.word	0x42420440

08002444 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002444:	b590      	push	{r4, r7, lr}
 8002446:	b08d      	sub	sp, #52	; 0x34
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800244c:	4b5a      	ldr	r3, [pc, #360]	; (80025b8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800244e:	f107 040c 	add.w	r4, r7, #12
 8002452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002454:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002458:	f240 2301 	movw	r3, #513	; 0x201
 800245c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
 8002462:	2300      	movs	r3, #0
 8002464:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
 800246e:	2300      	movs	r3, #0
 8002470:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b10      	cmp	r3, #16
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2b10      	cmp	r3, #16
 800247c:	f200 8091 	bhi.w	80025a2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d04c      	beq.n	8002520 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b02      	cmp	r3, #2
 800248a:	d07c      	beq.n	8002586 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800248c:	e089      	b.n	80025a2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 800248e:	4b4b      	ldr	r3, [pc, #300]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002494:	4b49      	ldr	r3, [pc, #292]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 8082 	beq.w	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	0c9b      	lsrs	r3, r3, #18
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80024ae:	4413      	add	r3, r2
 80024b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80024b4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d018      	beq.n	80024f2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024c0:	4b3e      	ldr	r3, [pc, #248]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	0c5b      	lsrs	r3, r3, #17
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80024ce:	4413      	add	r3, r2
 80024d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00d      	beq.n	80024fc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80024e0:	4a37      	ldr	r2, [pc, #220]	; (80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80024e8:	6a3b      	ldr	r3, [r7, #32]
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024f0:	e004      	b.n	80024fc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024f2:	6a3b      	ldr	r3, [r7, #32]
 80024f4:	4a33      	ldr	r2, [pc, #204]	; (80025c4 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80024f6:	fb02 f303 	mul.w	r3, r2, r3
 80024fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80024fc:	4b2f      	ldr	r3, [pc, #188]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002504:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002508:	d102      	bne.n	8002510 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800250a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800250e:	e04a      	b.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8002510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4a2c      	ldr	r2, [pc, #176]	; (80025c8 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8002516:	fba2 2303 	umull	r2, r3, r2, r3
 800251a:	085b      	lsrs	r3, r3, #1
 800251c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800251e:	e042      	b.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8002520:	4b26      	ldr	r3, [pc, #152]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800252c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002530:	d108      	bne.n	8002544 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 800253c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002540:	62bb      	str	r3, [r7, #40]	; 0x28
 8002542:	e01f      	b.n	8002584 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800254a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800254e:	d109      	bne.n	8002564 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 800255c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002560:	62bb      	str	r3, [r7, #40]	; 0x28
 8002562:	e00f      	b.n	8002584 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800256a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800256e:	d11c      	bne.n	80025aa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002570:	4b12      	ldr	r3, [pc, #72]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d016      	beq.n	80025aa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 800257c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002580:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002582:	e012      	b.n	80025aa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002584:	e011      	b.n	80025aa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002586:	f7ff fe45 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 800258a:	4602      	mov	r2, r0
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	0b9b      	lsrs	r3, r3, #14
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	3301      	adds	r3, #1
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fbb2 f3f3 	udiv	r3, r2, r3
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80025a0:	e004      	b.n	80025ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80025a2:	bf00      	nop
 80025a4:	e002      	b.n	80025ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80025a6:	bf00      	nop
 80025a8:	e000      	b.n	80025ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80025aa:	bf00      	nop
    }
  }
  return (frequency);
 80025ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3734      	adds	r7, #52	; 0x34
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd90      	pop	{r4, r7, pc}
 80025b6:	bf00      	nop
 80025b8:	080080ec 	.word	0x080080ec
 80025bc:	40021000 	.word	0x40021000
 80025c0:	007a1200 	.word	0x007a1200
 80025c4:	003d0900 	.word	0x003d0900
 80025c8:	aaaaaaab 	.word	0xaaaaaaab

080025cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e076      	b.n	80026cc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d108      	bne.n	80025f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025ee:	d009      	beq.n	8002604 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	61da      	str	r2, [r3, #28]
 80025f6:	e005      	b.n	8002604 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d106      	bne.n	8002624 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f004 fd4c 	bl	80070bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2202      	movs	r2, #2
 8002628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800263a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800264c:	431a      	orrs	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002688:	ea42 0103 	orr.w	r1, r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	0c1a      	lsrs	r2, r3, #16
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f002 0204 	and.w	r2, r2, #4
 80026aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	69da      	ldr	r2, [r3, #28]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e041      	b.n	800276a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d106      	bne.n	8002700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f004 ff0e 	bl	800751c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3304      	adds	r3, #4
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f000 fc20 	bl	8002f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b01      	cmp	r3, #1
 8002786:	d001      	beq.n	800278c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e03a      	b.n	8002802 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 0201 	orr.w	r2, r2, #1
 80027a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a18      	ldr	r2, [pc, #96]	; (800280c <HAL_TIM_Base_Start_IT+0x98>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00e      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0x58>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b6:	d009      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0x58>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a14      	ldr	r2, [pc, #80]	; (8002810 <HAL_TIM_Base_Start_IT+0x9c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d004      	beq.n	80027cc <HAL_TIM_Base_Start_IT+0x58>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a13      	ldr	r2, [pc, #76]	; (8002814 <HAL_TIM_Base_Start_IT+0xa0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d111      	bne.n	80027f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2b06      	cmp	r3, #6
 80027dc:	d010      	beq.n	8002800 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f042 0201 	orr.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027ee:	e007      	b.n	8002800 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40000400 	.word	0x40000400
 8002814:	40000800 	.word	0x40000800

08002818 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e041      	b.n	80028ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d106      	bne.n	8002844 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f004 fe4e 	bl	80074e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3304      	adds	r3, #4
 8002854:	4619      	mov	r1, r3
 8002856:	4610      	mov	r0, r2
 8002858:	f000 fb7e 	bl	8002f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d109      	bne.n	80028dc <HAL_TIM_PWM_Start+0x24>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	bf14      	ite	ne
 80028d4:	2301      	movne	r3, #1
 80028d6:	2300      	moveq	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	e022      	b.n	8002922 <HAL_TIM_PWM_Start+0x6a>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d109      	bne.n	80028f6 <HAL_TIM_PWM_Start+0x3e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	e015      	b.n	8002922 <HAL_TIM_PWM_Start+0x6a>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	2b08      	cmp	r3, #8
 80028fa:	d109      	bne.n	8002910 <HAL_TIM_PWM_Start+0x58>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b01      	cmp	r3, #1
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	e008      	b.n	8002922 <HAL_TIM_PWM_Start+0x6a>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	bf14      	ite	ne
 800291c:	2301      	movne	r3, #1
 800291e:	2300      	moveq	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e05e      	b.n	80029e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d104      	bne.n	800293a <HAL_TIM_PWM_Start+0x82>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002938:	e013      	b.n	8002962 <HAL_TIM_PWM_Start+0xaa>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2b04      	cmp	r3, #4
 800293e:	d104      	bne.n	800294a <HAL_TIM_PWM_Start+0x92>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2202      	movs	r2, #2
 8002944:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002948:	e00b      	b.n	8002962 <HAL_TIM_PWM_Start+0xaa>
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b08      	cmp	r3, #8
 800294e:	d104      	bne.n	800295a <HAL_TIM_PWM_Start+0xa2>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002958:	e003      	b.n	8002962 <HAL_TIM_PWM_Start+0xaa>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2202      	movs	r2, #2
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2201      	movs	r2, #1
 8002968:	6839      	ldr	r1, [r7, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f000 fd74 	bl	8003458 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a1e      	ldr	r2, [pc, #120]	; (80029f0 <HAL_TIM_PWM_Start+0x138>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d107      	bne.n	800298a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002988:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a18      	ldr	r2, [pc, #96]	; (80029f0 <HAL_TIM_PWM_Start+0x138>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d00e      	beq.n	80029b2 <HAL_TIM_PWM_Start+0xfa>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299c:	d009      	beq.n	80029b2 <HAL_TIM_PWM_Start+0xfa>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a14      	ldr	r2, [pc, #80]	; (80029f4 <HAL_TIM_PWM_Start+0x13c>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d004      	beq.n	80029b2 <HAL_TIM_PWM_Start+0xfa>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a12      	ldr	r2, [pc, #72]	; (80029f8 <HAL_TIM_PWM_Start+0x140>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d111      	bne.n	80029d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2b06      	cmp	r3, #6
 80029c2:	d010      	beq.n	80029e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0201 	orr.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d4:	e007      	b.n	80029e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f042 0201 	orr.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40012c00 	.word	0x40012c00
 80029f4:	40000400 	.word	0x40000400
 80029f8:	40000800 	.word	0x40000800

080029fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d122      	bne.n	8002a58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d11b      	bne.n	8002a58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f06f 0202 	mvn.w	r2, #2
 8002a28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fa6f 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002a44:	e005      	b.n	8002a52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 fa62 	bl	8002f10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 fa71 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d122      	bne.n	8002aac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d11b      	bne.n	8002aac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f06f 0204 	mvn.w	r2, #4
 8002a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2202      	movs	r2, #2
 8002a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fa45 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002a98:	e005      	b.n	8002aa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 fa38 	bl	8002f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 fa47 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b08      	cmp	r3, #8
 8002ab8:	d122      	bne.n	8002b00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f003 0308 	and.w	r3, r3, #8
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d11b      	bne.n	8002b00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0208 	mvn.w	r2, #8
 8002ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	f003 0303 	and.w	r3, r3, #3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 fa1b 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002aec:	e005      	b.n	8002afa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fa0e 	bl	8002f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 fa1d 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	f003 0310 	and.w	r3, r3, #16
 8002b0a:	2b10      	cmp	r3, #16
 8002b0c:	d122      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f003 0310 	and.w	r3, r3, #16
 8002b18:	2b10      	cmp	r3, #16
 8002b1a:	d11b      	bne.n	8002b54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f06f 0210 	mvn.w	r2, #16
 8002b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2208      	movs	r2, #8
 8002b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f9f1 	bl	8002f22 <HAL_TIM_IC_CaptureCallback>
 8002b40:	e005      	b.n	8002b4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f9e4 	bl	8002f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f9f3 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d10e      	bne.n	8002b80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d107      	bne.n	8002b80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f06f 0201 	mvn.w	r2, #1
 8002b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f004 fa50 	bl	8007020 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8a:	2b80      	cmp	r3, #128	; 0x80
 8002b8c:	d10e      	bne.n	8002bac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b98:	2b80      	cmp	r3, #128	; 0x80
 8002b9a:	d107      	bne.n	8002bac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fce1 	bl	800356e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb6:	2b40      	cmp	r3, #64	; 0x40
 8002bb8:	d10e      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc4:	2b40      	cmp	r3, #64	; 0x40
 8002bc6:	d107      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 f9b7 	bl	8002f46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d10e      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	f003 0320 	and.w	r3, r3, #32
 8002bf0:	2b20      	cmp	r3, #32
 8002bf2:	d107      	bne.n	8002c04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f06f 0220 	mvn.w	r2, #32
 8002bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fcac 	bl	800355c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e0ac      	b.n	8002d80 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b0c      	cmp	r3, #12
 8002c32:	f200 809f 	bhi.w	8002d74 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002c36:	a201      	add	r2, pc, #4	; (adr r2, 8002c3c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3c:	08002c71 	.word	0x08002c71
 8002c40:	08002d75 	.word	0x08002d75
 8002c44:	08002d75 	.word	0x08002d75
 8002c48:	08002d75 	.word	0x08002d75
 8002c4c:	08002cb1 	.word	0x08002cb1
 8002c50:	08002d75 	.word	0x08002d75
 8002c54:	08002d75 	.word	0x08002d75
 8002c58:	08002d75 	.word	0x08002d75
 8002c5c:	08002cf3 	.word	0x08002cf3
 8002c60:	08002d75 	.word	0x08002d75
 8002c64:	08002d75 	.word	0x08002d75
 8002c68:	08002d75 	.word	0x08002d75
 8002c6c:	08002d33 	.word	0x08002d33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 f9d0 	bl	800301c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0208 	orr.w	r2, r2, #8
 8002c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0204 	bic.w	r2, r2, #4
 8002c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6999      	ldr	r1, [r3, #24]
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	691a      	ldr	r2, [r3, #16]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	619a      	str	r2, [r3, #24]
      break;
 8002cae:	e062      	b.n	8002d76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68b9      	ldr	r1, [r7, #8]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 fa16 	bl	80030e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6999      	ldr	r1, [r3, #24]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	021a      	lsls	r2, r3, #8
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	619a      	str	r2, [r3, #24]
      break;
 8002cf0:	e041      	b.n	8002d76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68b9      	ldr	r1, [r7, #8]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 fa5f 	bl	80031bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	69da      	ldr	r2, [r3, #28]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f042 0208 	orr.w	r2, r2, #8
 8002d0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	69da      	ldr	r2, [r3, #28]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 0204 	bic.w	r2, r2, #4
 8002d1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	69d9      	ldr	r1, [r3, #28]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	691a      	ldr	r2, [r3, #16]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	61da      	str	r2, [r3, #28]
      break;
 8002d30:	e021      	b.n	8002d76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 faa9 	bl	8003290 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69da      	ldr	r2, [r3, #28]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69da      	ldr	r2, [r3, #28]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69d9      	ldr	r1, [r3, #28]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	021a      	lsls	r2, r3, #8
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	61da      	str	r2, [r3, #28]
      break;
 8002d72:	e000      	b.n	8002d76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002d74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_TIM_ConfigClockSource+0x18>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e0b3      	b.n	8002f08 <HAL_TIM_ConfigClockSource+0x180>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002dbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dc6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dd8:	d03e      	beq.n	8002e58 <HAL_TIM_ConfigClockSource+0xd0>
 8002dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dde:	f200 8087 	bhi.w	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002de6:	f000 8085 	beq.w	8002ef4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dee:	d87f      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002df0:	2b70      	cmp	r3, #112	; 0x70
 8002df2:	d01a      	beq.n	8002e2a <HAL_TIM_ConfigClockSource+0xa2>
 8002df4:	2b70      	cmp	r3, #112	; 0x70
 8002df6:	d87b      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002df8:	2b60      	cmp	r3, #96	; 0x60
 8002dfa:	d050      	beq.n	8002e9e <HAL_TIM_ConfigClockSource+0x116>
 8002dfc:	2b60      	cmp	r3, #96	; 0x60
 8002dfe:	d877      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002e00:	2b50      	cmp	r3, #80	; 0x50
 8002e02:	d03c      	beq.n	8002e7e <HAL_TIM_ConfigClockSource+0xf6>
 8002e04:	2b50      	cmp	r3, #80	; 0x50
 8002e06:	d873      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002e08:	2b40      	cmp	r3, #64	; 0x40
 8002e0a:	d058      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0x136>
 8002e0c:	2b40      	cmp	r3, #64	; 0x40
 8002e0e:	d86f      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002e10:	2b30      	cmp	r3, #48	; 0x30
 8002e12:	d064      	beq.n	8002ede <HAL_TIM_ConfigClockSource+0x156>
 8002e14:	2b30      	cmp	r3, #48	; 0x30
 8002e16:	d86b      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	d060      	beq.n	8002ede <HAL_TIM_ConfigClockSource+0x156>
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	d867      	bhi.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d05c      	beq.n	8002ede <HAL_TIM_ConfigClockSource+0x156>
 8002e24:	2b10      	cmp	r3, #16
 8002e26:	d05a      	beq.n	8002ede <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002e28:	e062      	b.n	8002ef0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	6899      	ldr	r1, [r3, #8]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f000 faee 	bl	800341a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e4c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	609a      	str	r2, [r3, #8]
      break;
 8002e56:	e04e      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	6899      	ldr	r1, [r3, #8]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f000 fad7 	bl	800341a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e7a:	609a      	str	r2, [r3, #8]
      break;
 8002e7c:	e03b      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6818      	ldr	r0, [r3, #0]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	6859      	ldr	r1, [r3, #4]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	f000 fa4e 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2150      	movs	r1, #80	; 0x50
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 faa5 	bl	80033e6 <TIM_ITRx_SetConfig>
      break;
 8002e9c:	e02b      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6859      	ldr	r1, [r3, #4]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	f000 fa6c 	bl	8003388 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2160      	movs	r1, #96	; 0x60
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 fa95 	bl	80033e6 <TIM_ITRx_SetConfig>
      break;
 8002ebc:	e01b      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6818      	ldr	r0, [r3, #0]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	6859      	ldr	r1, [r3, #4]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	f000 fa2e 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2140      	movs	r1, #64	; 0x40
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fa85 	bl	80033e6 <TIM_ITRx_SetConfig>
      break;
 8002edc:	e00b      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4610      	mov	r0, r2
 8002eea:	f000 fa7c 	bl	80033e6 <TIM_ITRx_SetConfig>
        break;
 8002eee:	e002      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ef0:	bf00      	nop
 8002ef2:	e000      	b.n	8002ef6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ef4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr

08002f22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr

08002f34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr

08002f46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a29      	ldr	r2, [pc, #164]	; (8003010 <TIM_Base_SetConfig+0xb8>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d00b      	beq.n	8002f88 <TIM_Base_SetConfig+0x30>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f76:	d007      	beq.n	8002f88 <TIM_Base_SetConfig+0x30>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a26      	ldr	r2, [pc, #152]	; (8003014 <TIM_Base_SetConfig+0xbc>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d003      	beq.n	8002f88 <TIM_Base_SetConfig+0x30>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a25      	ldr	r2, [pc, #148]	; (8003018 <TIM_Base_SetConfig+0xc0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d108      	bne.n	8002f9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a1c      	ldr	r2, [pc, #112]	; (8003010 <TIM_Base_SetConfig+0xb8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00b      	beq.n	8002fba <TIM_Base_SetConfig+0x62>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa8:	d007      	beq.n	8002fba <TIM_Base_SetConfig+0x62>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a19      	ldr	r2, [pc, #100]	; (8003014 <TIM_Base_SetConfig+0xbc>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d003      	beq.n	8002fba <TIM_Base_SetConfig+0x62>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a18      	ldr	r2, [pc, #96]	; (8003018 <TIM_Base_SetConfig+0xc0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d108      	bne.n	8002fcc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a07      	ldr	r2, [pc, #28]	; (8003010 <TIM_Base_SetConfig+0xb8>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d103      	bne.n	8003000 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	615a      	str	r2, [r3, #20]
}
 8003006:	bf00      	nop
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	bc80      	pop	{r7}
 800300e:	4770      	bx	lr
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40000400 	.word	0x40000400
 8003018:	40000800 	.word	0x40000800

0800301c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800301c:	b480      	push	{r7}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	f023 0201 	bic.w	r2, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800304a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f023 0302 	bic.w	r3, r3, #2
 8003064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <TIM_OC1_SetConfig+0xc8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d10c      	bne.n	8003092 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0308 	bic.w	r3, r3, #8
 800307e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f023 0304 	bic.w	r3, r3, #4
 8003090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a13      	ldr	r2, [pc, #76]	; (80030e4 <TIM_OC1_SetConfig+0xc8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d111      	bne.n	80030be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	621a      	str	r2, [r3, #32]
}
 80030d8:	bf00      	nop
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	40012c00 	.word	0x40012c00

080030e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b087      	sub	sp, #28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	f023 0210 	bic.w	r2, r3, #16
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800311e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	021b      	lsls	r3, r3, #8
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	4313      	orrs	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f023 0320 	bic.w	r3, r3, #32
 8003132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a1d      	ldr	r2, [pc, #116]	; (80031b8 <TIM_OC2_SetConfig+0xd0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d10d      	bne.n	8003164 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800314e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	4313      	orrs	r3, r2
 800315a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003162:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a14      	ldr	r2, [pc, #80]	; (80031b8 <TIM_OC2_SetConfig+0xd0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d113      	bne.n	8003194 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003172:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800317a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	621a      	str	r2, [r3, #32]
}
 80031ae:	bf00      	nop
 80031b0:	371c      	adds	r7, #28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr
 80031b8:	40012c00 	.word	0x40012c00

080031bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f023 0303 	bic.w	r3, r3, #3
 80031f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	021b      	lsls	r3, r3, #8
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	4313      	orrs	r3, r2
 8003210:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a1d      	ldr	r2, [pc, #116]	; (800328c <TIM_OC3_SetConfig+0xd0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d10d      	bne.n	8003236 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003220:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	4313      	orrs	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003234:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a14      	ldr	r2, [pc, #80]	; (800328c <TIM_OC3_SetConfig+0xd0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d113      	bne.n	8003266 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800324c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	011b      	lsls	r3, r3, #4
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	697a      	ldr	r2, [r7, #20]
 800327e:	621a      	str	r2, [r3, #32]
}
 8003280:	bf00      	nop
 8003282:	371c      	adds	r7, #28
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40012c00 	.word	0x40012c00

08003290 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003290:	b480      	push	{r7}
 8003292:	b087      	sub	sp, #28
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	031b      	lsls	r3, r3, #12
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a0f      	ldr	r2, [pc, #60]	; (8003328 <TIM_OC4_SetConfig+0x98>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d109      	bne.n	8003304 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	695b      	ldr	r3, [r3, #20]
 80032fc:	019b      	lsls	r3, r3, #6
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	4313      	orrs	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	621a      	str	r2, [r3, #32]
}
 800331e:	bf00      	nop
 8003320:	371c      	adds	r7, #28
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr
 8003328:	40012c00 	.word	0x40012c00

0800332c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	f023 0201 	bic.w	r2, r3, #1
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	4313      	orrs	r3, r2
 8003360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f023 030a 	bic.w	r3, r3, #10
 8003368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	4313      	orrs	r3, r2
 8003370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	621a      	str	r2, [r3, #32]
}
 800337e:	bf00      	nop
 8003380:	371c      	adds	r7, #28
 8003382:	46bd      	mov	sp, r7
 8003384:	bc80      	pop	{r7}
 8003386:	4770      	bx	lr

08003388 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f023 0210 	bic.w	r2, r3, #16
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	031b      	lsls	r3, r3, #12
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	621a      	str	r2, [r3, #32]
}
 80033dc:	bf00      	nop
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr

080033e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	f043 0307 	orr.w	r3, r3, #7
 8003408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	609a      	str	r2, [r3, #8]
}
 8003410:	bf00      	nop
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800341a:	b480      	push	{r7}
 800341c:	b087      	sub	sp, #28
 800341e:	af00      	add	r7, sp, #0
 8003420:	60f8      	str	r0, [r7, #12]
 8003422:	60b9      	str	r1, [r7, #8]
 8003424:	607a      	str	r2, [r7, #4]
 8003426:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003434:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	021a      	lsls	r2, r3, #8
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	431a      	orrs	r2, r3
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	4313      	orrs	r3, r2
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	609a      	str	r2, [r3, #8]
}
 800344e:	bf00      	nop
 8003450:	371c      	adds	r7, #28
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr

08003458 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 031f 	and.w	r3, r3, #31
 800346a:	2201      	movs	r2, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a1a      	ldr	r2, [r3, #32]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	43db      	mvns	r3, r3
 800347a:	401a      	ands	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f003 031f 	and.w	r3, r3, #31
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	431a      	orrs	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	621a      	str	r2, [r3, #32]
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr

080034a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034b4:	2302      	movs	r3, #2
 80034b6:	e046      	b.n	8003546 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a16      	ldr	r2, [pc, #88]	; (8003550 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00e      	beq.n	800351a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003504:	d009      	beq.n	800351a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a12      	ldr	r2, [pc, #72]	; (8003554 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d004      	beq.n	800351a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a10      	ldr	r2, [pc, #64]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d10c      	bne.n	8003534 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	68ba      	ldr	r2, [r7, #8]
 8003528:	4313      	orrs	r3, r2
 800352a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	40012c00 	.word	0x40012c00
 8003554:	40000400 	.word	0x40000400
 8003558:	40000800 	.word	0x40000800

0800355c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	bc80      	pop	{r7}
 800356c:	4770      	bx	lr

0800356e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e03f      	b.n	8003612 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d106      	bne.n	80035ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f004 f868 	bl	800767c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2224      	movs	r2, #36	; 0x24
 80035b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f905 	bl	80037d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b08a      	sub	sp, #40	; 0x28
 800361e:	af02      	add	r7, sp, #8
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	603b      	str	r3, [r7, #0]
 8003626:	4613      	mov	r3, r2
 8003628:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b20      	cmp	r3, #32
 8003638:	d17c      	bne.n	8003734 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <HAL_UART_Transmit+0x2c>
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e075      	b.n	8003736 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_UART_Transmit+0x3e>
 8003654:	2302      	movs	r3, #2
 8003656:	e06e      	b.n	8003736 <HAL_UART_Transmit+0x11c>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2221      	movs	r2, #33	; 0x21
 800366a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800366e:	f7fd f843 	bl	80006f8 <HAL_GetTick>
 8003672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	88fa      	ldrh	r2, [r7, #6]
 8003678:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	88fa      	ldrh	r2, [r7, #6]
 800367e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003688:	d108      	bne.n	800369c <HAL_UART_Transmit+0x82>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d104      	bne.n	800369c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	61bb      	str	r3, [r7, #24]
 800369a:	e003      	b.n	80036a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80036ac:	e02a      	b.n	8003704 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	2200      	movs	r2, #0
 80036b6:	2180      	movs	r1, #128	; 0x80
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 f840 	bl	800373e <UART_WaitOnFlagUntilTimeout>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e036      	b.n	8003736 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10b      	bne.n	80036e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	3302      	adds	r3, #2
 80036e2:	61bb      	str	r3, [r7, #24]
 80036e4:	e007      	b.n	80036f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	3301      	adds	r3, #1
 80036f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1cf      	bne.n	80036ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2200      	movs	r2, #0
 8003716:	2140      	movs	r1, #64	; 0x40
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f810 	bl	800373e <UART_WaitOnFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e006      	b.n	8003736 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003730:	2300      	movs	r3, #0
 8003732:	e000      	b.n	8003736 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003734:	2302      	movs	r3, #2
  }
}
 8003736:	4618      	mov	r0, r3
 8003738:	3720      	adds	r7, #32
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	603b      	str	r3, [r7, #0]
 800374a:	4613      	mov	r3, r2
 800374c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800374e:	e02c      	b.n	80037aa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d028      	beq.n	80037aa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <UART_WaitOnFlagUntilTimeout+0x30>
 800375e:	f7fc ffcb 	bl	80006f8 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	429a      	cmp	r2, r3
 800376c:	d21d      	bcs.n	80037aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68da      	ldr	r2, [r3, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800377c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695a      	ldr	r2, [r3, #20]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 0201 	bic.w	r2, r2, #1
 800378c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e00f      	b.n	80037ca <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4013      	ands	r3, r2
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	bf0c      	ite	eq
 80037ba:	2301      	moveq	r3, #1
 80037bc:	2300      	movne	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	461a      	mov	r2, r3
 80037c2:	79fb      	ldrb	r3, [r7, #7]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d0c3      	beq.n	8003750 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800380e:	f023 030c 	bic.w	r3, r3, #12
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	68b9      	ldr	r1, [r7, #8]
 8003818:	430b      	orrs	r3, r1
 800381a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a2c      	ldr	r2, [pc, #176]	; (80038e8 <UART_SetConfig+0x114>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d103      	bne.n	8003844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800383c:	f7fe fcea 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	e002      	b.n	800384a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003844:	f7fe fcd2 	bl	80021ec <HAL_RCC_GetPCLK1Freq>
 8003848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	009a      	lsls	r2, r3, #2
 8003854:	441a      	add	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	4a22      	ldr	r2, [pc, #136]	; (80038ec <UART_SetConfig+0x118>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	0119      	lsls	r1, r3, #4
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	009a      	lsls	r2, r3, #2
 8003874:	441a      	add	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003880:	4b1a      	ldr	r3, [pc, #104]	; (80038ec <UART_SetConfig+0x118>)
 8003882:	fba3 0302 	umull	r0, r3, r3, r2
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	2064      	movs	r0, #100	; 0x64
 800388a:	fb00 f303 	mul.w	r3, r0, r3
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	011b      	lsls	r3, r3, #4
 8003892:	3332      	adds	r3, #50	; 0x32
 8003894:	4a15      	ldr	r2, [pc, #84]	; (80038ec <UART_SetConfig+0x118>)
 8003896:	fba2 2303 	umull	r2, r3, r2, r3
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038a0:	4419      	add	r1, r3
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	009a      	lsls	r2, r3, #2
 80038ac:	441a      	add	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038b8:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <UART_SetConfig+0x118>)
 80038ba:	fba3 0302 	umull	r0, r3, r3, r2
 80038be:	095b      	lsrs	r3, r3, #5
 80038c0:	2064      	movs	r0, #100	; 0x64
 80038c2:	fb00 f303 	mul.w	r3, r0, r3
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	3332      	adds	r3, #50	; 0x32
 80038cc:	4a07      	ldr	r2, [pc, #28]	; (80038ec <UART_SetConfig+0x118>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	f003 020f 	and.w	r2, r3, #15
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	440a      	add	r2, r1
 80038de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038e0:	bf00      	nop
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40013800 	.word	0x40013800
 80038ec:	51eb851f 	.word	0x51eb851f

080038f0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038f6:	f3ef 8305 	mrs	r3, IPSR
 80038fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80038fc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10f      	bne.n	8003922 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003902:	f3ef 8310 	mrs	r3, PRIMASK
 8003906:	607b      	str	r3, [r7, #4]
  return(result);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <osKernelInitialize+0x32>
 800390e:	4b10      	ldr	r3, [pc, #64]	; (8003950 <osKernelInitialize+0x60>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b02      	cmp	r3, #2
 8003914:	d109      	bne.n	800392a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003916:	f3ef 8311 	mrs	r3, BASEPRI
 800391a:	603b      	str	r3, [r7, #0]
  return(result);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003922:	f06f 0305 	mvn.w	r3, #5
 8003926:	60fb      	str	r3, [r7, #12]
 8003928:	e00c      	b.n	8003944 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800392a:	4b09      	ldr	r3, [pc, #36]	; (8003950 <osKernelInitialize+0x60>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d105      	bne.n	800393e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003932:	4b07      	ldr	r3, [pc, #28]	; (8003950 <osKernelInitialize+0x60>)
 8003934:	2201      	movs	r2, #1
 8003936:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	e002      	b.n	8003944 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800393e:	f04f 33ff 	mov.w	r3, #4294967295
 8003942:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003944:	68fb      	ldr	r3, [r7, #12]
}
 8003946:	4618      	mov	r0, r3
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr
 8003950:	20000090 	.word	0x20000090

08003954 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800395a:	f3ef 8305 	mrs	r3, IPSR
 800395e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003960:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10f      	bne.n	8003986 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003966:	f3ef 8310 	mrs	r3, PRIMASK
 800396a:	607b      	str	r3, [r7, #4]
  return(result);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d109      	bne.n	8003986 <osKernelStart+0x32>
 8003972:	4b11      	ldr	r3, [pc, #68]	; (80039b8 <osKernelStart+0x64>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d109      	bne.n	800398e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800397a:	f3ef 8311 	mrs	r3, BASEPRI
 800397e:	603b      	str	r3, [r7, #0]
  return(result);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <osKernelStart+0x3a>
    stat = osErrorISR;
 8003986:	f06f 0305 	mvn.w	r3, #5
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	e00e      	b.n	80039ac <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <osKernelStart+0x64>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d107      	bne.n	80039a6 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003996:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <osKernelStart+0x64>)
 8003998:	2202      	movs	r2, #2
 800399a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800399c:	f001 f982 	bl	8004ca4 <vTaskStartScheduler>
      stat = osOK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	e002      	b.n	80039ac <osKernelStart+0x58>
    } else {
      stat = osError;
 80039a6:	f04f 33ff 	mov.w	r3, #4294967295
 80039aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80039ac:	68fb      	ldr	r3, [r7, #12]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20000090 	.word	0x20000090

080039bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b092      	sub	sp, #72	; 0x48
 80039c0:	af04      	add	r7, sp, #16
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039cc:	f3ef 8305 	mrs	r3, IPSR
 80039d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f040 8094 	bne.w	8003b02 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039da:	f3ef 8310 	mrs	r3, PRIMASK
 80039de:	623b      	str	r3, [r7, #32]
  return(result);
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f040 808d 	bne.w	8003b02 <osThreadNew+0x146>
 80039e8:	4b48      	ldr	r3, [pc, #288]	; (8003b0c <osThreadNew+0x150>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d106      	bne.n	80039fe <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80039f0:	f3ef 8311 	mrs	r3, BASEPRI
 80039f4:	61fb      	str	r3, [r7, #28]
  return(result);
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f040 8082 	bne.w	8003b02 <osThreadNew+0x146>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d07e      	beq.n	8003b02 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003a04:	2380      	movs	r3, #128	; 0x80
 8003a06:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003a08:	2318      	movs	r3, #24
 8003a0a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003a10:	f107 031b 	add.w	r3, r7, #27
 8003a14:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003a16:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d045      	beq.n	8003aae <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d002      	beq.n	8003a30 <osThreadNew+0x74>
        name = attr->name;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	699b      	ldr	r3, [r3, #24]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <osThreadNew+0x9a>
 8003a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a46:	2b38      	cmp	r3, #56	; 0x38
 8003a48:	d805      	bhi.n	8003a56 <osThreadNew+0x9a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <osThreadNew+0x9e>
        return (NULL);
 8003a56:	2300      	movs	r3, #0
 8003a58:	e054      	b.n	8003b04 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	089b      	lsrs	r3, r3, #2
 8003a68:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00e      	beq.n	8003a90 <osThreadNew+0xd4>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2b5f      	cmp	r3, #95	; 0x5f
 8003a78:	d90a      	bls.n	8003a90 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d006      	beq.n	8003a90 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <osThreadNew+0xd4>
        mem = 1;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a8e:	e010      	b.n	8003ab2 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10c      	bne.n	8003ab2 <osThreadNew+0xf6>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d108      	bne.n	8003ab2 <osThreadNew+0xf6>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d104      	bne.n	8003ab2 <osThreadNew+0xf6>
          mem = 0;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003aac:	e001      	b.n	8003ab2 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d110      	bne.n	8003ada <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ac0:	9202      	str	r2, [sp, #8]
 8003ac2:	9301      	str	r3, [sp, #4]
 8003ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003acc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 ff18 	bl	8004904 <xTaskCreateStatic>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	e013      	b.n	8003b02 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d110      	bne.n	8003b02 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	f107 0314 	add.w	r3, r7, #20
 8003ae8:	9301      	str	r3, [sp, #4]
 8003aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aec:	9300      	str	r3, [sp, #0]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003af2:	68f8      	ldr	r0, [r7, #12]
 8003af4:	f000 ff62 	bl	80049bc <xTaskCreate>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d001      	beq.n	8003b02 <osThreadNew+0x146>
          hTask = NULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003b02:	697b      	ldr	r3, [r7, #20]
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3738      	adds	r7, #56	; 0x38
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	20000090 	.word	0x20000090

08003b10 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b18:	f3ef 8305 	mrs	r3, IPSR
 8003b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8003b1e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10f      	bne.n	8003b44 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b24:	f3ef 8310 	mrs	r3, PRIMASK
 8003b28:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d109      	bne.n	8003b44 <osDelay+0x34>
 8003b30:	4b0d      	ldr	r3, [pc, #52]	; (8003b68 <osDelay+0x58>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d109      	bne.n	8003b4c <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003b38:	f3ef 8311 	mrs	r3, BASEPRI
 8003b3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <osDelay+0x3c>
    stat = osErrorISR;
 8003b44:	f06f 0305 	mvn.w	r3, #5
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	e007      	b.n	8003b5c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <osDelay+0x4c>
      vTaskDelay(ticks);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f001 f870 	bl	8004c3c <vTaskDelay>
    }
  }

  return (stat);
 8003b5c:	697b      	ldr	r3, [r7, #20]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000090 	.word	0x20000090

08003b6c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08c      	sub	sp, #48	; 0x30
 8003b70:	af02      	add	r7, sp, #8
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b7c:	f3ef 8305 	mrs	r3, IPSR
 8003b80:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b82:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d16f      	bne.n	8003c68 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b88:	f3ef 8310 	mrs	r3, PRIMASK
 8003b8c:	617b      	str	r3, [r7, #20]
  return(result);
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d169      	bne.n	8003c68 <osMessageQueueNew+0xfc>
 8003b94:	4b37      	ldr	r3, [pc, #220]	; (8003c74 <osMessageQueueNew+0x108>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d105      	bne.n	8003ba8 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003b9c:	f3ef 8311 	mrs	r3, BASEPRI
 8003ba0:	613b      	str	r3, [r7, #16]
  return(result);
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d15f      	bne.n	8003c68 <osMessageQueueNew+0xfc>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d05c      	beq.n	8003c68 <osMessageQueueNew+0xfc>
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d059      	beq.n	8003c68 <osMessageQueueNew+0xfc>
    mem = -1;
 8003bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d029      	beq.n	8003c14 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d012      	beq.n	8003bee <osMessageQueueNew+0x82>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	2b4f      	cmp	r3, #79	; 0x4f
 8003bce:	d90e      	bls.n	8003bee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00a      	beq.n	8003bee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	695a      	ldr	r2, [r3, #20]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	68b9      	ldr	r1, [r7, #8]
 8003be0:	fb01 f303 	mul.w	r3, r1, r3
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d302      	bcc.n	8003bee <osMessageQueueNew+0x82>
        mem = 1;
 8003be8:	2301      	movs	r3, #1
 8003bea:	623b      	str	r3, [r7, #32]
 8003bec:	e014      	b.n	8003c18 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d110      	bne.n	8003c18 <osMessageQueueNew+0xac>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10c      	bne.n	8003c18 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d108      	bne.n	8003c18 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d104      	bne.n	8003c18 <osMessageQueueNew+0xac>
          mem = 0;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	623b      	str	r3, [r7, #32]
 8003c12:	e001      	b.n	8003c18 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d10b      	bne.n	8003c36 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691a      	ldr	r2, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2100      	movs	r1, #0
 8003c28:	9100      	str	r1, [sp, #0]
 8003c2a:	68b9      	ldr	r1, [r7, #8]
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 f96d 	bl	8003f0c <xQueueGenericCreateStatic>
 8003c32:	6278      	str	r0, [r7, #36]	; 0x24
 8003c34:	e008      	b.n	8003c48 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8003c36:	6a3b      	ldr	r3, [r7, #32]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d105      	bne.n	8003c48 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f9da 	bl	8003ffa <xQueueGenericCreate>
 8003c46:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00c      	beq.n	8003c68 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <osMessageQueueNew+0xf0>
        name = attr->name;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	61fb      	str	r3, [r7, #28]
 8003c5a:	e001      	b.n	8003c60 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8003c60:	69f9      	ldr	r1, [r7, #28]
 8003c62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c64:	f000 fdf2 	bl	800484c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3728      	adds	r7, #40	; 0x28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	20000090 	.word	0x20000090

08003c78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a06      	ldr	r2, [pc, #24]	; (8003ca0 <vApplicationGetIdleTaskMemory+0x28>)
 8003c88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	4a05      	ldr	r2, [pc, #20]	; (8003ca4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003c8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2280      	movs	r2, #128	; 0x80
 8003c94:	601a      	str	r2, [r3, #0]
}
 8003c96:	bf00      	nop
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bc80      	pop	{r7}
 8003c9e:	4770      	bx	lr
 8003ca0:	20000094 	.word	0x20000094
 8003ca4:	200000f4 	.word	0x200000f4

08003ca8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4a07      	ldr	r2, [pc, #28]	; (8003cd4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003cb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	4a06      	ldr	r2, [pc, #24]	; (8003cd8 <vApplicationGetTimerTaskMemory+0x30>)
 8003cbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cc6:	601a      	str	r2, [r3, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	200002f4 	.word	0x200002f4
 8003cd8:	20000354 	.word	0x20000354

08003cdc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f103 0208 	add.w	r2, r3, #8
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f103 0208 	add.w	r2, r3, #8
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f103 0208 	add.w	r2, r3, #8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bc80      	pop	{r7}
 8003d30:	4770      	bx	lr

08003d32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d32:	b480      	push	{r7}
 8003d34:	b085      	sub	sp, #20
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	601a      	str	r2, [r3, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bc80      	pop	{r7}
 8003d76:	4770      	bx	lr

08003d78 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d8e:	d103      	bne.n	8003d98 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	e00c      	b.n	8003db2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3308      	adds	r3, #8
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	e002      	b.n	8003da6 <vListInsert+0x2e>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d2f6      	bcs.n	8003da0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	1c5a      	adds	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	601a      	str	r2, [r3, #0]
}
 8003dde:	bf00      	nop
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr

08003de8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6892      	ldr	r2, [r2, #8]
 8003dfe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6852      	ldr	r2, [r2, #4]
 8003e08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d103      	bne.n	8003e1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	1e5a      	subs	r2, r3, #1
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3714      	adds	r7, #20
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
	...

08003e3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10a      	bne.n	8003e66 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e62:	bf00      	nop
 8003e64:	e7fe      	b.n	8003e64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003e66:	f002 f869 	bl	8005f3c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e72:	68f9      	ldr	r1, [r7, #12]
 8003e74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003e76:	fb01 f303 	mul.w	r3, r1, r3
 8003e7a:	441a      	add	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e96:	3b01      	subs	r3, #1
 8003e98:	68f9      	ldr	r1, [r7, #12]
 8003e9a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003e9c:	fb01 f303 	mul.w	r3, r1, r3
 8003ea0:	441a      	add	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	22ff      	movs	r2, #255	; 0xff
 8003eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	22ff      	movs	r2, #255	; 0xff
 8003eb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d114      	bne.n	8003ee6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d01a      	beq.n	8003efa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	3310      	adds	r3, #16
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f001 f993 	bl	80051f4 <xTaskRemoveFromEventList>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d012      	beq.n	8003efa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ed4:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <xQueueGenericReset+0xcc>)
 8003ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	f3bf 8f6f 	isb	sy
 8003ee4:	e009      	b.n	8003efa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	3310      	adds	r3, #16
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff fef6 	bl	8003cdc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	3324      	adds	r3, #36	; 0x24
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fef1 	bl	8003cdc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003efa:	f002 f84f 	bl	8005f9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003efe:	2301      	movs	r3, #1
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	e000ed04 	.word	0xe000ed04

08003f0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08e      	sub	sp, #56	; 0x38
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10a      	bne.n	8003f36 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f32:	bf00      	nop
 8003f34:	e7fe      	b.n	8003f34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10a      	bne.n	8003f52 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f40:	f383 8811 	msr	BASEPRI, r3
 8003f44:	f3bf 8f6f 	isb	sy
 8003f48:	f3bf 8f4f 	dsb	sy
 8003f4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003f4e:	bf00      	nop
 8003f50:	e7fe      	b.n	8003f50 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <xQueueGenericCreateStatic+0x52>
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <xQueueGenericCreateStatic+0x56>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <xQueueGenericCreateStatic+0x58>
 8003f62:	2300      	movs	r3, #0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	623b      	str	r3, [r7, #32]
}
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d102      	bne.n	8003f8a <xQueueGenericCreateStatic+0x7e>
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <xQueueGenericCreateStatic+0x82>
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <xQueueGenericCreateStatic+0x84>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10a      	bne.n	8003faa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f98:	f383 8811 	msr	BASEPRI, r3
 8003f9c:	f3bf 8f6f 	isb	sy
 8003fa0:	f3bf 8f4f 	dsb	sy
 8003fa4:	61fb      	str	r3, [r7, #28]
}
 8003fa6:	bf00      	nop
 8003fa8:	e7fe      	b.n	8003fa8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003faa:	2350      	movs	r3, #80	; 0x50
 8003fac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2b50      	cmp	r3, #80	; 0x50
 8003fb2:	d00a      	beq.n	8003fca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	61bb      	str	r3, [r7, #24]
}
 8003fc6:	bf00      	nop
 8003fc8:	e7fe      	b.n	8003fc8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00d      	beq.n	8003ff0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fdc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 f843 	bl	8004076 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3730      	adds	r7, #48	; 0x30
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b08a      	sub	sp, #40	; 0x28
 8003ffe:	af02      	add	r7, sp, #8
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	4613      	mov	r3, r2
 8004006:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10a      	bne.n	8004024 <xQueueGenericCreate+0x2a>
	__asm volatile
 800400e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004012:	f383 8811 	msr	BASEPRI, r3
 8004016:	f3bf 8f6f 	isb	sy
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	613b      	str	r3, [r7, #16]
}
 8004020:	bf00      	nop
 8004022:	e7fe      	b.n	8004022 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d102      	bne.n	8004030 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
 800402e:	e004      	b.n	800403a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	fb02 f303 	mul.w	r3, r2, r3
 8004038:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	3350      	adds	r3, #80	; 0x50
 800403e:	4618      	mov	r0, r3
 8004040:	f002 f87c 	bl	800613c <pvPortMalloc>
 8004044:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00f      	beq.n	800406c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	3350      	adds	r3, #80	; 0x50
 8004050:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800405a:	79fa      	ldrb	r2, [r7, #7]
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	9300      	str	r3, [sp, #0]
 8004060:	4613      	mov	r3, r2
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	68b9      	ldr	r1, [r7, #8]
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f805 	bl	8004076 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800406c:	69bb      	ldr	r3, [r7, #24]
	}
 800406e:	4618      	mov	r0, r3
 8004070:	3720      	adds	r7, #32
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b084      	sub	sp, #16
 800407a:	af00      	add	r7, sp, #0
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	607a      	str	r2, [r7, #4]
 8004082:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d103      	bne.n	8004092 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	e002      	b.n	8004098 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040a4:	2101      	movs	r1, #1
 80040a6:	69b8      	ldr	r0, [r7, #24]
 80040a8:	f7ff fec8 	bl	8003e3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80040b4:	bf00      	nop
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08e      	sub	sp, #56	; 0x38
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
 80040c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80040ca:	2300      	movs	r3, #0
 80040cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80040d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10a      	bne.n	80040ee <xQueueGenericSend+0x32>
	__asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80040ea:	bf00      	nop
 80040ec:	e7fe      	b.n	80040ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d103      	bne.n	80040fc <xQueueGenericSend+0x40>
 80040f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <xQueueGenericSend+0x44>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e000      	b.n	8004102 <xQueueGenericSend+0x46>
 8004100:	2300      	movs	r3, #0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10a      	bne.n	800411c <xQueueGenericSend+0x60>
	__asm volatile
 8004106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410a:	f383 8811 	msr	BASEPRI, r3
 800410e:	f3bf 8f6f 	isb	sy
 8004112:	f3bf 8f4f 	dsb	sy
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004118:	bf00      	nop
 800411a:	e7fe      	b.n	800411a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d103      	bne.n	800412a <xQueueGenericSend+0x6e>
 8004122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <xQueueGenericSend+0x72>
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <xQueueGenericSend+0x74>
 800412e:	2300      	movs	r3, #0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d10a      	bne.n	800414a <xQueueGenericSend+0x8e>
	__asm volatile
 8004134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	623b      	str	r3, [r7, #32]
}
 8004146:	bf00      	nop
 8004148:	e7fe      	b.n	8004148 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800414a:	f001 fa15 	bl	8005578 <xTaskGetSchedulerState>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d102      	bne.n	800415a <xQueueGenericSend+0x9e>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <xQueueGenericSend+0xa2>
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <xQueueGenericSend+0xa4>
 800415e:	2300      	movs	r3, #0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10a      	bne.n	800417a <xQueueGenericSend+0xbe>
	__asm volatile
 8004164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004168:	f383 8811 	msr	BASEPRI, r3
 800416c:	f3bf 8f6f 	isb	sy
 8004170:	f3bf 8f4f 	dsb	sy
 8004174:	61fb      	str	r3, [r7, #28]
}
 8004176:	bf00      	nop
 8004178:	e7fe      	b.n	8004178 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800417a:	f001 fedf 	bl	8005f3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800417e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004186:	429a      	cmp	r2, r3
 8004188:	d302      	bcc.n	8004190 <xQueueGenericSend+0xd4>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b02      	cmp	r3, #2
 800418e:	d129      	bne.n	80041e4 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	68b9      	ldr	r1, [r7, #8]
 8004194:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004196:	f000 fa48 	bl	800462a <prvCopyDataToQueue>
 800419a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800419c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d010      	beq.n	80041c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a6:	3324      	adds	r3, #36	; 0x24
 80041a8:	4618      	mov	r0, r3
 80041aa:	f001 f823 	bl	80051f4 <xTaskRemoveFromEventList>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d013      	beq.n	80041dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80041b4:	4b3f      	ldr	r3, [pc, #252]	; (80042b4 <xQueueGenericSend+0x1f8>)
 80041b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	e00a      	b.n	80041dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d007      	beq.n	80041dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80041cc:	4b39      	ldr	r3, [pc, #228]	; (80042b4 <xQueueGenericSend+0x1f8>)
 80041ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	f3bf 8f4f 	dsb	sy
 80041d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80041dc:	f001 fede 	bl	8005f9c <vPortExitCritical>
				return pdPASS;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e063      	b.n	80042ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d103      	bne.n	80041f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80041ea:	f001 fed7 	bl	8005f9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	e05c      	b.n	80042ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d106      	bne.n	8004206 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80041f8:	f107 0314 	add.w	r3, r7, #20
 80041fc:	4618      	mov	r0, r3
 80041fe:	f001 f85d 	bl	80052bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004202:	2301      	movs	r3, #1
 8004204:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004206:	f001 fec9 	bl	8005f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800420a:	f000 fdb3 	bl	8004d74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800420e:	f001 fe95 	bl	8005f3c <vPortEnterCritical>
 8004212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004214:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004218:	b25b      	sxtb	r3, r3
 800421a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421e:	d103      	bne.n	8004228 <xQueueGenericSend+0x16c>
 8004220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800422e:	b25b      	sxtb	r3, r3
 8004230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004234:	d103      	bne.n	800423e <xQueueGenericSend+0x182>
 8004236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800423e:	f001 fead 	bl	8005f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004242:	1d3a      	adds	r2, r7, #4
 8004244:	f107 0314 	add.w	r3, r7, #20
 8004248:	4611      	mov	r1, r2
 800424a:	4618      	mov	r0, r3
 800424c:	f001 f84c 	bl	80052e8 <xTaskCheckForTimeOut>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d124      	bne.n	80042a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004256:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004258:	f000 fadf 	bl	800481a <prvIsQueueFull>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d018      	beq.n	8004294 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004264:	3310      	adds	r3, #16
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	4611      	mov	r1, r2
 800426a:	4618      	mov	r0, r3
 800426c:	f000 ff72 	bl	8005154 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004272:	f000 fa6a 	bl	800474a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004276:	f000 fd8b 	bl	8004d90 <xTaskResumeAll>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	f47f af7c 	bne.w	800417a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004282:	4b0c      	ldr	r3, [pc, #48]	; (80042b4 <xQueueGenericSend+0x1f8>)
 8004284:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	e772      	b.n	800417a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004294:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004296:	f000 fa58 	bl	800474a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800429a:	f000 fd79 	bl	8004d90 <xTaskResumeAll>
 800429e:	e76c      	b.n	800417a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80042a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80042a2:	f000 fa52 	bl	800474a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042a6:	f000 fd73 	bl	8004d90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80042aa:	2300      	movs	r3, #0
		}
	}
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3738      	adds	r7, #56	; 0x38
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	e000ed04 	.word	0xe000ed04

080042b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b08e      	sub	sp, #56	; 0x38
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
 80042c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80042ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80042e2:	bf00      	nop
 80042e4:	e7fe      	b.n	80042e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d103      	bne.n	80042f4 <xQueueGenericSendFromISR+0x3c>
 80042ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <xQueueGenericSendFromISR+0x40>
 80042f4:	2301      	movs	r3, #1
 80042f6:	e000      	b.n	80042fa <xQueueGenericSendFromISR+0x42>
 80042f8:	2300      	movs	r3, #0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10a      	bne.n	8004314 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80042fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004302:	f383 8811 	msr	BASEPRI, r3
 8004306:	f3bf 8f6f 	isb	sy
 800430a:	f3bf 8f4f 	dsb	sy
 800430e:	623b      	str	r3, [r7, #32]
}
 8004310:	bf00      	nop
 8004312:	e7fe      	b.n	8004312 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	2b02      	cmp	r3, #2
 8004318:	d103      	bne.n	8004322 <xQueueGenericSendFromISR+0x6a>
 800431a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800431e:	2b01      	cmp	r3, #1
 8004320:	d101      	bne.n	8004326 <xQueueGenericSendFromISR+0x6e>
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <xQueueGenericSendFromISR+0x70>
 8004326:	2300      	movs	r3, #0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10a      	bne.n	8004342 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800432c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004330:	f383 8811 	msr	BASEPRI, r3
 8004334:	f3bf 8f6f 	isb	sy
 8004338:	f3bf 8f4f 	dsb	sy
 800433c:	61fb      	str	r3, [r7, #28]
}
 800433e:	bf00      	nop
 8004340:	e7fe      	b.n	8004340 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004342:	f001 febd 	bl	80060c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004346:	f3ef 8211 	mrs	r2, BASEPRI
 800434a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434e:	f383 8811 	msr	BASEPRI, r3
 8004352:	f3bf 8f6f 	isb	sy
 8004356:	f3bf 8f4f 	dsb	sy
 800435a:	61ba      	str	r2, [r7, #24]
 800435c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800435e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004360:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004364:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800436a:	429a      	cmp	r2, r3
 800436c:	d302      	bcc.n	8004374 <xQueueGenericSendFromISR+0xbc>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b02      	cmp	r3, #2
 8004372:	d12c      	bne.n	80043ce <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004376:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800437a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004384:	f000 f951 	bl	800462a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004388:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800438c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004390:	d112      	bne.n	80043b8 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	2b00      	cmp	r3, #0
 8004398:	d016      	beq.n	80043c8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800439a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439c:	3324      	adds	r3, #36	; 0x24
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 ff28 	bl	80051f4 <xTaskRemoveFromEventList>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00e      	beq.n	80043c8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00b      	beq.n	80043c8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	e007      	b.n	80043c8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80043b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80043bc:	3301      	adds	r3, #1
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	b25a      	sxtb	r2, r3
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80043c8:	2301      	movs	r3, #1
 80043ca:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80043cc:	e001      	b.n	80043d2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80043ce:	2300      	movs	r3, #0
 80043d0:	637b      	str	r3, [r7, #52]	; 0x34
 80043d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80043dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80043de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3738      	adds	r7, #56	; 0x38
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08c      	sub	sp, #48	; 0x30
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80043f4:	2300      	movs	r3, #0
 80043f6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80043fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10a      	bne.n	8004418 <xQueueReceive+0x30>
	__asm volatile
 8004402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004406:	f383 8811 	msr	BASEPRI, r3
 800440a:	f3bf 8f6f 	isb	sy
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	623b      	str	r3, [r7, #32]
}
 8004414:	bf00      	nop
 8004416:	e7fe      	b.n	8004416 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d103      	bne.n	8004426 <xQueueReceive+0x3e>
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <xQueueReceive+0x42>
 8004426:	2301      	movs	r3, #1
 8004428:	e000      	b.n	800442c <xQueueReceive+0x44>
 800442a:	2300      	movs	r3, #0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10a      	bne.n	8004446 <xQueueReceive+0x5e>
	__asm volatile
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	61fb      	str	r3, [r7, #28]
}
 8004442:	bf00      	nop
 8004444:	e7fe      	b.n	8004444 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004446:	f001 f897 	bl	8005578 <xTaskGetSchedulerState>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d102      	bne.n	8004456 <xQueueReceive+0x6e>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <xQueueReceive+0x72>
 8004456:	2301      	movs	r3, #1
 8004458:	e000      	b.n	800445c <xQueueReceive+0x74>
 800445a:	2300      	movs	r3, #0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10a      	bne.n	8004476 <xQueueReceive+0x8e>
	__asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	61bb      	str	r3, [r7, #24]
}
 8004472:	bf00      	nop
 8004474:	e7fe      	b.n	8004474 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004476:	f001 fd61 	bl	8005f3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800447a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800447c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	2b00      	cmp	r3, #0
 8004484:	d01f      	beq.n	80044c6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004486:	68b9      	ldr	r1, [r7, #8]
 8004488:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800448a:	f000 f938 	bl	80046fe <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	1e5a      	subs	r2, r3, #1
 8004492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004494:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00f      	beq.n	80044be <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800449e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a0:	3310      	adds	r3, #16
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fea6 	bl	80051f4 <xTaskRemoveFromEventList>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d007      	beq.n	80044be <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80044ae:	4b3d      	ldr	r3, [pc, #244]	; (80045a4 <xQueueReceive+0x1bc>)
 80044b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80044be:	f001 fd6d 	bl	8005f9c <vPortExitCritical>
				return pdPASS;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e069      	b.n	800459a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d103      	bne.n	80044d4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044cc:	f001 fd66 	bl	8005f9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80044d0:	2300      	movs	r3, #0
 80044d2:	e062      	b.n	800459a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044da:	f107 0310 	add.w	r3, r7, #16
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 feec 	bl	80052bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044e4:	2301      	movs	r3, #1
 80044e6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044e8:	f001 fd58 	bl	8005f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044ec:	f000 fc42 	bl	8004d74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044f0:	f001 fd24 	bl	8005f3c <vPortEnterCritical>
 80044f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044fa:	b25b      	sxtb	r3, r3
 80044fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004500:	d103      	bne.n	800450a <xQueueReceive+0x122>
 8004502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800450a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004510:	b25b      	sxtb	r3, r3
 8004512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004516:	d103      	bne.n	8004520 <xQueueReceive+0x138>
 8004518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004520:	f001 fd3c 	bl	8005f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004524:	1d3a      	adds	r2, r7, #4
 8004526:	f107 0310 	add.w	r3, r7, #16
 800452a:	4611      	mov	r1, r2
 800452c:	4618      	mov	r0, r3
 800452e:	f000 fedb 	bl	80052e8 <xTaskCheckForTimeOut>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d123      	bne.n	8004580 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800453a:	f000 f958 	bl	80047ee <prvIsQueueEmpty>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d017      	beq.n	8004574 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004546:	3324      	adds	r3, #36	; 0x24
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	4611      	mov	r1, r2
 800454c:	4618      	mov	r0, r3
 800454e:	f000 fe01 	bl	8005154 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004552:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004554:	f000 f8f9 	bl	800474a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004558:	f000 fc1a 	bl	8004d90 <xTaskResumeAll>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d189      	bne.n	8004476 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004562:	4b10      	ldr	r3, [pc, #64]	; (80045a4 <xQueueReceive+0x1bc>)
 8004564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	e780      	b.n	8004476 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004574:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004576:	f000 f8e8 	bl	800474a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800457a:	f000 fc09 	bl	8004d90 <xTaskResumeAll>
 800457e:	e77a      	b.n	8004476 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004580:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004582:	f000 f8e2 	bl	800474a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004586:	f000 fc03 	bl	8004d90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800458a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800458c:	f000 f92f 	bl	80047ee <prvIsQueueEmpty>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	f43f af6f 	beq.w	8004476 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004598:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800459a:	4618      	mov	r0, r3
 800459c:	3730      	adds	r7, #48	; 0x30
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	e000ed04 	.word	0xe000ed04

080045a8 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10a      	bne.n	80045cc <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80045b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	60bb      	str	r3, [r7, #8]
}
 80045c8:	bf00      	nop
 80045ca:	e7fe      	b.n	80045ca <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80045cc:	f001 fcb6 	bl	8005f3c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80045d6:	f001 fce1 	bl	8005f9c <vPortExitCritical>

	return uxReturn;
 80045da:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80045dc:	4618      	mov	r0, r3
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	617b      	str	r3, [r7, #20]
	configASSERT( pxQueue );
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10a      	bne.n	800460c <uxQueueSpacesAvailable+0x28>
	__asm volatile
 80045f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	60fb      	str	r3, [r7, #12]
}
 8004608:	bf00      	nop
 800460a:	e7fe      	b.n	800460a <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800460c:	f001 fc96 	bl	8005f3c <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800461c:	f001 fcbe 	bl	8005f9c <vPortExitCritical>

	return uxReturn;
 8004620:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004622:	4618      	mov	r0, r3
 8004624:	3718      	adds	r7, #24
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800462a:	b580      	push	{r7, lr}
 800462c:	b086      	sub	sp, #24
 800462e:	af00      	add	r7, sp, #0
 8004630:	60f8      	str	r0, [r7, #12]
 8004632:	60b9      	str	r1, [r7, #8]
 8004634:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10d      	bne.n	8004664 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d14d      	bne.n	80046ec <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	4618      	mov	r0, r3
 8004656:	f000 ffad 	bl	80055b4 <xTaskPriorityDisinherit>
 800465a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	605a      	str	r2, [r3, #4]
 8004662:	e043      	b.n	80046ec <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d119      	bne.n	800469e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6898      	ldr	r0, [r3, #8]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004672:	461a      	mov	r2, r3
 8004674:	68b9      	ldr	r1, [r7, #8]
 8004676:	f003 f8c9 	bl	800780c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	441a      	add	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	429a      	cmp	r2, r3
 8004692:	d32b      	bcc.n	80046ec <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	609a      	str	r2, [r3, #8]
 800469c:	e026      	b.n	80046ec <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68d8      	ldr	r0, [r3, #12]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	461a      	mov	r2, r3
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	f003 f8af 	bl	800780c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	68da      	ldr	r2, [r3, #12]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	425b      	negs	r3, r3
 80046b8:	441a      	add	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	68da      	ldr	r2, [r3, #12]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d207      	bcs.n	80046da <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	425b      	negs	r3, r3
 80046d4:	441a      	add	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d105      	bne.n	80046ec <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	3b01      	subs	r3, #1
 80046ea:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80046f4:	697b      	ldr	r3, [r7, #20]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b082      	sub	sp, #8
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
 8004706:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d018      	beq.n	8004742 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004718:	441a      	add	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	429a      	cmp	r2, r3
 8004728:	d303      	bcc.n	8004732 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68d9      	ldr	r1, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	461a      	mov	r2, r3
 800473c:	6838      	ldr	r0, [r7, #0]
 800473e:	f003 f865 	bl	800780c <memcpy>
	}
}
 8004742:	bf00      	nop
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b084      	sub	sp, #16
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004752:	f001 fbf3 	bl	8005f3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800475c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800475e:	e011      	b.n	8004784 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	2b00      	cmp	r3, #0
 8004766:	d012      	beq.n	800478e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3324      	adds	r3, #36	; 0x24
 800476c:	4618      	mov	r0, r3
 800476e:	f000 fd41 	bl	80051f4 <xTaskRemoveFromEventList>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004778:	f000 fe18 	bl	80053ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	3b01      	subs	r3, #1
 8004780:	b2db      	uxtb	r3, r3
 8004782:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004788:	2b00      	cmp	r3, #0
 800478a:	dce9      	bgt.n	8004760 <prvUnlockQueue+0x16>
 800478c:	e000      	b.n	8004790 <prvUnlockQueue+0x46>
					break;
 800478e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	22ff      	movs	r2, #255	; 0xff
 8004794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004798:	f001 fc00 	bl	8005f9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800479c:	f001 fbce 	bl	8005f3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047a6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047a8:	e011      	b.n	80047ce <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d012      	beq.n	80047d8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3310      	adds	r3, #16
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 fd1c 	bl	80051f4 <xTaskRemoveFromEventList>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80047c2:	f000 fdf3 	bl	80053ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80047c6:	7bbb      	ldrb	r3, [r7, #14]
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	dce9      	bgt.n	80047aa <prvUnlockQueue+0x60>
 80047d6:	e000      	b.n	80047da <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80047d8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	22ff      	movs	r2, #255	; 0xff
 80047de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80047e2:	f001 fbdb 	bl	8005f9c <vPortExitCritical>
}
 80047e6:	bf00      	nop
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b084      	sub	sp, #16
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80047f6:	f001 fba1 	bl	8005f3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004802:	2301      	movs	r3, #1
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	e001      	b.n	800480c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004808:	2300      	movs	r3, #0
 800480a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800480c:	f001 fbc6 	bl	8005f9c <vPortExitCritical>

	return xReturn;
 8004810:	68fb      	ldr	r3, [r7, #12]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b084      	sub	sp, #16
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004822:	f001 fb8b 	bl	8005f3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482e:	429a      	cmp	r2, r3
 8004830:	d102      	bne.n	8004838 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004832:	2301      	movs	r3, #1
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	e001      	b.n	800483c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004838:	2300      	movs	r3, #0
 800483a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800483c:	f001 fbae 	bl	8005f9c <vPortExitCritical>

	return xReturn;
 8004840:	68fb      	ldr	r3, [r7, #12]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
	...

0800484c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004856:	2300      	movs	r3, #0
 8004858:	60fb      	str	r3, [r7, #12]
 800485a:	e014      	b.n	8004886 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800485c:	4a0e      	ldr	r2, [pc, #56]	; (8004898 <vQueueAddToRegistry+0x4c>)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10b      	bne.n	8004880 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004868:	490b      	ldr	r1, [pc, #44]	; (8004898 <vQueueAddToRegistry+0x4c>)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004872:	4a09      	ldr	r2, [pc, #36]	; (8004898 <vQueueAddToRegistry+0x4c>)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	4413      	add	r3, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800487e:	e006      	b.n	800488e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	3301      	adds	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b07      	cmp	r3, #7
 800488a:	d9e7      	bls.n	800485c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800488c:	bf00      	nop
 800488e:	bf00      	nop
 8004890:	3714      	adds	r7, #20
 8004892:	46bd      	mov	sp, r7
 8004894:	bc80      	pop	{r7}
 8004896:	4770      	bx	lr
 8004898:	20001cb8 	.word	0x20001cb8

0800489c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80048ac:	f001 fb46 	bl	8005f3c <vPortEnterCritical>
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048b6:	b25b      	sxtb	r3, r3
 80048b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048bc:	d103      	bne.n	80048c6 <vQueueWaitForMessageRestricted+0x2a>
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048cc:	b25b      	sxtb	r3, r3
 80048ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d2:	d103      	bne.n	80048dc <vQueueWaitForMessageRestricted+0x40>
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048dc:	f001 fb5e 	bl	8005f9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d106      	bne.n	80048f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3324      	adds	r3, #36	; 0x24
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	68b9      	ldr	r1, [r7, #8]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 fc53 	bl	800519c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80048f6:	6978      	ldr	r0, [r7, #20]
 80048f8:	f7ff ff27 	bl	800474a <prvUnlockQueue>
	}
 80048fc:	bf00      	nop
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004904:	b580      	push	{r7, lr}
 8004906:	b08e      	sub	sp, #56	; 0x38
 8004908:	af04      	add	r7, sp, #16
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	623b      	str	r3, [r7, #32]
}
 800492a:	bf00      	nop
 800492c:	e7fe      	b.n	800492c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800492e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10a      	bne.n	800494a <xTaskCreateStatic+0x46>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	61fb      	str	r3, [r7, #28]
}
 8004946:	bf00      	nop
 8004948:	e7fe      	b.n	8004948 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800494a:	2360      	movs	r3, #96	; 0x60
 800494c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	2b60      	cmp	r3, #96	; 0x60
 8004952:	d00a      	beq.n	800496a <xTaskCreateStatic+0x66>
	__asm volatile
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	61bb      	str	r3, [r7, #24]
}
 8004966:	bf00      	nop
 8004968:	e7fe      	b.n	8004968 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800496a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01e      	beq.n	80049ae <xTaskCreateStatic+0xaa>
 8004970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004972:	2b00      	cmp	r3, #0
 8004974:	d01b      	beq.n	80049ae <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004978:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800497e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	2202      	movs	r2, #2
 8004984:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004988:	2300      	movs	r3, #0
 800498a:	9303      	str	r3, [sp, #12]
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	9302      	str	r3, [sp, #8]
 8004990:	f107 0314 	add.w	r3, r7, #20
 8004994:	9301      	str	r3, [sp, #4]
 8004996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	68b9      	ldr	r1, [r7, #8]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f850 	bl	8004a46 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049a8:	f000 f8d8 	bl	8004b5c <prvAddNewTaskToReadyList>
 80049ac:	e001      	b.n	80049b2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049b2:	697b      	ldr	r3, [r7, #20]
	}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3728      	adds	r7, #40	; 0x28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08c      	sub	sp, #48	; 0x30
 80049c0:	af04      	add	r7, sp, #16
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	603b      	str	r3, [r7, #0]
 80049c8:	4613      	mov	r3, r2
 80049ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049cc:	88fb      	ldrh	r3, [r7, #6]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f001 fbb3 	bl	800613c <pvPortMalloc>
 80049d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00e      	beq.n	80049fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80049de:	2060      	movs	r0, #96	; 0x60
 80049e0:	f001 fbac 	bl	800613c <pvPortMalloc>
 80049e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	631a      	str	r2, [r3, #48]	; 0x30
 80049f2:	e005      	b.n	8004a00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049f4:	6978      	ldr	r0, [r7, #20]
 80049f6:	f001 fc65 	bl	80062c4 <vPortFree>
 80049fa:	e001      	b.n	8004a00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049fc:	2300      	movs	r3, #0
 80049fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d017      	beq.n	8004a36 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a0e:	88fa      	ldrh	r2, [r7, #6]
 8004a10:	2300      	movs	r3, #0
 8004a12:	9303      	str	r3, [sp, #12]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	9302      	str	r3, [sp, #8]
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	9301      	str	r3, [sp, #4]
 8004a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f80e 	bl	8004a46 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a2a:	69f8      	ldr	r0, [r7, #28]
 8004a2c:	f000 f896 	bl	8004b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a30:	2301      	movs	r3, #1
 8004a32:	61bb      	str	r3, [r7, #24]
 8004a34:	e002      	b.n	8004a3c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a36:	f04f 33ff 	mov.w	r3, #4294967295
 8004a3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a3c:	69bb      	ldr	r3, [r7, #24]
	}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3720      	adds	r7, #32
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b088      	sub	sp, #32
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	60f8      	str	r0, [r7, #12]
 8004a4e:	60b9      	str	r1, [r7, #8]
 8004a50:	607a      	str	r2, [r7, #4]
 8004a52:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a56:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	21a5      	movs	r1, #165	; 0xa5
 8004a60:	f002 fee2 	bl	8007828 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	f023 0307 	bic.w	r3, r3, #7
 8004a7c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	f003 0307 	and.w	r3, r3, #7
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00a      	beq.n	8004a9e <prvInitialiseNewTask+0x58>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	617b      	str	r3, [r7, #20]
}
 8004a9a:	bf00      	nop
 8004a9c:	e7fe      	b.n	8004a9c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
 8004aa2:	e012      	b.n	8004aca <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	7819      	ldrb	r1, [r3, #0]
 8004aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	3334      	adds	r3, #52	; 0x34
 8004ab4:	460a      	mov	r2, r1
 8004ab6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	4413      	add	r3, r2
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d006      	beq.n	8004ad2 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2b0f      	cmp	r3, #15
 8004ace:	d9e9      	bls.n	8004aa4 <prvInitialiseNewTask+0x5e>
 8004ad0:	e000      	b.n	8004ad4 <prvInitialiseNewTask+0x8e>
		{
			break;
 8004ad2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ade:	2b37      	cmp	r3, #55	; 0x37
 8004ae0:	d901      	bls.n	8004ae6 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ae2:	2337      	movs	r3, #55	; 0x37
 8004ae4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aea:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004af0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af4:	2200      	movs	r2, #0
 8004af6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afa:	3304      	adds	r3, #4
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff f90c 	bl	8003d1a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	3318      	adds	r3, #24
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7ff f907 	bl	8003d1a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b10:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b14:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	2200      	movs	r2, #0
 8004b26:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	68f9      	ldr	r1, [r7, #12]
 8004b3a:	69b8      	ldr	r0, [r7, #24]
 8004b3c:	f001 f90e 	bl	8005d5c <pxPortInitialiseStack>
 8004b40:	4602      	mov	r2, r0
 8004b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b44:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b52:	bf00      	nop
 8004b54:	3720      	adds	r7, #32
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b64:	f001 f9ea 	bl	8005f3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b68:	4b2d      	ldr	r3, [pc, #180]	; (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	; (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b72:	4b2c      	ldr	r3, [pc, #176]	; (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d109      	bne.n	8004b8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b7a:	4a2a      	ldr	r2, [pc, #168]	; (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b80:	4b27      	ldr	r3, [pc, #156]	; (8004c20 <prvAddNewTaskToReadyList+0xc4>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d110      	bne.n	8004baa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b88:	f000 fc34 	bl	80053f4 <prvInitialiseTaskLists>
 8004b8c:	e00d      	b.n	8004baa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b8e:	4b26      	ldr	r3, [pc, #152]	; (8004c28 <prvAddNewTaskToReadyList+0xcc>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b96:	4b23      	ldr	r3, [pc, #140]	; (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d802      	bhi.n	8004baa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ba4:	4a1f      	ldr	r2, [pc, #124]	; (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004baa:	4b20      	ldr	r3, [pc, #128]	; (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	4a1e      	ldr	r2, [pc, #120]	; (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004bb4:	4b1d      	ldr	r3, [pc, #116]	; (8004c2c <prvAddNewTaskToReadyList+0xd0>)
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc0:	4b1b      	ldr	r3, [pc, #108]	; (8004c30 <prvAddNewTaskToReadyList+0xd4>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d903      	bls.n	8004bd0 <prvAddNewTaskToReadyList+0x74>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bcc:	4a18      	ldr	r2, [pc, #96]	; (8004c30 <prvAddNewTaskToReadyList+0xd4>)
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4a15      	ldr	r2, [pc, #84]	; (8004c34 <prvAddNewTaskToReadyList+0xd8>)
 8004bde:	441a      	add	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3304      	adds	r3, #4
 8004be4:	4619      	mov	r1, r3
 8004be6:	4610      	mov	r0, r2
 8004be8:	f7ff f8a3 	bl	8003d32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004bec:	f001 f9d6 	bl	8005f9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004bf0:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <prvAddNewTaskToReadyList+0xcc>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00e      	beq.n	8004c16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <prvAddNewTaskToReadyList+0xc8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d207      	bcs.n	8004c16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c06:	4b0c      	ldr	r3, [pc, #48]	; (8004c38 <prvAddNewTaskToReadyList+0xdc>)
 8004c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c16:	bf00      	nop
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	20000c28 	.word	0x20000c28
 8004c24:	20000754 	.word	0x20000754
 8004c28:	20000c34 	.word	0x20000c34
 8004c2c:	20000c44 	.word	0x20000c44
 8004c30:	20000c30 	.word	0x20000c30
 8004c34:	20000758 	.word	0x20000758
 8004c38:	e000ed04 	.word	0xe000ed04

08004c3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d017      	beq.n	8004c7e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c4e:	4b13      	ldr	r3, [pc, #76]	; (8004c9c <vTaskDelay+0x60>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00a      	beq.n	8004c6c <vTaskDelay+0x30>
	__asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	60bb      	str	r3, [r7, #8]
}
 8004c68:	bf00      	nop
 8004c6a:	e7fe      	b.n	8004c6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004c6c:	f000 f882 	bl	8004d74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c70:	2100      	movs	r1, #0
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 fd0c 	bl	8005690 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c78:	f000 f88a 	bl	8004d90 <xTaskResumeAll>
 8004c7c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d107      	bne.n	8004c94 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004c84:	4b06      	ldr	r3, [pc, #24]	; (8004ca0 <vTaskDelay+0x64>)
 8004c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	f3bf 8f4f 	dsb	sy
 8004c90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	20000c50 	.word	0x20000c50
 8004ca0:	e000ed04 	.word	0xe000ed04

08004ca4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08a      	sub	sp, #40	; 0x28
 8004ca8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004cb2:	463a      	mov	r2, r7
 8004cb4:	1d39      	adds	r1, r7, #4
 8004cb6:	f107 0308 	add.w	r3, r7, #8
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7fe ffdc 	bl	8003c78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004cc0:	6839      	ldr	r1, [r7, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	9202      	str	r2, [sp, #8]
 8004cc8:	9301      	str	r3, [sp, #4]
 8004cca:	2300      	movs	r3, #0
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	460a      	mov	r2, r1
 8004cd2:	4922      	ldr	r1, [pc, #136]	; (8004d5c <vTaskStartScheduler+0xb8>)
 8004cd4:	4822      	ldr	r0, [pc, #136]	; (8004d60 <vTaskStartScheduler+0xbc>)
 8004cd6:	f7ff fe15 	bl	8004904 <xTaskCreateStatic>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	4a21      	ldr	r2, [pc, #132]	; (8004d64 <vTaskStartScheduler+0xc0>)
 8004cde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ce0:	4b20      	ldr	r3, [pc, #128]	; (8004d64 <vTaskStartScheduler+0xc0>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	617b      	str	r3, [r7, #20]
 8004cec:	e001      	b.n	8004cf2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d102      	bne.n	8004cfe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004cf8:	f000 fd1e 	bl	8005738 <xTimerCreateTimerTask>
 8004cfc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d118      	bne.n	8004d36 <vTaskStartScheduler+0x92>
	__asm volatile
 8004d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	613b      	str	r3, [r7, #16]
}
 8004d16:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d18:	4b13      	ldr	r3, [pc, #76]	; (8004d68 <vTaskStartScheduler+0xc4>)
 8004d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d20:	4b12      	ldr	r3, [pc, #72]	; (8004d6c <vTaskStartScheduler+0xc8>)
 8004d22:	2201      	movs	r2, #1
 8004d24:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004d26:	4b12      	ldr	r3, [pc, #72]	; (8004d70 <vTaskStartScheduler+0xcc>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8004d2c:	f001 fd30 	bl	8006790 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d30:	f001 f892 	bl	8005e58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d34:	e00e      	b.n	8004d54 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3c:	d10a      	bne.n	8004d54 <vTaskStartScheduler+0xb0>
	__asm volatile
 8004d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	60fb      	str	r3, [r7, #12]
}
 8004d50:	bf00      	nop
 8004d52:	e7fe      	b.n	8004d52 <vTaskStartScheduler+0xae>
}
 8004d54:	bf00      	nop
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	080080fc 	.word	0x080080fc
 8004d60:	080053c5 	.word	0x080053c5
 8004d64:	20000c4c 	.word	0x20000c4c
 8004d68:	20000c48 	.word	0x20000c48
 8004d6c:	20000c34 	.word	0x20000c34
 8004d70:	20000c2c 	.word	0x20000c2c

08004d74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d74:	b480      	push	{r7}
 8004d76:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004d78:	4b04      	ldr	r3, [pc, #16]	; (8004d8c <vTaskSuspendAll+0x18>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	4a03      	ldr	r2, [pc, #12]	; (8004d8c <vTaskSuspendAll+0x18>)
 8004d80:	6013      	str	r3, [r2, #0]
}
 8004d82:	bf00      	nop
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	20000c50 	.word	0x20000c50

08004d90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004d9e:	4b42      	ldr	r3, [pc, #264]	; (8004ea8 <xTaskResumeAll+0x118>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <xTaskResumeAll+0x2c>
	__asm volatile
 8004da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004daa:	f383 8811 	msr	BASEPRI, r3
 8004dae:	f3bf 8f6f 	isb	sy
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	603b      	str	r3, [r7, #0]
}
 8004db8:	bf00      	nop
 8004dba:	e7fe      	b.n	8004dba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004dbc:	f001 f8be 	bl	8005f3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004dc0:	4b39      	ldr	r3, [pc, #228]	; (8004ea8 <xTaskResumeAll+0x118>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	4a38      	ldr	r2, [pc, #224]	; (8004ea8 <xTaskResumeAll+0x118>)
 8004dc8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dca:	4b37      	ldr	r3, [pc, #220]	; (8004ea8 <xTaskResumeAll+0x118>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d162      	bne.n	8004e98 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004dd2:	4b36      	ldr	r3, [pc, #216]	; (8004eac <xTaskResumeAll+0x11c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d05e      	beq.n	8004e98 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dda:	e02f      	b.n	8004e3c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004ddc:	4b34      	ldr	r3, [pc, #208]	; (8004eb0 <xTaskResumeAll+0x120>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	3318      	adds	r3, #24
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fe fffd 	bl	8003de8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	3304      	adds	r3, #4
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7fe fff8 	bl	8003de8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	4b2d      	ldr	r3, [pc, #180]	; (8004eb4 <xTaskResumeAll+0x124>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d903      	bls.n	8004e0c <xTaskResumeAll+0x7c>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	4a2a      	ldr	r2, [pc, #168]	; (8004eb4 <xTaskResumeAll+0x124>)
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4a27      	ldr	r2, [pc, #156]	; (8004eb8 <xTaskResumeAll+0x128>)
 8004e1a:	441a      	add	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4619      	mov	r1, r3
 8004e22:	4610      	mov	r0, r2
 8004e24:	f7fe ff85 	bl	8003d32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2c:	4b23      	ldr	r3, [pc, #140]	; (8004ebc <xTaskResumeAll+0x12c>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d302      	bcc.n	8004e3c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004e36:	4b22      	ldr	r3, [pc, #136]	; (8004ec0 <xTaskResumeAll+0x130>)
 8004e38:	2201      	movs	r2, #1
 8004e3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e3c:	4b1c      	ldr	r3, [pc, #112]	; (8004eb0 <xTaskResumeAll+0x120>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1cb      	bne.n	8004ddc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004e4a:	f000 fb71 	bl	8005530 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004e4e:	4b1d      	ldr	r3, [pc, #116]	; (8004ec4 <xTaskResumeAll+0x134>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d010      	beq.n	8004e7c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e5a:	f000 f845 	bl	8004ee8 <xTaskIncrementTick>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004e64:	4b16      	ldr	r3, [pc, #88]	; (8004ec0 <xTaskResumeAll+0x130>)
 8004e66:	2201      	movs	r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f1      	bne.n	8004e5a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8004e76:	4b13      	ldr	r3, [pc, #76]	; (8004ec4 <xTaskResumeAll+0x134>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e7c:	4b10      	ldr	r3, [pc, #64]	; (8004ec0 <xTaskResumeAll+0x130>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d009      	beq.n	8004e98 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e84:	2301      	movs	r3, #1
 8004e86:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e88:	4b0f      	ldr	r3, [pc, #60]	; (8004ec8 <xTaskResumeAll+0x138>)
 8004e8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e98:	f001 f880 	bl	8005f9c <vPortExitCritical>

	return xAlreadyYielded;
 8004e9c:	68bb      	ldr	r3, [r7, #8]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000c50 	.word	0x20000c50
 8004eac:	20000c28 	.word	0x20000c28
 8004eb0:	20000be8 	.word	0x20000be8
 8004eb4:	20000c30 	.word	0x20000c30
 8004eb8:	20000758 	.word	0x20000758
 8004ebc:	20000754 	.word	0x20000754
 8004ec0:	20000c3c 	.word	0x20000c3c
 8004ec4:	20000c38 	.word	0x20000c38
 8004ec8:	e000ed04 	.word	0xe000ed04

08004ecc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004ed2:	4b04      	ldr	r3, [pc, #16]	; (8004ee4 <xTaskGetTickCount+0x18>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004ed8:	687b      	ldr	r3, [r7, #4]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr
 8004ee4:	20000c2c 	.word	0x20000c2c

08004ee8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ef2:	4b51      	ldr	r3, [pc, #324]	; (8005038 <xTaskIncrementTick+0x150>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f040 808e 	bne.w	8005018 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004efc:	4b4f      	ldr	r3, [pc, #316]	; (800503c <xTaskIncrementTick+0x154>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3301      	adds	r3, #1
 8004f02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f04:	4a4d      	ldr	r2, [pc, #308]	; (800503c <xTaskIncrementTick+0x154>)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d120      	bne.n	8004f52 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f10:	4b4b      	ldr	r3, [pc, #300]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <xTaskIncrementTick+0x48>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	603b      	str	r3, [r7, #0]
}
 8004f2c:	bf00      	nop
 8004f2e:	e7fe      	b.n	8004f2e <xTaskIncrementTick+0x46>
 8004f30:	4b43      	ldr	r3, [pc, #268]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	4b43      	ldr	r3, [pc, #268]	; (8005044 <xTaskIncrementTick+0x15c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a41      	ldr	r2, [pc, #260]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f3c:	6013      	str	r3, [r2, #0]
 8004f3e:	4a41      	ldr	r2, [pc, #260]	; (8005044 <xTaskIncrementTick+0x15c>)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b40      	ldr	r3, [pc, #256]	; (8005048 <xTaskIncrementTick+0x160>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	4a3f      	ldr	r2, [pc, #252]	; (8005048 <xTaskIncrementTick+0x160>)
 8004f4c:	6013      	str	r3, [r2, #0]
 8004f4e:	f000 faef 	bl	8005530 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f52:	4b3e      	ldr	r3, [pc, #248]	; (800504c <xTaskIncrementTick+0x164>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d34e      	bcc.n	8004ffa <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f5c:	4b38      	ldr	r3, [pc, #224]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <xTaskIncrementTick+0x82>
 8004f66:	2301      	movs	r3, #1
 8004f68:	e000      	b.n	8004f6c <xTaskIncrementTick+0x84>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d004      	beq.n	8004f7a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f70:	4b36      	ldr	r3, [pc, #216]	; (800504c <xTaskIncrementTick+0x164>)
 8004f72:	f04f 32ff 	mov.w	r2, #4294967295
 8004f76:	601a      	str	r2, [r3, #0]
					break;
 8004f78:	e03f      	b.n	8004ffa <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f7a:	4b31      	ldr	r3, [pc, #196]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d203      	bcs.n	8004f9a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f92:	4a2e      	ldr	r2, [pc, #184]	; (800504c <xTaskIncrementTick+0x164>)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6013      	str	r3, [r2, #0]
						break;
 8004f98:	e02f      	b.n	8004ffa <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fe ff22 	bl	8003de8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d004      	beq.n	8004fb6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	3318      	adds	r3, #24
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7fe ff19 	bl	8003de8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fba:	4b25      	ldr	r3, [pc, #148]	; (8005050 <xTaskIncrementTick+0x168>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d903      	bls.n	8004fca <xTaskIncrementTick+0xe2>
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc6:	4a22      	ldr	r2, [pc, #136]	; (8005050 <xTaskIncrementTick+0x168>)
 8004fc8:	6013      	str	r3, [r2, #0]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fce:	4613      	mov	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	4a1f      	ldr	r2, [pc, #124]	; (8005054 <xTaskIncrementTick+0x16c>)
 8004fd8:	441a      	add	r2, r3
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	4619      	mov	r1, r3
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	f7fe fea6 	bl	8003d32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fea:	4b1b      	ldr	r3, [pc, #108]	; (8005058 <xTaskIncrementTick+0x170>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d3b3      	bcc.n	8004f5c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ff8:	e7b0      	b.n	8004f5c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ffa:	4b17      	ldr	r3, [pc, #92]	; (8005058 <xTaskIncrementTick+0x170>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005000:	4914      	ldr	r1, [pc, #80]	; (8005054 <xTaskIncrementTick+0x16c>)
 8005002:	4613      	mov	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	440b      	add	r3, r1
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d907      	bls.n	8005022 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005012:	2301      	movs	r3, #1
 8005014:	617b      	str	r3, [r7, #20]
 8005016:	e004      	b.n	8005022 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005018:	4b10      	ldr	r3, [pc, #64]	; (800505c <xTaskIncrementTick+0x174>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3301      	adds	r3, #1
 800501e:	4a0f      	ldr	r2, [pc, #60]	; (800505c <xTaskIncrementTick+0x174>)
 8005020:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005022:	4b0f      	ldr	r3, [pc, #60]	; (8005060 <xTaskIncrementTick+0x178>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800502a:	2301      	movs	r3, #1
 800502c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800502e:	697b      	ldr	r3, [r7, #20]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	20000c50 	.word	0x20000c50
 800503c:	20000c2c 	.word	0x20000c2c
 8005040:	20000be0 	.word	0x20000be0
 8005044:	20000be4 	.word	0x20000be4
 8005048:	20000c40 	.word	0x20000c40
 800504c:	20000c48 	.word	0x20000c48
 8005050:	20000c30 	.word	0x20000c30
 8005054:	20000758 	.word	0x20000758
 8005058:	20000754 	.word	0x20000754
 800505c:	20000c38 	.word	0x20000c38
 8005060:	20000c3c 	.word	0x20000c3c

08005064 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800506a:	4b33      	ldr	r3, [pc, #204]	; (8005138 <vTaskSwitchContext+0xd4>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005072:	4b32      	ldr	r3, [pc, #200]	; (800513c <vTaskSwitchContext+0xd8>)
 8005074:	2201      	movs	r2, #1
 8005076:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005078:	e05a      	b.n	8005130 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 800507a:	4b30      	ldr	r3, [pc, #192]	; (800513c <vTaskSwitchContext+0xd8>)
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005080:	f001 fb8c 	bl	800679c <getRunTimeCounterValue>
 8005084:	4603      	mov	r3, r0
 8005086:	4a2e      	ldr	r2, [pc, #184]	; (8005140 <vTaskSwitchContext+0xdc>)
 8005088:	6013      	str	r3, [r2, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800508a:	4b2d      	ldr	r3, [pc, #180]	; (8005140 <vTaskSwitchContext+0xdc>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b2d      	ldr	r3, [pc, #180]	; (8005144 <vTaskSwitchContext+0xe0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d909      	bls.n	80050aa <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005096:	4b2c      	ldr	r3, [pc, #176]	; (8005148 <vTaskSwitchContext+0xe4>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800509c:	4a28      	ldr	r2, [pc, #160]	; (8005140 <vTaskSwitchContext+0xdc>)
 800509e:	6810      	ldr	r0, [r2, #0]
 80050a0:	4a28      	ldr	r2, [pc, #160]	; (8005144 <vTaskSwitchContext+0xe0>)
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	1a82      	subs	r2, r0, r2
 80050a6:	440a      	add	r2, r1
 80050a8:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 80050aa:	4b25      	ldr	r3, [pc, #148]	; (8005140 <vTaskSwitchContext+0xdc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a25      	ldr	r2, [pc, #148]	; (8005144 <vTaskSwitchContext+0xe0>)
 80050b0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80050b2:	4b26      	ldr	r3, [pc, #152]	; (800514c <vTaskSwitchContext+0xe8>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	60fb      	str	r3, [r7, #12]
 80050b8:	e010      	b.n	80050dc <vTaskSwitchContext+0x78>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10a      	bne.n	80050d6 <vTaskSwitchContext+0x72>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	607b      	str	r3, [r7, #4]
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <vTaskSwitchContext+0x70>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	3b01      	subs	r3, #1
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	491c      	ldr	r1, [pc, #112]	; (8005150 <vTaskSwitchContext+0xec>)
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4613      	mov	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0e4      	beq.n	80050ba <vTaskSwitchContext+0x56>
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4613      	mov	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	4a15      	ldr	r2, [pc, #84]	; (8005150 <vTaskSwitchContext+0xec>)
 80050fc:	4413      	add	r3, r2
 80050fe:	60bb      	str	r3, [r7, #8]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	605a      	str	r2, [r3, #4]
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	3308      	adds	r3, #8
 8005112:	429a      	cmp	r2, r3
 8005114:	d104      	bne.n	8005120 <vTaskSwitchContext+0xbc>
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	685a      	ldr	r2, [r3, #4]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	605a      	str	r2, [r3, #4]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	4a08      	ldr	r2, [pc, #32]	; (8005148 <vTaskSwitchContext+0xe4>)
 8005128:	6013      	str	r3, [r2, #0]
 800512a:	4a08      	ldr	r2, [pc, #32]	; (800514c <vTaskSwitchContext+0xe8>)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6013      	str	r3, [r2, #0]
}
 8005130:	bf00      	nop
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	20000c50 	.word	0x20000c50
 800513c:	20000c3c 	.word	0x20000c3c
 8005140:	20000c58 	.word	0x20000c58
 8005144:	20000c54 	.word	0x20000c54
 8005148:	20000754 	.word	0x20000754
 800514c:	20000c30 	.word	0x20000c30
 8005150:	20000758 	.word	0x20000758

08005154 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005168:	f383 8811 	msr	BASEPRI, r3
 800516c:	f3bf 8f6f 	isb	sy
 8005170:	f3bf 8f4f 	dsb	sy
 8005174:	60fb      	str	r3, [r7, #12]
}
 8005176:	bf00      	nop
 8005178:	e7fe      	b.n	8005178 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800517a:	4b07      	ldr	r3, [pc, #28]	; (8005198 <vTaskPlaceOnEventList+0x44>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	3318      	adds	r3, #24
 8005180:	4619      	mov	r1, r3
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fe fdf8 	bl	8003d78 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005188:	2101      	movs	r1, #1
 800518a:	6838      	ldr	r0, [r7, #0]
 800518c:	f000 fa80 	bl	8005690 <prvAddCurrentTaskToDelayedList>
}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	20000754 	.word	0x20000754

0800519c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10a      	bne.n	80051c4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	617b      	str	r3, [r7, #20]
}
 80051c0:	bf00      	nop
 80051c2:	e7fe      	b.n	80051c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3318      	adds	r3, #24
 80051ca:	4619      	mov	r1, r3
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f7fe fdb0 	bl	8003d32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80051d8:	f04f 33ff 	mov.w	r3, #4294967295
 80051dc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	68b8      	ldr	r0, [r7, #8]
 80051e2:	f000 fa55 	bl	8005690 <prvAddCurrentTaskToDelayedList>
	}
 80051e6:	bf00      	nop
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	20000754 	.word	0x20000754

080051f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	60fb      	str	r3, [r7, #12]
}
 800521c:	bf00      	nop
 800521e:	e7fe      	b.n	800521e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	3318      	adds	r3, #24
 8005224:	4618      	mov	r0, r3
 8005226:	f7fe fddf 	bl	8003de8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800522a:	4b1e      	ldr	r3, [pc, #120]	; (80052a4 <xTaskRemoveFromEventList+0xb0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d11d      	bne.n	800526e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	3304      	adds	r3, #4
 8005236:	4618      	mov	r0, r3
 8005238:	f7fe fdd6 	bl	8003de8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005240:	4b19      	ldr	r3, [pc, #100]	; (80052a8 <xTaskRemoveFromEventList+0xb4>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d903      	bls.n	8005250 <xTaskRemoveFromEventList+0x5c>
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800524c:	4a16      	ldr	r2, [pc, #88]	; (80052a8 <xTaskRemoveFromEventList+0xb4>)
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005254:	4613      	mov	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4a13      	ldr	r2, [pc, #76]	; (80052ac <xTaskRemoveFromEventList+0xb8>)
 800525e:	441a      	add	r2, r3
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	3304      	adds	r3, #4
 8005264:	4619      	mov	r1, r3
 8005266:	4610      	mov	r0, r2
 8005268:	f7fe fd63 	bl	8003d32 <vListInsertEnd>
 800526c:	e005      	b.n	800527a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	3318      	adds	r3, #24
 8005272:	4619      	mov	r1, r3
 8005274:	480e      	ldr	r0, [pc, #56]	; (80052b0 <xTaskRemoveFromEventList+0xbc>)
 8005276:	f7fe fd5c 	bl	8003d32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800527e:	4b0d      	ldr	r3, [pc, #52]	; (80052b4 <xTaskRemoveFromEventList+0xc0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005284:	429a      	cmp	r2, r3
 8005286:	d905      	bls.n	8005294 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005288:	2301      	movs	r3, #1
 800528a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800528c:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <xTaskRemoveFromEventList+0xc4>)
 800528e:	2201      	movs	r2, #1
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	e001      	b.n	8005298 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005294:	2300      	movs	r3, #0
 8005296:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005298:	697b      	ldr	r3, [r7, #20]
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	20000c50 	.word	0x20000c50
 80052a8:	20000c30 	.word	0x20000c30
 80052ac:	20000758 	.word	0x20000758
 80052b0:	20000be8 	.word	0x20000be8
 80052b4:	20000754 	.word	0x20000754
 80052b8:	20000c3c 	.word	0x20000c3c

080052bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052c4:	4b06      	ldr	r3, [pc, #24]	; (80052e0 <vTaskInternalSetTimeOutState+0x24>)
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052cc:	4b05      	ldr	r3, [pc, #20]	; (80052e4 <vTaskInternalSetTimeOutState+0x28>)
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	605a      	str	r2, [r3, #4]
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	bc80      	pop	{r7}
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	20000c40 	.word	0x20000c40
 80052e4:	20000c2c 	.word	0x20000c2c

080052e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10a      	bne.n	800530e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	613b      	str	r3, [r7, #16]
}
 800530a:	bf00      	nop
 800530c:	e7fe      	b.n	800530c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10a      	bne.n	800532a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	60fb      	str	r3, [r7, #12]
}
 8005326:	bf00      	nop
 8005328:	e7fe      	b.n	8005328 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800532a:	f000 fe07 	bl	8005f3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800532e:	4b1d      	ldr	r3, [pc, #116]	; (80053a4 <xTaskCheckForTimeOut+0xbc>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	69ba      	ldr	r2, [r7, #24]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005346:	d102      	bne.n	800534e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005348:	2300      	movs	r3, #0
 800534a:	61fb      	str	r3, [r7, #28]
 800534c:	e023      	b.n	8005396 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	4b15      	ldr	r3, [pc, #84]	; (80053a8 <xTaskCheckForTimeOut+0xc0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d007      	beq.n	800536a <xTaskCheckForTimeOut+0x82>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	429a      	cmp	r2, r3
 8005362:	d302      	bcc.n	800536a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005364:	2301      	movs	r3, #1
 8005366:	61fb      	str	r3, [r7, #28]
 8005368:	e015      	b.n	8005396 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	429a      	cmp	r2, r3
 8005372:	d20b      	bcs.n	800538c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	1ad2      	subs	r2, r2, r3
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7ff ff9b 	bl	80052bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005386:	2300      	movs	r3, #0
 8005388:	61fb      	str	r3, [r7, #28]
 800538a:	e004      	b.n	8005396 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2200      	movs	r2, #0
 8005390:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005392:	2301      	movs	r3, #1
 8005394:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005396:	f000 fe01 	bl	8005f9c <vPortExitCritical>

	return xReturn;
 800539a:	69fb      	ldr	r3, [r7, #28]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3720      	adds	r7, #32
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20000c2c 	.word	0x20000c2c
 80053a8:	20000c40 	.word	0x20000c40

080053ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80053b0:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <vTaskMissedYield+0x14>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
}
 80053b6:	bf00      	nop
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bc80      	pop	{r7}
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	20000c3c 	.word	0x20000c3c

080053c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80053cc:	f000 f852 	bl	8005474 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80053d0:	4b06      	ldr	r3, [pc, #24]	; (80053ec <prvIdleTask+0x28>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d9f9      	bls.n	80053cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80053d8:	4b05      	ldr	r3, [pc, #20]	; (80053f0 <prvIdleTask+0x2c>)
 80053da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80053e8:	e7f0      	b.n	80053cc <prvIdleTask+0x8>
 80053ea:	bf00      	nop
 80053ec:	20000758 	.word	0x20000758
 80053f0:	e000ed04 	.word	0xe000ed04

080053f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053fa:	2300      	movs	r3, #0
 80053fc:	607b      	str	r3, [r7, #4]
 80053fe:	e00c      	b.n	800541a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4413      	add	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4a12      	ldr	r2, [pc, #72]	; (8005454 <prvInitialiseTaskLists+0x60>)
 800540c:	4413      	add	r3, r2
 800540e:	4618      	mov	r0, r3
 8005410:	f7fe fc64 	bl	8003cdc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3301      	adds	r3, #1
 8005418:	607b      	str	r3, [r7, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b37      	cmp	r3, #55	; 0x37
 800541e:	d9ef      	bls.n	8005400 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005420:	480d      	ldr	r0, [pc, #52]	; (8005458 <prvInitialiseTaskLists+0x64>)
 8005422:	f7fe fc5b 	bl	8003cdc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005426:	480d      	ldr	r0, [pc, #52]	; (800545c <prvInitialiseTaskLists+0x68>)
 8005428:	f7fe fc58 	bl	8003cdc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800542c:	480c      	ldr	r0, [pc, #48]	; (8005460 <prvInitialiseTaskLists+0x6c>)
 800542e:	f7fe fc55 	bl	8003cdc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005432:	480c      	ldr	r0, [pc, #48]	; (8005464 <prvInitialiseTaskLists+0x70>)
 8005434:	f7fe fc52 	bl	8003cdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005438:	480b      	ldr	r0, [pc, #44]	; (8005468 <prvInitialiseTaskLists+0x74>)
 800543a:	f7fe fc4f 	bl	8003cdc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800543e:	4b0b      	ldr	r3, [pc, #44]	; (800546c <prvInitialiseTaskLists+0x78>)
 8005440:	4a05      	ldr	r2, [pc, #20]	; (8005458 <prvInitialiseTaskLists+0x64>)
 8005442:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005444:	4b0a      	ldr	r3, [pc, #40]	; (8005470 <prvInitialiseTaskLists+0x7c>)
 8005446:	4a05      	ldr	r2, [pc, #20]	; (800545c <prvInitialiseTaskLists+0x68>)
 8005448:	601a      	str	r2, [r3, #0]
}
 800544a:	bf00      	nop
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	20000758 	.word	0x20000758
 8005458:	20000bb8 	.word	0x20000bb8
 800545c:	20000bcc 	.word	0x20000bcc
 8005460:	20000be8 	.word	0x20000be8
 8005464:	20000bfc 	.word	0x20000bfc
 8005468:	20000c14 	.word	0x20000c14
 800546c:	20000be0 	.word	0x20000be0
 8005470:	20000be4 	.word	0x20000be4

08005474 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b082      	sub	sp, #8
 8005478:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800547a:	e019      	b.n	80054b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800547c:	f000 fd5e 	bl	8005f3c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005480:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <prvCheckTasksWaitingTermination+0x50>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3304      	adds	r3, #4
 800548c:	4618      	mov	r0, r3
 800548e:	f7fe fcab 	bl	8003de8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005492:	4b0d      	ldr	r3, [pc, #52]	; (80054c8 <prvCheckTasksWaitingTermination+0x54>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	3b01      	subs	r3, #1
 8005498:	4a0b      	ldr	r2, [pc, #44]	; (80054c8 <prvCheckTasksWaitingTermination+0x54>)
 800549a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800549c:	4b0b      	ldr	r3, [pc, #44]	; (80054cc <prvCheckTasksWaitingTermination+0x58>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3b01      	subs	r3, #1
 80054a2:	4a0a      	ldr	r2, [pc, #40]	; (80054cc <prvCheckTasksWaitingTermination+0x58>)
 80054a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80054a6:	f000 fd79 	bl	8005f9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f810 	bl	80054d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054b0:	4b06      	ldr	r3, [pc, #24]	; (80054cc <prvCheckTasksWaitingTermination+0x58>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e1      	bne.n	800547c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80054b8:	bf00      	nop
 80054ba:	bf00      	nop
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000bfc 	.word	0x20000bfc
 80054c8:	20000c28 	.word	0x20000c28
 80054cc:	20000c10 	.word	0x20000c10

080054d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d108      	bne.n	80054f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 feec 	bl	80062c4 <vPortFree>
				vPortFree( pxTCB );
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fee9 	bl	80062c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80054f2:	e018      	b.n	8005526 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d103      	bne.n	8005506 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fee0 	bl	80062c4 <vPortFree>
	}
 8005504:	e00f      	b.n	8005526 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800550c:	2b02      	cmp	r3, #2
 800550e:	d00a      	beq.n	8005526 <prvDeleteTCB+0x56>
	__asm volatile
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	60fb      	str	r3, [r7, #12]
}
 8005522:	bf00      	nop
 8005524:	e7fe      	b.n	8005524 <prvDeleteTCB+0x54>
	}
 8005526:	bf00      	nop
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
	...

08005530 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005536:	4b0e      	ldr	r3, [pc, #56]	; (8005570 <prvResetNextTaskUnblockTime+0x40>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <prvResetNextTaskUnblockTime+0x14>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <prvResetNextTaskUnblockTime+0x16>
 8005544:	2300      	movs	r3, #0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d004      	beq.n	8005554 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800554a:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <prvResetNextTaskUnblockTime+0x44>)
 800554c:	f04f 32ff 	mov.w	r2, #4294967295
 8005550:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005552:	e008      	b.n	8005566 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005554:	4b06      	ldr	r3, [pc, #24]	; (8005570 <prvResetNextTaskUnblockTime+0x40>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	4a04      	ldr	r2, [pc, #16]	; (8005574 <prvResetNextTaskUnblockTime+0x44>)
 8005564:	6013      	str	r3, [r2, #0]
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr
 8005570:	20000be0 	.word	0x20000be0
 8005574:	20000c48 	.word	0x20000c48

08005578 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800557e:	4b0b      	ldr	r3, [pc, #44]	; (80055ac <xTaskGetSchedulerState+0x34>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d102      	bne.n	800558c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005586:	2301      	movs	r3, #1
 8005588:	607b      	str	r3, [r7, #4]
 800558a:	e008      	b.n	800559e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800558c:	4b08      	ldr	r3, [pc, #32]	; (80055b0 <xTaskGetSchedulerState+0x38>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d102      	bne.n	800559a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005594:	2302      	movs	r3, #2
 8005596:	607b      	str	r3, [r7, #4]
 8005598:	e001      	b.n	800559e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800559a:	2300      	movs	r3, #0
 800559c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800559e:	687b      	ldr	r3, [r7, #4]
	}
 80055a0:	4618      	mov	r0, r3
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	20000c34 	.word	0x20000c34
 80055b0:	20000c50 	.word	0x20000c50

080055b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d056      	beq.n	8005678 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055ca:	4b2e      	ldr	r3, [pc, #184]	; (8005684 <xTaskPriorityDisinherit+0xd0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d00a      	beq.n	80055ea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80055d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d8:	f383 8811 	msr	BASEPRI, r3
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	f3bf 8f4f 	dsb	sy
 80055e4:	60fb      	str	r3, [r7, #12]
}
 80055e6:	bf00      	nop
 80055e8:	e7fe      	b.n	80055e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10a      	bne.n	8005608 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80055f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f6:	f383 8811 	msr	BASEPRI, r3
 80055fa:	f3bf 8f6f 	isb	sy
 80055fe:	f3bf 8f4f 	dsb	sy
 8005602:	60bb      	str	r3, [r7, #8]
}
 8005604:	bf00      	nop
 8005606:	e7fe      	b.n	8005606 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560c:	1e5a      	subs	r2, r3, #1
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561a:	429a      	cmp	r2, r3
 800561c:	d02c      	beq.n	8005678 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005622:	2b00      	cmp	r3, #0
 8005624:	d128      	bne.n	8005678 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	3304      	adds	r3, #4
 800562a:	4618      	mov	r0, r3
 800562c:	f7fe fbdc 	bl	8003de8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005648:	4b0f      	ldr	r3, [pc, #60]	; (8005688 <xTaskPriorityDisinherit+0xd4>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d903      	bls.n	8005658 <xTaskPriorityDisinherit+0xa4>
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	4a0c      	ldr	r2, [pc, #48]	; (8005688 <xTaskPriorityDisinherit+0xd4>)
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800565c:	4613      	mov	r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4a09      	ldr	r2, [pc, #36]	; (800568c <xTaskPriorityDisinherit+0xd8>)
 8005666:	441a      	add	r2, r3
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	3304      	adds	r3, #4
 800566c:	4619      	mov	r1, r3
 800566e:	4610      	mov	r0, r2
 8005670:	f7fe fb5f 	bl	8003d32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005674:	2301      	movs	r3, #1
 8005676:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005678:	697b      	ldr	r3, [r7, #20]
	}
 800567a:	4618      	mov	r0, r3
 800567c:	3718      	adds	r7, #24
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	20000754 	.word	0x20000754
 8005688:	20000c30 	.word	0x20000c30
 800568c:	20000758 	.word	0x20000758

08005690 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800569a:	4b21      	ldr	r3, [pc, #132]	; (8005720 <prvAddCurrentTaskToDelayedList+0x90>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056a0:	4b20      	ldr	r3, [pc, #128]	; (8005724 <prvAddCurrentTaskToDelayedList+0x94>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3304      	adds	r3, #4
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7fe fb9e 	bl	8003de8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b2:	d10a      	bne.n	80056ca <prvAddCurrentTaskToDelayedList+0x3a>
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d007      	beq.n	80056ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056ba:	4b1a      	ldr	r3, [pc, #104]	; (8005724 <prvAddCurrentTaskToDelayedList+0x94>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3304      	adds	r3, #4
 80056c0:	4619      	mov	r1, r3
 80056c2:	4819      	ldr	r0, [pc, #100]	; (8005728 <prvAddCurrentTaskToDelayedList+0x98>)
 80056c4:	f7fe fb35 	bl	8003d32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056c8:	e026      	b.n	8005718 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4413      	add	r3, r2
 80056d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056d2:	4b14      	ldr	r3, [pc, #80]	; (8005724 <prvAddCurrentTaskToDelayedList+0x94>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d209      	bcs.n	80056f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056e2:	4b12      	ldr	r3, [pc, #72]	; (800572c <prvAddCurrentTaskToDelayedList+0x9c>)
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	4b0f      	ldr	r3, [pc, #60]	; (8005724 <prvAddCurrentTaskToDelayedList+0x94>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4619      	mov	r1, r3
 80056ee:	4610      	mov	r0, r2
 80056f0:	f7fe fb42 	bl	8003d78 <vListInsert>
}
 80056f4:	e010      	b.n	8005718 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056f6:	4b0e      	ldr	r3, [pc, #56]	; (8005730 <prvAddCurrentTaskToDelayedList+0xa0>)
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <prvAddCurrentTaskToDelayedList+0x94>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3304      	adds	r3, #4
 8005700:	4619      	mov	r1, r3
 8005702:	4610      	mov	r0, r2
 8005704:	f7fe fb38 	bl	8003d78 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005708:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <prvAddCurrentTaskToDelayedList+0xa4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	429a      	cmp	r2, r3
 8005710:	d202      	bcs.n	8005718 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005712:	4a08      	ldr	r2, [pc, #32]	; (8005734 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	6013      	str	r3, [r2, #0]
}
 8005718:	bf00      	nop
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	20000c2c 	.word	0x20000c2c
 8005724:	20000754 	.word	0x20000754
 8005728:	20000c14 	.word	0x20000c14
 800572c:	20000be4 	.word	0x20000be4
 8005730:	20000be0 	.word	0x20000be0
 8005734:	20000c48 	.word	0x20000c48

08005738 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	; 0x28
 800573c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005742:	f000 facb 	bl	8005cdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005746:	4b1c      	ldr	r3, [pc, #112]	; (80057b8 <xTimerCreateTimerTask+0x80>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d021      	beq.n	8005792 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800574e:	2300      	movs	r3, #0
 8005750:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005752:	2300      	movs	r3, #0
 8005754:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005756:	1d3a      	adds	r2, r7, #4
 8005758:	f107 0108 	add.w	r1, r7, #8
 800575c:	f107 030c 	add.w	r3, r7, #12
 8005760:	4618      	mov	r0, r3
 8005762:	f7fe faa1 	bl	8003ca8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005766:	6879      	ldr	r1, [r7, #4]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	9202      	str	r2, [sp, #8]
 800576e:	9301      	str	r3, [sp, #4]
 8005770:	2302      	movs	r3, #2
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	2300      	movs	r3, #0
 8005776:	460a      	mov	r2, r1
 8005778:	4910      	ldr	r1, [pc, #64]	; (80057bc <xTimerCreateTimerTask+0x84>)
 800577a:	4811      	ldr	r0, [pc, #68]	; (80057c0 <xTimerCreateTimerTask+0x88>)
 800577c:	f7ff f8c2 	bl	8004904 <xTaskCreateStatic>
 8005780:	4603      	mov	r3, r0
 8005782:	4a10      	ldr	r2, [pc, #64]	; (80057c4 <xTimerCreateTimerTask+0x8c>)
 8005784:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005786:	4b0f      	ldr	r3, [pc, #60]	; (80057c4 <xTimerCreateTimerTask+0x8c>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800578e:	2301      	movs	r3, #1
 8005790:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10a      	bne.n	80057ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800579c:	f383 8811 	msr	BASEPRI, r3
 80057a0:	f3bf 8f6f 	isb	sy
 80057a4:	f3bf 8f4f 	dsb	sy
 80057a8:	613b      	str	r3, [r7, #16]
}
 80057aa:	bf00      	nop
 80057ac:	e7fe      	b.n	80057ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80057ae:	697b      	ldr	r3, [r7, #20]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3718      	adds	r7, #24
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	20000c8c 	.word	0x20000c8c
 80057bc:	0800812c 	.word	0x0800812c
 80057c0:	080058e5 	.word	0x080058e5
 80057c4:	20000c90 	.word	0x20000c90

080057c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b08a      	sub	sp, #40	; 0x28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80057d6:	2300      	movs	r3, #0
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10a      	bne.n	80057f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80057e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e4:	f383 8811 	msr	BASEPRI, r3
 80057e8:	f3bf 8f6f 	isb	sy
 80057ec:	f3bf 8f4f 	dsb	sy
 80057f0:	623b      	str	r3, [r7, #32]
}
 80057f2:	bf00      	nop
 80057f4:	e7fe      	b.n	80057f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80057f6:	4b1a      	ldr	r3, [pc, #104]	; (8005860 <xTimerGenericCommand+0x98>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d02a      	beq.n	8005854 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	2b05      	cmp	r3, #5
 800580e:	dc18      	bgt.n	8005842 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005810:	f7ff feb2 	bl	8005578 <xTaskGetSchedulerState>
 8005814:	4603      	mov	r3, r0
 8005816:	2b02      	cmp	r3, #2
 8005818:	d109      	bne.n	800582e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800581a:	4b11      	ldr	r3, [pc, #68]	; (8005860 <xTimerGenericCommand+0x98>)
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	f107 0110 	add.w	r1, r7, #16
 8005822:	2300      	movs	r3, #0
 8005824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005826:	f7fe fc49 	bl	80040bc <xQueueGenericSend>
 800582a:	6278      	str	r0, [r7, #36]	; 0x24
 800582c:	e012      	b.n	8005854 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800582e:	4b0c      	ldr	r3, [pc, #48]	; (8005860 <xTimerGenericCommand+0x98>)
 8005830:	6818      	ldr	r0, [r3, #0]
 8005832:	f107 0110 	add.w	r1, r7, #16
 8005836:	2300      	movs	r3, #0
 8005838:	2200      	movs	r2, #0
 800583a:	f7fe fc3f 	bl	80040bc <xQueueGenericSend>
 800583e:	6278      	str	r0, [r7, #36]	; 0x24
 8005840:	e008      	b.n	8005854 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005842:	4b07      	ldr	r3, [pc, #28]	; (8005860 <xTimerGenericCommand+0x98>)
 8005844:	6818      	ldr	r0, [r3, #0]
 8005846:	f107 0110 	add.w	r1, r7, #16
 800584a:	2300      	movs	r3, #0
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	f7fe fd33 	bl	80042b8 <xQueueGenericSendFromISR>
 8005852:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005856:	4618      	mov	r0, r3
 8005858:	3728      	adds	r7, #40	; 0x28
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	20000c8c 	.word	0x20000c8c

08005864 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b088      	sub	sp, #32
 8005868:	af02      	add	r7, sp, #8
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800586e:	4b1c      	ldr	r3, [pc, #112]	; (80058e0 <prvProcessExpiredTimer+0x7c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	3304      	adds	r3, #4
 800587c:	4618      	mov	r0, r3
 800587e:	f7fe fab3 	bl	8003de8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d122      	bne.n	80058d0 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	699a      	ldr	r2, [r3, #24]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	18d1      	adds	r1, r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	6978      	ldr	r0, [r7, #20]
 8005898:	f000 f8c8 	bl	8005a2c <prvInsertTimerInActiveList>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d016      	beq.n	80058d0 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80058a2:	2300      	movs	r3, #0
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	2300      	movs	r3, #0
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	2100      	movs	r1, #0
 80058ac:	6978      	ldr	r0, [r7, #20]
 80058ae:	f7ff ff8b 	bl	80057c8 <xTimerGenericCommand>
 80058b2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10a      	bne.n	80058d0 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	60fb      	str	r3, [r7, #12]
}
 80058cc:	bf00      	nop
 80058ce:	e7fe      	b.n	80058ce <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	6978      	ldr	r0, [r7, #20]
 80058d6:	4798      	blx	r3
}
 80058d8:	bf00      	nop
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	20000c84 	.word	0x20000c84

080058e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058ec:	f107 0308 	add.w	r3, r7, #8
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 f857 	bl	80059a4 <prvGetNextExpireTime>
 80058f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	4619      	mov	r1, r3
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f000 f803 	bl	8005908 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005902:	f000 f8d5 	bl	8005ab0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005906:	e7f1      	b.n	80058ec <prvTimerTask+0x8>

08005908 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005912:	f7ff fa2f 	bl	8004d74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005916:	f107 0308 	add.w	r3, r7, #8
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f866 	bl	80059ec <prvSampleTimeNow>
 8005920:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d130      	bne.n	800598a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10a      	bne.n	8005944 <prvProcessTimerOrBlockTask+0x3c>
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	429a      	cmp	r2, r3
 8005934:	d806      	bhi.n	8005944 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005936:	f7ff fa2b 	bl	8004d90 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800593a:	68f9      	ldr	r1, [r7, #12]
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7ff ff91 	bl	8005864 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005942:	e024      	b.n	800598e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d008      	beq.n	800595c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800594a:	4b13      	ldr	r3, [pc, #76]	; (8005998 <prvProcessTimerOrBlockTask+0x90>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	bf0c      	ite	eq
 8005954:	2301      	moveq	r3, #1
 8005956:	2300      	movne	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800595c:	4b0f      	ldr	r3, [pc, #60]	; (800599c <prvProcessTimerOrBlockTask+0x94>)
 800595e:	6818      	ldr	r0, [r3, #0]
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	683a      	ldr	r2, [r7, #0]
 8005968:	4619      	mov	r1, r3
 800596a:	f7fe ff97 	bl	800489c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800596e:	f7ff fa0f 	bl	8004d90 <xTaskResumeAll>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10a      	bne.n	800598e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005978:	4b09      	ldr	r3, [pc, #36]	; (80059a0 <prvProcessTimerOrBlockTask+0x98>)
 800597a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	f3bf 8f6f 	isb	sy
}
 8005988:	e001      	b.n	800598e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800598a:	f7ff fa01 	bl	8004d90 <xTaskResumeAll>
}
 800598e:	bf00      	nop
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	20000c88 	.word	0x20000c88
 800599c:	20000c8c 	.word	0x20000c8c
 80059a0:	e000ed04 	.word	0xe000ed04

080059a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059ac:	4b0e      	ldr	r3, [pc, #56]	; (80059e8 <prvGetNextExpireTime+0x44>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	bf0c      	ite	eq
 80059b6:	2301      	moveq	r3, #1
 80059b8:	2300      	movne	r3, #0
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	461a      	mov	r2, r3
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d105      	bne.n	80059d6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059ca:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <prvGetNextExpireTime+0x44>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	e001      	b.n	80059da <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80059d6:	2300      	movs	r3, #0
 80059d8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80059da:	68fb      	ldr	r3, [r7, #12]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000c84 	.word	0x20000c84

080059ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80059f4:	f7ff fa6a 	bl	8004ecc <xTaskGetTickCount>
 80059f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80059fa:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <prvSampleTimeNow+0x3c>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d205      	bcs.n	8005a10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005a04:	f000 f908 	bl	8005c18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	e002      	b.n	8005a16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005a16:	4a04      	ldr	r2, [pc, #16]	; (8005a28 <prvSampleTimeNow+0x3c>)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000c94 	.word	0x20000c94

08005a2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
 8005a38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d812      	bhi.n	8005a78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	1ad2      	subs	r2, r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d302      	bcc.n	8005a66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005a60:	2301      	movs	r3, #1
 8005a62:	617b      	str	r3, [r7, #20]
 8005a64:	e01b      	b.n	8005a9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005a66:	4b10      	ldr	r3, [pc, #64]	; (8005aa8 <prvInsertTimerInActiveList+0x7c>)
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	4619      	mov	r1, r3
 8005a70:	4610      	mov	r0, r2
 8005a72:	f7fe f981 	bl	8003d78 <vListInsert>
 8005a76:	e012      	b.n	8005a9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d206      	bcs.n	8005a8e <prvInsertTimerInActiveList+0x62>
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d302      	bcc.n	8005a8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	e007      	b.n	8005a9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a8e:	4b07      	ldr	r3, [pc, #28]	; (8005aac <prvInsertTimerInActiveList+0x80>)
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	3304      	adds	r3, #4
 8005a96:	4619      	mov	r1, r3
 8005a98:	4610      	mov	r0, r2
 8005a9a:	f7fe f96d 	bl	8003d78 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005a9e:	697b      	ldr	r3, [r7, #20]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20000c88 	.word	0x20000c88
 8005aac:	20000c84 	.word	0x20000c84

08005ab0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08e      	sub	sp, #56	; 0x38
 8005ab4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ab6:	e09d      	b.n	8005bf4 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	da18      	bge.n	8005af0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005abe:	1d3b      	adds	r3, r7, #4
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10a      	bne.n	8005ae0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	61fb      	str	r3, [r7, #28]
}
 8005adc:	bf00      	nop
 8005ade:	e7fe      	b.n	8005ade <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ae6:	6850      	ldr	r0, [r2, #4]
 8005ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aea:	6892      	ldr	r2, [r2, #8]
 8005aec:	4611      	mov	r1, r2
 8005aee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	db7d      	blt.n	8005bf2 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d004      	beq.n	8005b0c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	3304      	adds	r3, #4
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7fe f96e 	bl	8003de8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b0c:	463b      	mov	r3, r7
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff ff6c 	bl	80059ec <prvSampleTimeNow>
 8005b14:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b09      	cmp	r3, #9
 8005b1a:	d86b      	bhi.n	8005bf4 <prvProcessReceivedCommands+0x144>
 8005b1c:	a201      	add	r2, pc, #4	; (adr r2, 8005b24 <prvProcessReceivedCommands+0x74>)
 8005b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b22:	bf00      	nop
 8005b24:	08005b4d 	.word	0x08005b4d
 8005b28:	08005b4d 	.word	0x08005b4d
 8005b2c:	08005b4d 	.word	0x08005b4d
 8005b30:	08005bf5 	.word	0x08005bf5
 8005b34:	08005ba9 	.word	0x08005ba9
 8005b38:	08005be1 	.word	0x08005be1
 8005b3c:	08005b4d 	.word	0x08005b4d
 8005b40:	08005b4d 	.word	0x08005b4d
 8005b44:	08005bf5 	.word	0x08005bf5
 8005b48:	08005ba9 	.word	0x08005ba9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	18d1      	adds	r1, r2, r3
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b5a:	f7ff ff67 	bl	8005a2c <prvInsertTimerInActiveList>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d047      	beq.n	8005bf4 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b6a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d13f      	bne.n	8005bf4 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	441a      	add	r2, r3
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	2300      	movs	r3, #0
 8005b82:	2100      	movs	r1, #0
 8005b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b86:	f7ff fe1f 	bl	80057c8 <xTimerGenericCommand>
 8005b8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d130      	bne.n	8005bf4 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	61bb      	str	r3, [r7, #24]
}
 8005ba4:	bf00      	nop
 8005ba6:	e7fe      	b.n	8005ba6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10a      	bne.n	8005bcc <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8005bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	617b      	str	r3, [r7, #20]
}
 8005bc8:	bf00      	nop
 8005bca:	e7fe      	b.n	8005bca <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bce:	699a      	ldr	r2, [r3, #24]
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd2:	18d1      	adds	r1, r2, r3
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bda:	f7ff ff27 	bl	8005a2c <prvInsertTimerInActiveList>
					break;
 8005bde:	e009      	b.n	8005bf4 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d104      	bne.n	8005bf4 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8005bea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bec:	f000 fb6a 	bl	80062c4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005bf0:	e000      	b.n	8005bf4 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005bf2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005bf4:	4b07      	ldr	r3, [pc, #28]	; (8005c14 <prvProcessReceivedCommands+0x164>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	1d39      	adds	r1, r7, #4
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7fe fbf3 	bl	80043e8 <xQueueReceive>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f47f af57 	bne.w	8005ab8 <prvProcessReceivedCommands+0x8>
	}
}
 8005c0a:	bf00      	nop
 8005c0c:	bf00      	nop
 8005c0e:	3730      	adds	r7, #48	; 0x30
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000c8c 	.word	0x20000c8c

08005c18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b088      	sub	sp, #32
 8005c1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005c1e:	e045      	b.n	8005cac <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c20:	4b2c      	ldr	r3, [pc, #176]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c2a:	4b2a      	ldr	r3, [pc, #168]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	3304      	adds	r3, #4
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f7fe f8d5 	bl	8003de8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	68f8      	ldr	r0, [r7, #12]
 8005c44:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d12e      	bne.n	8005cac <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	4413      	add	r3, r2
 8005c56:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d90e      	bls.n	8005c7e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c6c:	4b19      	ldr	r3, [pc, #100]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3304      	adds	r3, #4
 8005c74:	4619      	mov	r1, r3
 8005c76:	4610      	mov	r0, r2
 8005c78:	f7fe f87e 	bl	8003d78 <vListInsert>
 8005c7c:	e016      	b.n	8005cac <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c7e:	2300      	movs	r3, #0
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	2300      	movs	r3, #0
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	2100      	movs	r1, #0
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f7ff fd9d 	bl	80057c8 <xTimerGenericCommand>
 8005c8e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10a      	bne.n	8005cac <prvSwitchTimerLists+0x94>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	603b      	str	r3, [r7, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	e7fe      	b.n	8005caa <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005cac:	4b09      	ldr	r3, [pc, #36]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1b4      	bne.n	8005c20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005cb6:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005cbc:	4b06      	ldr	r3, [pc, #24]	; (8005cd8 <prvSwitchTimerLists+0xc0>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a04      	ldr	r2, [pc, #16]	; (8005cd4 <prvSwitchTimerLists+0xbc>)
 8005cc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005cc4:	4a04      	ldr	r2, [pc, #16]	; (8005cd8 <prvSwitchTimerLists+0xc0>)
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	6013      	str	r3, [r2, #0]
}
 8005cca:	bf00      	nop
 8005ccc:	3718      	adds	r7, #24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	20000c84 	.word	0x20000c84
 8005cd8:	20000c88 	.word	0x20000c88

08005cdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005ce2:	f000 f92b 	bl	8005f3c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005ce6:	4b15      	ldr	r3, [pc, #84]	; (8005d3c <prvCheckForValidListAndQueue+0x60>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d120      	bne.n	8005d30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005cee:	4814      	ldr	r0, [pc, #80]	; (8005d40 <prvCheckForValidListAndQueue+0x64>)
 8005cf0:	f7fd fff4 	bl	8003cdc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005cf4:	4813      	ldr	r0, [pc, #76]	; (8005d44 <prvCheckForValidListAndQueue+0x68>)
 8005cf6:	f7fd fff1 	bl	8003cdc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005cfa:	4b13      	ldr	r3, [pc, #76]	; (8005d48 <prvCheckForValidListAndQueue+0x6c>)
 8005cfc:	4a10      	ldr	r2, [pc, #64]	; (8005d40 <prvCheckForValidListAndQueue+0x64>)
 8005cfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005d00:	4b12      	ldr	r3, [pc, #72]	; (8005d4c <prvCheckForValidListAndQueue+0x70>)
 8005d02:	4a10      	ldr	r2, [pc, #64]	; (8005d44 <prvCheckForValidListAndQueue+0x68>)
 8005d04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005d06:	2300      	movs	r3, #0
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	4b11      	ldr	r3, [pc, #68]	; (8005d50 <prvCheckForValidListAndQueue+0x74>)
 8005d0c:	4a11      	ldr	r2, [pc, #68]	; (8005d54 <prvCheckForValidListAndQueue+0x78>)
 8005d0e:	2110      	movs	r1, #16
 8005d10:	200a      	movs	r0, #10
 8005d12:	f7fe f8fb 	bl	8003f0c <xQueueGenericCreateStatic>
 8005d16:	4603      	mov	r3, r0
 8005d18:	4a08      	ldr	r2, [pc, #32]	; (8005d3c <prvCheckForValidListAndQueue+0x60>)
 8005d1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005d1c:	4b07      	ldr	r3, [pc, #28]	; (8005d3c <prvCheckForValidListAndQueue+0x60>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d005      	beq.n	8005d30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <prvCheckForValidListAndQueue+0x60>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	490b      	ldr	r1, [pc, #44]	; (8005d58 <prvCheckForValidListAndQueue+0x7c>)
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fe fd8e 	bl	800484c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d30:	f000 f934 	bl	8005f9c <vPortExitCritical>
}
 8005d34:	bf00      	nop
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000c8c 	.word	0x20000c8c
 8005d40:	20000c5c 	.word	0x20000c5c
 8005d44:	20000c70 	.word	0x20000c70
 8005d48:	20000c84 	.word	0x20000c84
 8005d4c:	20000c88 	.word	0x20000c88
 8005d50:	20000d38 	.word	0x20000d38
 8005d54:	20000c98 	.word	0x20000c98
 8005d58:	08008134 	.word	0x08008134

08005d5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	3b04      	subs	r3, #4
 8005d6c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	3b04      	subs	r3, #4
 8005d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f023 0201 	bic.w	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	3b04      	subs	r3, #4
 8005d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d8c:	4a08      	ldr	r2, [pc, #32]	; (8005db0 <pxPortInitialiseStack+0x54>)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3b14      	subs	r3, #20
 8005d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3b20      	subs	r3, #32
 8005da2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005da4:	68fb      	ldr	r3, [r7, #12]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bc80      	pop	{r7}
 8005dae:	4770      	bx	lr
 8005db0:	08005db5 	.word	0x08005db5

08005db4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005dbe:	4b12      	ldr	r3, [pc, #72]	; (8005e08 <prvTaskExitError+0x54>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc6:	d00a      	beq.n	8005dde <prvTaskExitError+0x2a>
	__asm volatile
 8005dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dcc:	f383 8811 	msr	BASEPRI, r3
 8005dd0:	f3bf 8f6f 	isb	sy
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	60fb      	str	r3, [r7, #12]
}
 8005dda:	bf00      	nop
 8005ddc:	e7fe      	b.n	8005ddc <prvTaskExitError+0x28>
	__asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	60bb      	str	r3, [r7, #8]
}
 8005df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005df2:	bf00      	nop
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0fc      	beq.n	8005df4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005dfa:	bf00      	nop
 8005dfc:	bf00      	nop
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bc80      	pop	{r7}
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	20000008 	.word	0x20000008
 8005e0c:	00000000 	.word	0x00000000

08005e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e10:	4b07      	ldr	r3, [pc, #28]	; (8005e30 <pxCurrentTCBConst2>)
 8005e12:	6819      	ldr	r1, [r3, #0]
 8005e14:	6808      	ldr	r0, [r1, #0]
 8005e16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005e1a:	f380 8809 	msr	PSP, r0
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f04f 0000 	mov.w	r0, #0
 8005e26:	f380 8811 	msr	BASEPRI, r0
 8005e2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005e2e:	4770      	bx	lr

08005e30 <pxCurrentTCBConst2>:
 8005e30:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop

08005e38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005e38:	4806      	ldr	r0, [pc, #24]	; (8005e54 <prvPortStartFirstTask+0x1c>)
 8005e3a:	6800      	ldr	r0, [r0, #0]
 8005e3c:	6800      	ldr	r0, [r0, #0]
 8005e3e:	f380 8808 	msr	MSP, r0
 8005e42:	b662      	cpsie	i
 8005e44:	b661      	cpsie	f
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	df00      	svc	0
 8005e50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e52:	bf00      	nop
 8005e54:	e000ed08 	.word	0xe000ed08

08005e58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005e5e:	4b32      	ldr	r3, [pc, #200]	; (8005f28 <xPortStartScheduler+0xd0>)
 8005e60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	22ff      	movs	r2, #255	; 0xff
 8005e6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e78:	78fb      	ldrb	r3, [r7, #3]
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	4b2a      	ldr	r3, [pc, #168]	; (8005f2c <xPortStartScheduler+0xd4>)
 8005e84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e86:	4b2a      	ldr	r3, [pc, #168]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005e88:	2207      	movs	r2, #7
 8005e8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e8c:	e009      	b.n	8005ea2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005e8e:	4b28      	ldr	r3, [pc, #160]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	4a26      	ldr	r2, [pc, #152]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005e96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e98:	78fb      	ldrb	r3, [r7, #3]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ea2:	78fb      	ldrb	r3, [r7, #3]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eaa:	2b80      	cmp	r3, #128	; 0x80
 8005eac:	d0ef      	beq.n	8005e8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005eae:	4b20      	ldr	r3, [pc, #128]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f1c3 0307 	rsb	r3, r3, #7
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d00a      	beq.n	8005ed0 <xPortStartScheduler+0x78>
	__asm volatile
 8005eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebe:	f383 8811 	msr	BASEPRI, r3
 8005ec2:	f3bf 8f6f 	isb	sy
 8005ec6:	f3bf 8f4f 	dsb	sy
 8005eca:	60bb      	str	r3, [r7, #8]
}
 8005ecc:	bf00      	nop
 8005ece:	e7fe      	b.n	8005ece <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005ed0:	4b17      	ldr	r3, [pc, #92]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	021b      	lsls	r3, r3, #8
 8005ed6:	4a16      	ldr	r2, [pc, #88]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005ed8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005eda:	4b15      	ldr	r3, [pc, #84]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005ee2:	4a13      	ldr	r2, [pc, #76]	; (8005f30 <xPortStartScheduler+0xd8>)
 8005ee4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005eee:	4b11      	ldr	r3, [pc, #68]	; (8005f34 <xPortStartScheduler+0xdc>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a10      	ldr	r2, [pc, #64]	; (8005f34 <xPortStartScheduler+0xdc>)
 8005ef4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ef8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005efa:	4b0e      	ldr	r3, [pc, #56]	; (8005f34 <xPortStartScheduler+0xdc>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a0d      	ldr	r2, [pc, #52]	; (8005f34 <xPortStartScheduler+0xdc>)
 8005f00:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005f04:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f06:	f000 f8b9 	bl	800607c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <xPortStartScheduler+0xe0>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f10:	f7ff ff92 	bl	8005e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f14:	f7ff f8a6 	bl	8005064 <vTaskSwitchContext>
	prvTaskExitError();
 8005f18:	f7ff ff4c 	bl	8005db4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	e000e400 	.word	0xe000e400
 8005f2c:	20000d88 	.word	0x20000d88
 8005f30:	20000d8c 	.word	0x20000d8c
 8005f34:	e000ed20 	.word	0xe000ed20
 8005f38:	20000008 	.word	0x20000008

08005f3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
	__asm volatile
 8005f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	607b      	str	r3, [r7, #4]
}
 8005f54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f56:	4b0f      	ldr	r3, [pc, #60]	; (8005f94 <vPortEnterCritical+0x58>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	4a0d      	ldr	r2, [pc, #52]	; (8005f94 <vPortEnterCritical+0x58>)
 8005f5e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f60:	4b0c      	ldr	r3, [pc, #48]	; (8005f94 <vPortEnterCritical+0x58>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d10f      	bne.n	8005f88 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f68:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <vPortEnterCritical+0x5c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00a      	beq.n	8005f88 <vPortEnterCritical+0x4c>
	__asm volatile
 8005f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	603b      	str	r3, [r7, #0]
}
 8005f84:	bf00      	nop
 8005f86:	e7fe      	b.n	8005f86 <vPortEnterCritical+0x4a>
	}
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bc80      	pop	{r7}
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	20000008 	.word	0x20000008
 8005f98:	e000ed04 	.word	0xe000ed04

08005f9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005fa2:	4b11      	ldr	r3, [pc, #68]	; (8005fe8 <vPortExitCritical+0x4c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10a      	bne.n	8005fc0 <vPortExitCritical+0x24>
	__asm volatile
 8005faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fae:	f383 8811 	msr	BASEPRI, r3
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	f3bf 8f4f 	dsb	sy
 8005fba:	607b      	str	r3, [r7, #4]
}
 8005fbc:	bf00      	nop
 8005fbe:	e7fe      	b.n	8005fbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005fc0:	4b09      	ldr	r3, [pc, #36]	; (8005fe8 <vPortExitCritical+0x4c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	4a08      	ldr	r2, [pc, #32]	; (8005fe8 <vPortExitCritical+0x4c>)
 8005fc8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005fca:	4b07      	ldr	r3, [pc, #28]	; (8005fe8 <vPortExitCritical+0x4c>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d105      	bne.n	8005fde <vPortExitCritical+0x42>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	f383 8811 	msr	BASEPRI, r3
}
 8005fdc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005fde:	bf00      	nop
 8005fe0:	370c      	adds	r7, #12
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr
 8005fe8:	20000008 	.word	0x20000008
 8005fec:	00000000 	.word	0x00000000

08005ff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005ff0:	f3ef 8009 	mrs	r0, PSP
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	4b0d      	ldr	r3, [pc, #52]	; (8006030 <pxCurrentTCBConst>)
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006000:	6010      	str	r0, [r2, #0]
 8006002:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006006:	f04f 0050 	mov.w	r0, #80	; 0x50
 800600a:	f380 8811 	msr	BASEPRI, r0
 800600e:	f7ff f829 	bl	8005064 <vTaskSwitchContext>
 8006012:	f04f 0000 	mov.w	r0, #0
 8006016:	f380 8811 	msr	BASEPRI, r0
 800601a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800601e:	6819      	ldr	r1, [r3, #0]
 8006020:	6808      	ldr	r0, [r1, #0]
 8006022:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006026:	f380 8809 	msr	PSP, r0
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	4770      	bx	lr

08006030 <pxCurrentTCBConst>:
 8006030:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop

08006038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b082      	sub	sp, #8
 800603c:	af00      	add	r7, sp, #0
	__asm volatile
 800603e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006042:	f383 8811 	msr	BASEPRI, r3
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	f3bf 8f4f 	dsb	sy
 800604e:	607b      	str	r3, [r7, #4]
}
 8006050:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006052:	f7fe ff49 	bl	8004ee8 <xTaskIncrementTick>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800605c:	4b06      	ldr	r3, [pc, #24]	; (8006078 <SysTick_Handler+0x40>)
 800605e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	2300      	movs	r3, #0
 8006066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	f383 8811 	msr	BASEPRI, r3
}
 800606e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006070:	bf00      	nop
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	e000ed04 	.word	0xe000ed04

0800607c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800607c:	b480      	push	{r7}
 800607e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006080:	4b0a      	ldr	r3, [pc, #40]	; (80060ac <vPortSetupTimerInterrupt+0x30>)
 8006082:	2200      	movs	r2, #0
 8006084:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006086:	4b0a      	ldr	r3, [pc, #40]	; (80060b0 <vPortSetupTimerInterrupt+0x34>)
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800608c:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <vPortSetupTimerInterrupt+0x38>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a09      	ldr	r2, [pc, #36]	; (80060b8 <vPortSetupTimerInterrupt+0x3c>)
 8006092:	fba2 2303 	umull	r2, r3, r2, r3
 8006096:	099b      	lsrs	r3, r3, #6
 8006098:	4a08      	ldr	r2, [pc, #32]	; (80060bc <vPortSetupTimerInterrupt+0x40>)
 800609a:	3b01      	subs	r3, #1
 800609c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800609e:	4b03      	ldr	r3, [pc, #12]	; (80060ac <vPortSetupTimerInterrupt+0x30>)
 80060a0:	2207      	movs	r2, #7
 80060a2:	601a      	str	r2, [r3, #0]
}
 80060a4:	bf00      	nop
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr
 80060ac:	e000e010 	.word	0xe000e010
 80060b0:	e000e018 	.word	0xe000e018
 80060b4:	2000000c 	.word	0x2000000c
 80060b8:	10624dd3 	.word	0x10624dd3
 80060bc:	e000e014 	.word	0xe000e014

080060c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80060c6:	f3ef 8305 	mrs	r3, IPSR
 80060ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2b0f      	cmp	r3, #15
 80060d0:	d914      	bls.n	80060fc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060d2:	4a16      	ldr	r2, [pc, #88]	; (800612c <vPortValidateInterruptPriority+0x6c>)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	4413      	add	r3, r2
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060dc:	4b14      	ldr	r3, [pc, #80]	; (8006130 <vPortValidateInterruptPriority+0x70>)
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	7afa      	ldrb	r2, [r7, #11]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d20a      	bcs.n	80060fc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ea:	f383 8811 	msr	BASEPRI, r3
 80060ee:	f3bf 8f6f 	isb	sy
 80060f2:	f3bf 8f4f 	dsb	sy
 80060f6:	607b      	str	r3, [r7, #4]
}
 80060f8:	bf00      	nop
 80060fa:	e7fe      	b.n	80060fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060fc:	4b0d      	ldr	r3, [pc, #52]	; (8006134 <vPortValidateInterruptPriority+0x74>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006104:	4b0c      	ldr	r3, [pc, #48]	; (8006138 <vPortValidateInterruptPriority+0x78>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	429a      	cmp	r2, r3
 800610a:	d90a      	bls.n	8006122 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800610c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006110:	f383 8811 	msr	BASEPRI, r3
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	603b      	str	r3, [r7, #0]
}
 800611e:	bf00      	nop
 8006120:	e7fe      	b.n	8006120 <vPortValidateInterruptPriority+0x60>
	}
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	bc80      	pop	{r7}
 800612a:	4770      	bx	lr
 800612c:	e000e3f0 	.word	0xe000e3f0
 8006130:	20000d88 	.word	0x20000d88
 8006134:	e000ed0c 	.word	0xe000ed0c
 8006138:	20000d8c 	.word	0x20000d8c

0800613c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08a      	sub	sp, #40	; 0x28
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006144:	2300      	movs	r3, #0
 8006146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006148:	f7fe fe14 	bl	8004d74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800614c:	4b58      	ldr	r3, [pc, #352]	; (80062b0 <pvPortMalloc+0x174>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d101      	bne.n	8006158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006154:	f000 f910 	bl	8006378 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006158:	4b56      	ldr	r3, [pc, #344]	; (80062b4 <pvPortMalloc+0x178>)
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4013      	ands	r3, r2
 8006160:	2b00      	cmp	r3, #0
 8006162:	f040 808e 	bne.w	8006282 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01d      	beq.n	80061a8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800616c:	2208      	movs	r2, #8
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4413      	add	r3, r2
 8006172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	2b00      	cmp	r3, #0
 800617c:	d014      	beq.n	80061a8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f023 0307 	bic.w	r3, r3, #7
 8006184:	3308      	adds	r3, #8
 8006186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <pvPortMalloc+0x6c>
	__asm volatile
 8006192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	617b      	str	r3, [r7, #20]
}
 80061a4:	bf00      	nop
 80061a6:	e7fe      	b.n	80061a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d069      	beq.n	8006282 <pvPortMalloc+0x146>
 80061ae:	4b42      	ldr	r3, [pc, #264]	; (80062b8 <pvPortMalloc+0x17c>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d864      	bhi.n	8006282 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80061b8:	4b40      	ldr	r3, [pc, #256]	; (80062bc <pvPortMalloc+0x180>)
 80061ba:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80061bc:	4b3f      	ldr	r3, [pc, #252]	; (80062bc <pvPortMalloc+0x180>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061c2:	e004      	b.n	80061ce <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80061c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80061c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d903      	bls.n	80061e0 <pvPortMalloc+0xa4>
 80061d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1f1      	bne.n	80061c4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061e0:	4b33      	ldr	r3, [pc, #204]	; (80062b0 <pvPortMalloc+0x174>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d04b      	beq.n	8006282 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2208      	movs	r2, #8
 80061f0:	4413      	add	r3, r2
 80061f2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	1ad2      	subs	r2, r2, r3
 8006204:	2308      	movs	r3, #8
 8006206:	005b      	lsls	r3, r3, #1
 8006208:	429a      	cmp	r2, r3
 800620a:	d91f      	bls.n	800624c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800620c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4413      	add	r3, r2
 8006212:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <pvPortMalloc+0xf8>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	613b      	str	r3, [r7, #16]
}
 8006230:	bf00      	nop
 8006232:	e7fe      	b.n	8006232 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	1ad2      	subs	r2, r2, r3
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006246:	69b8      	ldr	r0, [r7, #24]
 8006248:	f000 f8f8 	bl	800643c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800624c:	4b1a      	ldr	r3, [pc, #104]	; (80062b8 <pvPortMalloc+0x17c>)
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	4a18      	ldr	r2, [pc, #96]	; (80062b8 <pvPortMalloc+0x17c>)
 8006258:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800625a:	4b17      	ldr	r3, [pc, #92]	; (80062b8 <pvPortMalloc+0x17c>)
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	4b18      	ldr	r3, [pc, #96]	; (80062c0 <pvPortMalloc+0x184>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	429a      	cmp	r2, r3
 8006264:	d203      	bcs.n	800626e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006266:	4b14      	ldr	r3, [pc, #80]	; (80062b8 <pvPortMalloc+0x17c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a15      	ldr	r2, [pc, #84]	; (80062c0 <pvPortMalloc+0x184>)
 800626c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	685a      	ldr	r2, [r3, #4]
 8006272:	4b10      	ldr	r3, [pc, #64]	; (80062b4 <pvPortMalloc+0x178>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	431a      	orrs	r2, r3
 8006278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800627c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627e:	2200      	movs	r2, #0
 8006280:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006282:	f7fe fd85 	bl	8004d90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	f003 0307 	and.w	r3, r3, #7
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00a      	beq.n	80062a6 <pvPortMalloc+0x16a>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	60fb      	str	r3, [r7, #12]
}
 80062a2:	bf00      	nop
 80062a4:	e7fe      	b.n	80062a4 <pvPortMalloc+0x168>
	return pvReturn;
 80062a6:	69fb      	ldr	r3, [r7, #28]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3728      	adds	r7, #40	; 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20001c98 	.word	0x20001c98
 80062b4:	20001ca4 	.word	0x20001ca4
 80062b8:	20001c9c 	.word	0x20001c9c
 80062bc:	20001c90 	.word	0x20001c90
 80062c0:	20001ca0 	.word	0x20001ca0

080062c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d048      	beq.n	8006368 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062d6:	2308      	movs	r3, #8
 80062d8:	425b      	negs	r3, r3
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	4413      	add	r3, r2
 80062de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	4b21      	ldr	r3, [pc, #132]	; (8006370 <vPortFree+0xac>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4013      	ands	r3, r2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10a      	bne.n	8006308 <vPortFree+0x44>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	60fb      	str	r3, [r7, #12]
}
 8006304:	bf00      	nop
 8006306:	e7fe      	b.n	8006306 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00a      	beq.n	8006326 <vPortFree+0x62>
	__asm volatile
 8006310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006314:	f383 8811 	msr	BASEPRI, r3
 8006318:	f3bf 8f6f 	isb	sy
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	60bb      	str	r3, [r7, #8]
}
 8006322:	bf00      	nop
 8006324:	e7fe      	b.n	8006324 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	4b11      	ldr	r3, [pc, #68]	; (8006370 <vPortFree+0xac>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4013      	ands	r3, r2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d019      	beq.n	8006368 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d115      	bne.n	8006368 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	4b0b      	ldr	r3, [pc, #44]	; (8006370 <vPortFree+0xac>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	43db      	mvns	r3, r3
 8006346:	401a      	ands	r2, r3
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800634c:	f7fe fd12 	bl	8004d74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	4b07      	ldr	r3, [pc, #28]	; (8006374 <vPortFree+0xb0>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4413      	add	r3, r2
 800635a:	4a06      	ldr	r2, [pc, #24]	; (8006374 <vPortFree+0xb0>)
 800635c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800635e:	6938      	ldr	r0, [r7, #16]
 8006360:	f000 f86c 	bl	800643c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006364:	f7fe fd14 	bl	8004d90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006368:	bf00      	nop
 800636a:	3718      	adds	r7, #24
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	20001ca4 	.word	0x20001ca4
 8006374:	20001c9c 	.word	0x20001c9c

08006378 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800637e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8006382:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006384:	4b27      	ldr	r3, [pc, #156]	; (8006424 <prvHeapInit+0xac>)
 8006386:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00c      	beq.n	80063ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3307      	adds	r3, #7
 8006396:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0307 	bic.w	r3, r3, #7
 800639e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80063a0:	68ba      	ldr	r2, [r7, #8]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	4a1f      	ldr	r2, [pc, #124]	; (8006424 <prvHeapInit+0xac>)
 80063a8:	4413      	add	r3, r2
 80063aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063b0:	4a1d      	ldr	r2, [pc, #116]	; (8006428 <prvHeapInit+0xb0>)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063b6:	4b1c      	ldr	r3, [pc, #112]	; (8006428 <prvHeapInit+0xb0>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	4413      	add	r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063c4:	2208      	movs	r2, #8
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 0307 	bic.w	r3, r3, #7
 80063d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4a15      	ldr	r2, [pc, #84]	; (800642c <prvHeapInit+0xb4>)
 80063d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063da:	4b14      	ldr	r3, [pc, #80]	; (800642c <prvHeapInit+0xb4>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2200      	movs	r2, #0
 80063e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063e2:	4b12      	ldr	r3, [pc, #72]	; (800642c <prvHeapInit+0xb4>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2200      	movs	r2, #0
 80063e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	1ad2      	subs	r2, r2, r3
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063f8:	4b0c      	ldr	r3, [pc, #48]	; (800642c <prvHeapInit+0xb4>)
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	4a0a      	ldr	r2, [pc, #40]	; (8006430 <prvHeapInit+0xb8>)
 8006406:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	4a09      	ldr	r2, [pc, #36]	; (8006434 <prvHeapInit+0xbc>)
 800640e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006410:	4b09      	ldr	r3, [pc, #36]	; (8006438 <prvHeapInit+0xc0>)
 8006412:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006416:	601a      	str	r2, [r3, #0]
}
 8006418:	bf00      	nop
 800641a:	3714      	adds	r7, #20
 800641c:	46bd      	mov	sp, r7
 800641e:	bc80      	pop	{r7}
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	20000d90 	.word	0x20000d90
 8006428:	20001c90 	.word	0x20001c90
 800642c:	20001c98 	.word	0x20001c98
 8006430:	20001ca0 	.word	0x20001ca0
 8006434:	20001c9c 	.word	0x20001c9c
 8006438:	20001ca4 	.word	0x20001ca4

0800643c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006444:	4b27      	ldr	r3, [pc, #156]	; (80064e4 <prvInsertBlockIntoFreeList+0xa8>)
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	e002      	b.n	8006450 <prvInsertBlockIntoFreeList+0x14>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	429a      	cmp	r2, r3
 8006458:	d8f7      	bhi.n	800644a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	4413      	add	r3, r2
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	429a      	cmp	r2, r3
 800646a:	d108      	bne.n	800647e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	441a      	add	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	441a      	add	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d118      	bne.n	80064c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	4b14      	ldr	r3, [pc, #80]	; (80064e8 <prvInsertBlockIntoFreeList+0xac>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	429a      	cmp	r2, r3
 800649c:	d00d      	beq.n	80064ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	685a      	ldr	r2, [r3, #4]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	441a      	add	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	e008      	b.n	80064cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064ba:	4b0b      	ldr	r3, [pc, #44]	; (80064e8 <prvInsertBlockIntoFreeList+0xac>)
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	e003      	b.n	80064cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d002      	beq.n	80064da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	bc80      	pop	{r7}
 80064e2:	4770      	bx	lr
 80064e4:	20001c90 	.word	0x20001c90
 80064e8:	20001c98 	.word	0x20001c98

080064ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80064f2:	2300      	movs	r3, #0
 80064f4:	60fb      	str	r3, [r7, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80064f6:	463b      	mov	r3, r7
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	605a      	str	r2, [r3, #4]
 80064fe:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8006500:	4b1f      	ldr	r3, [pc, #124]	; (8006580 <MX_ADC1_Init+0x94>)
 8006502:	4a20      	ldr	r2, [pc, #128]	; (8006584 <MX_ADC1_Init+0x98>)
 8006504:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006506:	4b1e      	ldr	r3, [pc, #120]	; (8006580 <MX_ADC1_Init+0x94>)
 8006508:	2200      	movs	r2, #0
 800650a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800650c:	4b1c      	ldr	r3, [pc, #112]	; (8006580 <MX_ADC1_Init+0x94>)
 800650e:	2201      	movs	r2, #1
 8006510:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006512:	4b1b      	ldr	r3, [pc, #108]	; (8006580 <MX_ADC1_Init+0x94>)
 8006514:	2200      	movs	r2, #0
 8006516:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006518:	4b19      	ldr	r3, [pc, #100]	; (8006580 <MX_ADC1_Init+0x94>)
 800651a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800651e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006520:	4b17      	ldr	r3, [pc, #92]	; (8006580 <MX_ADC1_Init+0x94>)
 8006522:	2200      	movs	r2, #0
 8006524:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8006526:	4b16      	ldr	r3, [pc, #88]	; (8006580 <MX_ADC1_Init+0x94>)
 8006528:	2201      	movs	r2, #1
 800652a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800652c:	4814      	ldr	r0, [pc, #80]	; (8006580 <MX_ADC1_Init+0x94>)
 800652e:	f7fa f8ed 	bl	800070c <HAL_ADC_Init>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d001      	beq.n	800653c <MX_ADC1_Init+0x50>
  {
    Error_Handler();
 8006538:	f000 fd84 	bl	8007044 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 800653c:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8006540:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006542:	f107 030c 	add.w	r3, r7, #12
 8006546:	4619      	mov	r1, r3
 8006548:	480d      	ldr	r0, [pc, #52]	; (8006580 <MX_ADC1_Init+0x94>)
 800654a:	f7fa fdab 	bl	80010a4 <HAL_ADCEx_MultiModeConfigChannel>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8006554:	f000 fd76 	bl	8007044 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8006558:	2301      	movs	r3, #1
 800655a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800655c:	2301      	movs	r3, #1
 800655e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8006560:	2300      	movs	r3, #0
 8006562:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006564:	463b      	mov	r3, r7
 8006566:	4619      	mov	r1, r3
 8006568:	4805      	ldr	r0, [pc, #20]	; (8006580 <MX_ADC1_Init+0x94>)
 800656a:	f7fa fa67 	bl	8000a3c <HAL_ADC_ConfigChannel>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d001      	beq.n	8006578 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8006574:	f000 fd66 	bl	8007044 <Error_Handler>
  }

}
 8006578:	bf00      	nop
 800657a:	3710      	adds	r7, #16
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20001d28 	.word	0x20001d28
 8006584:	40012400 	.word	0x40012400

08006588 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800658e:	1d3b      	adds	r3, r7, #4
 8006590:	2200      	movs	r2, #0
 8006592:	601a      	str	r2, [r3, #0]
 8006594:	605a      	str	r2, [r3, #4]
 8006596:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8006598:	4b18      	ldr	r3, [pc, #96]	; (80065fc <MX_ADC2_Init+0x74>)
 800659a:	4a19      	ldr	r2, [pc, #100]	; (8006600 <MX_ADC2_Init+0x78>)
 800659c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800659e:	4b17      	ldr	r3, [pc, #92]	; (80065fc <MX_ADC2_Init+0x74>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80065a4:	4b15      	ldr	r3, [pc, #84]	; (80065fc <MX_ADC2_Init+0x74>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80065aa:	4b14      	ldr	r3, [pc, #80]	; (80065fc <MX_ADC2_Init+0x74>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80065b0:	4b12      	ldr	r3, [pc, #72]	; (80065fc <MX_ADC2_Init+0x74>)
 80065b2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80065b6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80065b8:	4b10      	ldr	r3, [pc, #64]	; (80065fc <MX_ADC2_Init+0x74>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80065be:	4b0f      	ldr	r3, [pc, #60]	; (80065fc <MX_ADC2_Init+0x74>)
 80065c0:	2201      	movs	r2, #1
 80065c2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80065c4:	480d      	ldr	r0, [pc, #52]	; (80065fc <MX_ADC2_Init+0x74>)
 80065c6:	f7fa f8a1 	bl	800070c <HAL_ADC_Init>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80065d0:	f000 fd38 	bl	8007044 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80065d4:	2302      	movs	r3, #2
 80065d6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80065d8:	2301      	movs	r3, #1
 80065da:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80065dc:	2300      	movs	r3, #0
 80065de:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80065e0:	1d3b      	adds	r3, r7, #4
 80065e2:	4619      	mov	r1, r3
 80065e4:	4805      	ldr	r0, [pc, #20]	; (80065fc <MX_ADC2_Init+0x74>)
 80065e6:	f7fa fa29 	bl	8000a3c <HAL_ADC_ConfigChannel>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d001      	beq.n	80065f4 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80065f0:	f000 fd28 	bl	8007044 <Error_Handler>
  }

}
 80065f4:	bf00      	nop
 80065f6:	3710      	adds	r7, #16
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	20001cf8 	.word	0x20001cf8
 8006600:	40012800 	.word	0x40012800

08006604 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b08a      	sub	sp, #40	; 0x28
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800660c:	f107 0318 	add.w	r3, r7, #24
 8006610:	2200      	movs	r2, #0
 8006612:	601a      	str	r2, [r3, #0]
 8006614:	605a      	str	r2, [r3, #4]
 8006616:	609a      	str	r2, [r3, #8]
 8006618:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a3c      	ldr	r2, [pc, #240]	; (8006710 <HAL_ADC_MspInit+0x10c>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d14a      	bne.n	80066ba <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006624:	4b3b      	ldr	r3, [pc, #236]	; (8006714 <HAL_ADC_MspInit+0x110>)
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	4a3a      	ldr	r2, [pc, #232]	; (8006714 <HAL_ADC_MspInit+0x110>)
 800662a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800662e:	6193      	str	r3, [r2, #24]
 8006630:	4b38      	ldr	r3, [pc, #224]	; (8006714 <HAL_ADC_MspInit+0x110>)
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800663c:	4b35      	ldr	r3, [pc, #212]	; (8006714 <HAL_ADC_MspInit+0x110>)
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	4a34      	ldr	r2, [pc, #208]	; (8006714 <HAL_ADC_MspInit+0x110>)
 8006642:	f043 0304 	orr.w	r3, r3, #4
 8006646:	6193      	str	r3, [r2, #24]
 8006648:	4b32      	ldr	r3, [pc, #200]	; (8006714 <HAL_ADC_MspInit+0x110>)
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	f003 0304 	and.w	r3, r3, #4
 8006650:	613b      	str	r3, [r7, #16]
 8006652:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006654:	2302      	movs	r3, #2
 8006656:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006658:	2303      	movs	r3, #3
 800665a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800665c:	f107 0318 	add.w	r3, r7, #24
 8006660:	4619      	mov	r1, r3
 8006662:	482d      	ldr	r0, [pc, #180]	; (8006718 <HAL_ADC_MspInit+0x114>)
 8006664:	f7fb f838 	bl	80016d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006668:	4b2c      	ldr	r3, [pc, #176]	; (800671c <HAL_ADC_MspInit+0x118>)
 800666a:	4a2d      	ldr	r2, [pc, #180]	; (8006720 <HAL_ADC_MspInit+0x11c>)
 800666c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800666e:	4b2b      	ldr	r3, [pc, #172]	; (800671c <HAL_ADC_MspInit+0x118>)
 8006670:	2200      	movs	r2, #0
 8006672:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006674:	4b29      	ldr	r3, [pc, #164]	; (800671c <HAL_ADC_MspInit+0x118>)
 8006676:	2200      	movs	r2, #0
 8006678:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800667a:	4b28      	ldr	r3, [pc, #160]	; (800671c <HAL_ADC_MspInit+0x118>)
 800667c:	2280      	movs	r2, #128	; 0x80
 800667e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006680:	4b26      	ldr	r3, [pc, #152]	; (800671c <HAL_ADC_MspInit+0x118>)
 8006682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006686:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006688:	4b24      	ldr	r3, [pc, #144]	; (800671c <HAL_ADC_MspInit+0x118>)
 800668a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800668e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8006690:	4b22      	ldr	r3, [pc, #136]	; (800671c <HAL_ADC_MspInit+0x118>)
 8006692:	2200      	movs	r2, #0
 8006694:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006696:	4b21      	ldr	r3, [pc, #132]	; (800671c <HAL_ADC_MspInit+0x118>)
 8006698:	2200      	movs	r2, #0
 800669a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800669c:	481f      	ldr	r0, [pc, #124]	; (800671c <HAL_ADC_MspInit+0x118>)
 800669e:	f7fa fe2d 	bl	80012fc <HAL_DMA_Init>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80066a8:	f000 fccc 	bl	8007044 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a1b      	ldr	r2, [pc, #108]	; (800671c <HAL_ADC_MspInit+0x118>)
 80066b0:	621a      	str	r2, [r3, #32]
 80066b2:	4a1a      	ldr	r2, [pc, #104]	; (800671c <HAL_ADC_MspInit+0x118>)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80066b8:	e026      	b.n	8006708 <HAL_ADC_MspInit+0x104>
  else if(adcHandle->Instance==ADC2)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a19      	ldr	r2, [pc, #100]	; (8006724 <HAL_ADC_MspInit+0x120>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d121      	bne.n	8006708 <HAL_ADC_MspInit+0x104>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80066c4:	4b13      	ldr	r3, [pc, #76]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	4a12      	ldr	r2, [pc, #72]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80066ce:	6193      	str	r3, [r2, #24]
 80066d0:	4b10      	ldr	r3, [pc, #64]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066d8:	60fb      	str	r3, [r7, #12]
 80066da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066dc:	4b0d      	ldr	r3, [pc, #52]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	4a0c      	ldr	r2, [pc, #48]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066e2:	f043 0304 	orr.w	r3, r3, #4
 80066e6:	6193      	str	r3, [r2, #24]
 80066e8:	4b0a      	ldr	r3, [pc, #40]	; (8006714 <HAL_ADC_MspInit+0x110>)
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	60bb      	str	r3, [r7, #8]
 80066f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80066f4:	2304      	movs	r3, #4
 80066f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80066f8:	2303      	movs	r3, #3
 80066fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066fc:	f107 0318 	add.w	r3, r7, #24
 8006700:	4619      	mov	r1, r3
 8006702:	4805      	ldr	r0, [pc, #20]	; (8006718 <HAL_ADC_MspInit+0x114>)
 8006704:	f7fa ffe8 	bl	80016d8 <HAL_GPIO_Init>
}
 8006708:	bf00      	nop
 800670a:	3728      	adds	r7, #40	; 0x28
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40012400 	.word	0x40012400
 8006714:	40021000 	.word	0x40021000
 8006718:	40010800 	.word	0x40010800
 800671c:	20001d58 	.word	0x20001d58
 8006720:	40020008 	.word	0x40020008
 8006724:	40012800 	.word	0x40012800

08006728 <HAL_ADC_ConvCpltCallback>:
  }
} 

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance == ADC1) {
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a05      	ldr	r2, [pc, #20]	; (800674c <HAL_ADC_ConvCpltCallback+0x24>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d102      	bne.n	8006740 <HAL_ADC_ConvCpltCallback+0x18>
    adcReady = 1;
 800673a:	4b05      	ldr	r3, [pc, #20]	; (8006750 <HAL_ADC_ConvCpltCallback+0x28>)
 800673c:	2201      	movs	r2, #1
 800673e:	701a      	strb	r2, [r3, #0]
  }
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	bc80      	pop	{r7}
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40012400 	.word	0x40012400
 8006750:	20001da4 	.word	0x20001da4

08006754 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b082      	sub	sp, #8
 8006758:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800675a:	4b0c      	ldr	r3, [pc, #48]	; (800678c <MX_DMA_Init+0x38>)
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	4a0b      	ldr	r2, [pc, #44]	; (800678c <MX_DMA_Init+0x38>)
 8006760:	f043 0301 	orr.w	r3, r3, #1
 8006764:	6153      	str	r3, [r2, #20]
 8006766:	4b09      	ldr	r3, [pc, #36]	; (800678c <MX_DMA_Init+0x38>)
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	607b      	str	r3, [r7, #4]
 8006770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8006772:	2200      	movs	r2, #0
 8006774:	2105      	movs	r1, #5
 8006776:	200b      	movs	r0, #11
 8006778:	f7fa fd95 	bl	80012a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800677c:	200b      	movs	r0, #11
 800677e:	f7fa fdae 	bl	80012de <HAL_NVIC_EnableIRQ>

}
 8006782:	bf00      	nop
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40021000 	.word	0x40021000

08006790 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8006790:	b480      	push	{r7}
 8006792:	af00      	add	r7, sp, #0

}
 8006794:	bf00      	nop
 8006796:	46bd      	mov	sp, r7
 8006798:	bc80      	pop	{r7}
 800679a:	4770      	bx	lr

0800679c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800679c:	b480      	push	{r7}
 800679e:	af00      	add	r7, sp, #0
return 0;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bc80      	pop	{r7}
 80067a8:	4770      	bx	lr
	...

080067ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80067ac:	b580      	push	{r7, lr}
 80067ae:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMotor */
  qMotorHandle = osMessageQueueNew (64, sizeof(int16_t), &qMotor_attributes);
 80067b0:	4a18      	ldr	r2, [pc, #96]	; (8006814 <MX_FREERTOS_Init+0x68>)
 80067b2:	2102      	movs	r1, #2
 80067b4:	2040      	movs	r0, #64	; 0x40
 80067b6:	f7fd f9d9 	bl	8003b6c <osMessageQueueNew>
 80067ba:	4603      	mov	r3, r0
 80067bc:	4a16      	ldr	r2, [pc, #88]	; (8006818 <MX_FREERTOS_Init+0x6c>)
 80067be:	6013      	str	r3, [r2, #0]

  /* creation of qSteer */
  qSteerHandle = osMessageQueueNew (64, sizeof(int16_t), &qSteer_attributes);
 80067c0:	4a16      	ldr	r2, [pc, #88]	; (800681c <MX_FREERTOS_Init+0x70>)
 80067c2:	2102      	movs	r1, #2
 80067c4:	2040      	movs	r0, #64	; 0x40
 80067c6:	f7fd f9d1 	bl	8003b6c <osMessageQueueNew>
 80067ca:	4603      	mov	r3, r0
 80067cc:	4a14      	ldr	r2, [pc, #80]	; (8006820 <MX_FREERTOS_Init+0x74>)
 80067ce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80067d0:	4a14      	ldr	r2, [pc, #80]	; (8006824 <MX_FREERTOS_Init+0x78>)
 80067d2:	2100      	movs	r1, #0
 80067d4:	4814      	ldr	r0, [pc, #80]	; (8006828 <MX_FREERTOS_Init+0x7c>)
 80067d6:	f7fd f8f1 	bl	80039bc <osThreadNew>
 80067da:	4603      	mov	r3, r0
 80067dc:	4a13      	ldr	r2, [pc, #76]	; (800682c <MX_FREERTOS_Init+0x80>)
 80067de:	6013      	str	r3, [r2, #0]

  /* creation of joystickTask */
  joystickTaskHandle = osThreadNew(StartJoistickTask, NULL, &joystickTask_attributes);
 80067e0:	4a13      	ldr	r2, [pc, #76]	; (8006830 <MX_FREERTOS_Init+0x84>)
 80067e2:	2100      	movs	r1, #0
 80067e4:	4813      	ldr	r0, [pc, #76]	; (8006834 <MX_FREERTOS_Init+0x88>)
 80067e6:	f7fd f8e9 	bl	80039bc <osThreadNew>
 80067ea:	4603      	mov	r3, r0
 80067ec:	4a12      	ldr	r2, [pc, #72]	; (8006838 <MX_FREERTOS_Init+0x8c>)
 80067ee:	6013      	str	r3, [r2, #0]

  /* creation of motorTask */
  motorTaskHandle = osThreadNew(StartMotorTask, NULL, &motorTask_attributes);
 80067f0:	4a12      	ldr	r2, [pc, #72]	; (800683c <MX_FREERTOS_Init+0x90>)
 80067f2:	2100      	movs	r1, #0
 80067f4:	4812      	ldr	r0, [pc, #72]	; (8006840 <MX_FREERTOS_Init+0x94>)
 80067f6:	f7fd f8e1 	bl	80039bc <osThreadNew>
 80067fa:	4603      	mov	r3, r0
 80067fc:	4a11      	ldr	r2, [pc, #68]	; (8006844 <MX_FREERTOS_Init+0x98>)
 80067fe:	6013      	str	r3, [r2, #0]

  /* creation of steerTask */
  steerTaskHandle = osThreadNew(StartSteerTask, NULL, &steerTask_attributes);
 8006800:	4a11      	ldr	r2, [pc, #68]	; (8006848 <MX_FREERTOS_Init+0x9c>)
 8006802:	2100      	movs	r1, #0
 8006804:	4811      	ldr	r0, [pc, #68]	; (800684c <MX_FREERTOS_Init+0xa0>)
 8006806:	f7fd f8d9 	bl	80039bc <osThreadNew>
 800680a:	4603      	mov	r3, r0
 800680c:	4a10      	ldr	r2, [pc, #64]	; (8006850 <MX_FREERTOS_Init+0xa4>)
 800680e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8006810:	bf00      	nop
 8006812:	bd80      	pop	{r7, pc}
 8006814:	0800825c 	.word	0x0800825c
 8006818:	20001db4 	.word	0x20001db4
 800681c:	08008274 	.word	0x08008274
 8006820:	20001da8 	.word	0x20001da8
 8006824:	080081cc 	.word	0x080081cc
 8006828:	08006855 	.word	0x08006855
 800682c:	20001d9c 	.word	0x20001d9c
 8006830:	080081f0 	.word	0x080081f0
 8006834:	08006899 	.word	0x08006899
 8006838:	20001da0 	.word	0x20001da0
 800683c:	08008214 	.word	0x08008214
 8006840:	08006a5d 	.word	0x08006a5d
 8006844:	20001db0 	.word	0x20001db0
 8006848:	08008238 	.word	0x08008238
 800684c:	08006bf9 	.word	0x08006bf9
 8006850:	20001dac 	.word	0x20001dac

08006854 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  xprintf(&huart1, "Starting the blinker..\n");
 800685c:	490c      	ldr	r1, [pc, #48]	; (8006890 <StartDefaultTask+0x3c>)
 800685e:	480d      	ldr	r0, [pc, #52]	; (8006894 <StartDefaultTask+0x40>)
 8006860:	f000 ff58 	bl	8007714 <xprintf>
  /* Infinite loop */
  for(;;)
  {
    ledOn();
 8006864:	f000 fb20 	bl	8006ea8 <ledOn>
    osDelay(LED_BLINK_PERIOD_MS / portTICK_PERIOD_MS);
 8006868:	2064      	movs	r0, #100	; 0x64
 800686a:	f7fd f951 	bl	8003b10 <osDelay>

    ledToggle();
 800686e:	f000 fb27 	bl	8006ec0 <ledToggle>
    osDelay(LED_BLINK_PERIOD_MS / portTICK_PERIOD_MS);
 8006872:	2064      	movs	r0, #100	; 0x64
 8006874:	f7fd f94c 	bl	8003b10 <osDelay>

    ledToggle();
 8006878:	f000 fb22 	bl	8006ec0 <ledToggle>
    osDelay(LED_BLINK_PERIOD_MS / portTICK_PERIOD_MS);
 800687c:	2064      	movs	r0, #100	; 0x64
 800687e:	f7fd f947 	bl	8003b10 <osDelay>

    ledToggle();
 8006882:	f000 fb1d 	bl	8006ec0 <ledToggle>
    osDelay((1000 - 3 * LED_BLINK_PERIOD_MS) / portTICK_PERIOD_MS);
 8006886:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800688a:	f7fd f941 	bl	8003b10 <osDelay>
    ledOn();
 800688e:	e7e9      	b.n	8006864 <StartDefaultTask+0x10>
 8006890:	08008180 	.word	0x08008180
 8006894:	20001ee8 	.word	0x20001ee8

08006898 <StartJoistickTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartJoistickTask */
void StartJoistickTask(void *argument)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b098      	sub	sp, #96	; 0x60
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartJoistickTask */
  volatile uint16_t adc[2 * JS_AVG_FACTOR] = { 0, };
 80068a0:	f107 030c 	add.w	r3, r7, #12
 80068a4:	2240      	movs	r2, #64	; 0x40
 80068a6:	2100      	movs	r1, #0
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 ffbd 	bl	8007828 <memset>
  int16_t  posSteer = 0, posMotor = 0;
 80068ae:	2300      	movs	r3, #0
 80068b0:	817b      	strh	r3, [r7, #10]
 80068b2:	2300      	movs	r3, #0
 80068b4:	813b      	strh	r3, [r7, #8]
  int16_t   calSteer = 0, calMotor = 0, calCycle = 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80068bc:	2300      	movs	r3, #0
 80068be:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80068c2:	2300      	movs	r3, #0
 80068c4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a

  adcReady = 0;
 80068c8:	4b5f      	ldr	r3, [pc, #380]	; (8006a48 <StartJoistickTask+0x1b0>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	701a      	strb	r2, [r3, #0]

  HAL_ADCEx_Calibration_Start(&hadc1);
 80068ce:	485f      	ldr	r0, [pc, #380]	; (8006a4c <StartJoistickTask+0x1b4>)
 80068d0:	f7fa fa9e 	bl	8000e10 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2);
 80068d4:	485e      	ldr	r0, [pc, #376]	; (8006a50 <StartJoistickTask+0x1b8>)
 80068d6:	f7fa fa9b 	bl	8000e10 <HAL_ADCEx_Calibration_Start>

  osDelay(50 / portTICK_PERIOD_MS);
 80068da:	2032      	movs	r0, #50	; 0x32
 80068dc:	f7fd f918 	bl	8003b10 <osDelay>

  HAL_ADC_Start(&hadc2);
 80068e0:	485b      	ldr	r0, [pc, #364]	; (8006a50 <StartJoistickTask+0x1b8>)
 80068e2:	f7f9 ffeb 	bl	80008bc <HAL_ADC_Start>
  HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*)&adc, JS_AVG_FACTOR);
 80068e6:	f107 030c 	add.w	r3, r7, #12
 80068ea:	2210      	movs	r2, #16
 80068ec:	4619      	mov	r1, r3
 80068ee:	4857      	ldr	r0, [pc, #348]	; (8006a4c <StartJoistickTask+0x1b4>)
 80068f0:	f7fa fb2a 	bl	8000f48 <HAL_ADCEx_MultiModeStart_DMA>

  /* Infinite loop */
  for(;;)
  {
    uint32_t adcSteer = 0, adcMotor = 0;
 80068f4:	2300      	movs	r3, #0
 80068f6:	657b      	str	r3, [r7, #84]	; 0x54
 80068f8:	2300      	movs	r3, #0
 80068fa:	653b      	str	r3, [r7, #80]	; 0x50

    if (adcReady) {
 80068fc:	4b52      	ldr	r3, [pc, #328]	; (8006a48 <StartJoistickTask+0x1b0>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 809c 	beq.w	8006a3e <StartJoistickTask+0x1a6>
      adcReady = 0;
 8006906:	4b50      	ldr	r3, [pc, #320]	; (8006a48 <StartJoistickTask+0x1b0>)
 8006908:	2200      	movs	r2, #0
 800690a:	701a      	strb	r2, [r3, #0]

      if (calCycle > JS_IDLE_CYCLES) {
 800690c:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8006910:	2b05      	cmp	r3, #5
 8006912:	f340 8086 	ble.w	8006a22 <StartJoistickTask+0x18a>

        for (size_t i = 0; i < 2 * JS_AVG_FACTOR; ++i) {
 8006916:	2300      	movs	r3, #0
 8006918:	64fb      	str	r3, [r7, #76]	; 0x4c
 800691a:	e020      	b.n	800695e <StartJoistickTask+0xc6>
          if (i % 2)
 800691c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00c      	beq.n	8006940 <StartJoistickTask+0xa8>
            adcSteer += adc[i];
 8006926:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800692e:	4413      	add	r3, r2
 8006930:	f833 3c54 	ldrh.w	r3, [r3, #-84]
 8006934:	b29b      	uxth	r3, r3
 8006936:	461a      	mov	r2, r3
 8006938:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800693a:	4413      	add	r3, r2
 800693c:	657b      	str	r3, [r7, #84]	; 0x54
 800693e:	e00b      	b.n	8006958 <StartJoistickTask+0xc0>
          else
            adcMotor += adc[i];
 8006940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006948:	4413      	add	r3, r2
 800694a:	f833 3c54 	ldrh.w	r3, [r3, #-84]
 800694e:	b29b      	uxth	r3, r3
 8006950:	461a      	mov	r2, r3
 8006952:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006954:	4413      	add	r3, r2
 8006956:	653b      	str	r3, [r7, #80]	; 0x50
        for (size_t i = 0; i < 2 * JS_AVG_FACTOR; ++i) {
 8006958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800695a:	3301      	adds	r3, #1
 800695c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800695e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006960:	2b1f      	cmp	r3, #31
 8006962:	d9db      	bls.n	800691c <StartJoistickTask+0x84>
        }

        if ((!calMotor) || (calCycle > JS_IDLE_CYCLES + 250))
 8006964:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8006968:	2b00      	cmp	r3, #0
 800696a:	d003      	beq.n	8006974 <StartJoistickTask+0xdc>
 800696c:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8006970:	2bff      	cmp	r3, #255	; 0xff
 8006972:	dd03      	ble.n	800697c <StartJoistickTask+0xe4>
          calMotor = adcMotor / JS_AVG_FACTOR;
 8006974:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006976:	091b      	lsrs	r3, r3, #4
 8006978:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

        if ((!calSteer) || (calCycle > JS_IDLE_CYCLES + 250))
 800697c:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8006980:	2b00      	cmp	r3, #0
 8006982:	d003      	beq.n	800698c <StartJoistickTask+0xf4>
 8006984:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8006988:	2bff      	cmp	r3, #255	; 0xff
 800698a:	dd03      	ble.n	8006994 <StartJoistickTask+0xfc>
          calSteer = adcSteer / JS_AVG_FACTOR;
 800698c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800698e:	091b      	lsrs	r3, r3, #4
 8006990:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

        adcSteer = (ADC_MAX_VALUE - (adcSteer / JS_AVG_FACTOR)) /*- calSteer*/;
 8006994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006996:	091b      	lsrs	r3, r3, #4
 8006998:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800699c:	657b      	str	r3, [r7, #84]	; 0x54
        adcMotor = (ADC_MAX_VALUE - (adcMotor / JS_AVG_FACTOR)) /*- calMotor*/;
 800699e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069a0:	091b      	lsrs	r3, r3, #4
 80069a2:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80069a6:	653b      	str	r3, [r7, #80]	; 0x50

        if (abs(posSteer - adcSteer) > JS_TOLERANCE) {
 80069a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80069ac:	461a      	mov	r2, r3
 80069ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	bfb8      	it	lt
 80069b6:	425b      	neglt	r3, r3
 80069b8:	2b0f      	cmp	r3, #15
 80069ba:	dd13      	ble.n	80069e4 <StartJoistickTask+0x14c>
          posSteer = adcSteer;
 80069bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069be:	b21b      	sxth	r3, r3
 80069c0:	817b      	strh	r3, [r7, #10]
          if (uxQueueSpacesAvailable(qSteerHandle)) {
 80069c2:	4b24      	ldr	r3, [pc, #144]	; (8006a54 <StartJoistickTask+0x1bc>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fd fe0c 	bl	80045e4 <uxQueueSpacesAvailable>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d008      	beq.n	80069e4 <StartJoistickTask+0x14c>
            xQueueSend(qSteerHandle, &posSteer, portMAX_DELAY);
 80069d2:	4b20      	ldr	r3, [pc, #128]	; (8006a54 <StartJoistickTask+0x1bc>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	f107 010a 	add.w	r1, r7, #10
 80069da:	2300      	movs	r3, #0
 80069dc:	f04f 32ff 	mov.w	r2, #4294967295
 80069e0:	f7fd fb6c 	bl	80040bc <xQueueGenericSend>
          }

          //xprintf(&huart1, "Steer: %4d\n", posSteer);
        }
        if (abs(posMotor - adcMotor) > JS_TOLERANCE) {
 80069e4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80069e8:	461a      	mov	r2, r3
 80069ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bfb8      	it	lt
 80069f2:	425b      	neglt	r3, r3
 80069f4:	2b0f      	cmp	r3, #15
 80069f6:	dd1b      	ble.n	8006a30 <StartJoistickTask+0x198>
          posMotor = adcMotor;
 80069f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069fa:	b21b      	sxth	r3, r3
 80069fc:	813b      	strh	r3, [r7, #8]

          if (uxQueueSpacesAvailable(qMotorHandle)) {
 80069fe:	4b16      	ldr	r3, [pc, #88]	; (8006a58 <StartJoistickTask+0x1c0>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4618      	mov	r0, r3
 8006a04:	f7fd fdee 	bl	80045e4 <uxQueueSpacesAvailable>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d010      	beq.n	8006a30 <StartJoistickTask+0x198>
            xQueueSend(qMotorHandle, &posMotor, portMAX_DELAY);
 8006a0e:	4b12      	ldr	r3, [pc, #72]	; (8006a58 <StartJoistickTask+0x1c0>)
 8006a10:	6818      	ldr	r0, [r3, #0]
 8006a12:	f107 0108 	add.w	r1, r7, #8
 8006a16:	2300      	movs	r3, #0
 8006a18:	f04f 32ff 	mov.w	r2, #4294967295
 8006a1c:	f7fd fb4e 	bl	80040bc <xQueueGenericSend>
 8006a20:	e006      	b.n	8006a30 <StartJoistickTask+0x198>

        //xprintf(&huart1, "Motor: %5d; Steer: %5d\n", posMotor, posSteer);

      }
      else {
        calCycle++;
 8006a22:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	3301      	adds	r3, #1
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
      }
      HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t*)&adc, JS_AVG_FACTOR);
 8006a30:	f107 030c 	add.w	r3, r7, #12
 8006a34:	2210      	movs	r2, #16
 8006a36:	4619      	mov	r1, r3
 8006a38:	4804      	ldr	r0, [pc, #16]	; (8006a4c <StartJoistickTask+0x1b4>)
 8006a3a:	f7fa fa85 	bl	8000f48 <HAL_ADCEx_MultiModeStart_DMA>
    }

    osDelay(FREERTOS_TASK_PERIOD_MS / portTICK_PERIOD_MS);
 8006a3e:	2032      	movs	r0, #50	; 0x32
 8006a40:	f7fd f866 	bl	8003b10 <osDelay>
  {
 8006a44:	e756      	b.n	80068f4 <StartJoistickTask+0x5c>
 8006a46:	bf00      	nop
 8006a48:	20001da4 	.word	0x20001da4
 8006a4c:	20001d28 	.word	0x20001d28
 8006a50:	20001cf8 	.word	0x20001cf8
 8006a54:	20001da8 	.word	0x20001da8
 8006a58:	20001db4 	.word	0x20001db4

08006a5c <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8006a5c:	b5b0      	push	{r4, r5, r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af02      	add	r7, sp, #8
 8006a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  uint32_t arr = TIM4->ARR + 1;
 8006a64:	4b5d      	ldr	r3, [pc, #372]	; (8006bdc <StartMotorTask+0x180>)
 8006a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a68:	3301      	adds	r3, #1
 8006a6a:	60fb      	str	r3, [r7, #12]
  uint16_t code;
  int16_t throttle = 0;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	817b      	strh	r3, [r7, #10]

  xprintf(&huart1, "Starting Motor PWM...\n");
 8006a70:	495b      	ldr	r1, [pc, #364]	; (8006be0 <StartMotorTask+0x184>)
 8006a72:	485c      	ldr	r0, [pc, #368]	; (8006be4 <StartMotorTask+0x188>)
 8006a74:	f000 fe4e 	bl	8007714 <xprintf>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006a78:	2108      	movs	r1, #8
 8006a7a:	485b      	ldr	r0, [pc, #364]	; (8006be8 <StartMotorTask+0x18c>)
 8006a7c:	f7fb ff1c 	bl	80028b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8006a80:	210c      	movs	r1, #12
 8006a82:	4859      	ldr	r0, [pc, #356]	; (8006be8 <StartMotorTask+0x18c>)
 8006a84:	f7fb ff18 	bl	80028b8 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  for(;;)
  {
    if (uxQueueMessagesWaiting(qMotorHandle)) {
 8006a88:	4b58      	ldr	r3, [pc, #352]	; (8006bec <StartMotorTask+0x190>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7fd fd8b 	bl	80045a8 <uxQueueMessagesWaiting>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 809c 	beq.w	8006bd2 <StartMotorTask+0x176>
      if (pdPASS == xQueueReceive(qMotorHandle, &code, portMAX_DELAY)) {
 8006a9a:	4b54      	ldr	r3, [pc, #336]	; (8006bec <StartMotorTask+0x190>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f107 0108 	add.w	r1, r7, #8
 8006aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fd fc9e 	bl	80043e8 <xQueueReceive>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	f040 808f 	bne.w	8006bd2 <StartMotorTask+0x176>
        // Forward slow decay
        if (code >= ((ADC_MAX_VALUE / 2) + JS_TOLERANCE * 2)) {
 8006ab4:	893b      	ldrh	r3, [r7, #8]
 8006ab6:	f640 021d 	movw	r2, #2077	; 0x81d
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d93b      	bls.n	8006b36 <StartMotorTask+0xda>

          throttle = map(code, ADC_MAX_VALUE / 2, ADC_MAX_VALUE, arr / 3, arr);
 8006abe:	893b      	ldrh	r3, [r7, #8]
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7f9 fc03 	bl	80002cc <__aeabi_ui2f>
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	4a49      	ldr	r2, [pc, #292]	; (8006bf0 <StartMotorTask+0x194>)
 8006acc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad0:	085b      	lsrs	r3, r3, #1
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7f9 fbfa 	bl	80002cc <__aeabi_ui2f>
 8006ad8:	4605      	mov	r5, r0
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f7f9 fbf6 	bl	80002cc <__aeabi_ui2f>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	9300      	str	r3, [sp, #0]
 8006ae4:	462b      	mov	r3, r5
 8006ae6:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8006aea:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8006aee:	4620      	mov	r0, r4
 8006af0:	f000 fa6a 	bl	8006fc8 <map>
 8006af4:	4603      	mov	r3, r0
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7f9 fd90 	bl	800061c <__aeabi_f2iz>
 8006afc:	4603      	mov	r3, r0
 8006afe:	817b      	strh	r3, [r7, #10]
          throttle = constrain(throttle, 0, arr);
 8006b00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	db07      	blt.n	8006b18 <StartMotorTask+0xbc>
 8006b08:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	bf28      	it	cs
 8006b12:	4613      	movcs	r3, r2
 8006b14:	b21b      	sxth	r3, r3
 8006b16:	e000      	b.n	8006b1a <StartMotorTask+0xbe>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	817b      	strh	r3, [r7, #10]

          TIM4->CCR3 = 0;
 8006b1c:	4b2f      	ldr	r3, [pc, #188]	; (8006bdc <StartMotorTask+0x180>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	63da      	str	r2, [r3, #60]	; 0x3c
          TIM4->CCR4 = throttle;
 8006b22:	4a2e      	ldr	r2, [pc, #184]	; (8006bdc <StartMotorTask+0x180>)
 8006b24:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006b28:	6413      	str	r3, [r2, #64]	; 0x40
          HAL_GPIO_WritePin(MOTOR_SLEEP_GPIO_Port, MOTOR_SLEEP_Pin, GPIO_PIN_SET);
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	2140      	movs	r1, #64	; 0x40
 8006b2e:	4831      	ldr	r0, [pc, #196]	; (8006bf4 <StartMotorTask+0x198>)
 8006b30:	f7fa ff56 	bl	80019e0 <HAL_GPIO_WritePin>
 8006b34:	e04d      	b.n	8006bd2 <StartMotorTask+0x176>
        }
        // Reverse slow decay
        else if (code < ((ADC_MAX_VALUE / 2) - JS_TOLERANCE * 2)) {
 8006b36:	893b      	ldrh	r3, [r7, #8]
 8006b38:	f240 72e1 	movw	r2, #2017	; 0x7e1
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d83b      	bhi.n	8006bb8 <StartMotorTask+0x15c>
          throttle = map(code, 0, ADC_MAX_VALUE / 2, arr, arr / 3);
 8006b40:	893b      	ldrh	r3, [r7, #8]
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7f9 fbc2 	bl	80002cc <__aeabi_ui2f>
 8006b48:	4604      	mov	r4, r0
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f7f9 fbbe 	bl	80002cc <__aeabi_ui2f>
 8006b50:	4605      	mov	r5, r0
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4a26      	ldr	r2, [pc, #152]	; (8006bf0 <StartMotorTask+0x194>)
 8006b56:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5a:	085b      	lsrs	r3, r3, #1
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7f9 fbb5 	bl	80002cc <__aeabi_ui2f>
 8006b62:	4603      	mov	r3, r0
 8006b64:	9300      	str	r3, [sp, #0]
 8006b66:	462b      	mov	r3, r5
 8006b68:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8006b6c:	f04f 0100 	mov.w	r1, #0
 8006b70:	4620      	mov	r0, r4
 8006b72:	f000 fa29 	bl	8006fc8 <map>
 8006b76:	4603      	mov	r3, r0
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7f9 fd4f 	bl	800061c <__aeabi_f2iz>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	817b      	strh	r3, [r7, #10]
          throttle = constrain(throttle, 0, arr);
 8006b82:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	db07      	blt.n	8006b9a <StartMotorTask+0x13e>
 8006b8a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	4293      	cmp	r3, r2
 8006b92:	bf28      	it	cs
 8006b94:	4613      	movcs	r3, r2
 8006b96:	b21b      	sxth	r3, r3
 8006b98:	e000      	b.n	8006b9c <StartMotorTask+0x140>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	817b      	strh	r3, [r7, #10]

          TIM4->CCR3 = throttle;
 8006b9e:	4a0f      	ldr	r2, [pc, #60]	; (8006bdc <StartMotorTask+0x180>)
 8006ba0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006ba4:	63d3      	str	r3, [r2, #60]	; 0x3c
          TIM4->CCR4 = 0;
 8006ba6:	4b0d      	ldr	r3, [pc, #52]	; (8006bdc <StartMotorTask+0x180>)
 8006ba8:	2200      	movs	r2, #0
 8006baa:	641a      	str	r2, [r3, #64]	; 0x40
          HAL_GPIO_WritePin(MOTOR_SLEEP_GPIO_Port, MOTOR_SLEEP_Pin, GPIO_PIN_SET);
 8006bac:	2201      	movs	r2, #1
 8006bae:	2140      	movs	r1, #64	; 0x40
 8006bb0:	4810      	ldr	r0, [pc, #64]	; (8006bf4 <StartMotorTask+0x198>)
 8006bb2:	f7fa ff15 	bl	80019e0 <HAL_GPIO_WritePin>
 8006bb6:	e00c      	b.n	8006bd2 <StartMotorTask+0x176>
        }
        //Stop
        else {
          throttle = 0;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	817b      	strh	r3, [r7, #10]

          TIM4->CCR3 = 0;
 8006bbc:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <StartMotorTask+0x180>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	63da      	str	r2, [r3, #60]	; 0x3c
          TIM4->CCR4 = 0;
 8006bc2:	4b06      	ldr	r3, [pc, #24]	; (8006bdc <StartMotorTask+0x180>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	641a      	str	r2, [r3, #64]	; 0x40
          HAL_GPIO_WritePin(MOTOR_SLEEP_GPIO_Port, MOTOR_SLEEP_Pin, GPIO_PIN_RESET);
 8006bc8:	2200      	movs	r2, #0
 8006bca:	2140      	movs	r1, #64	; 0x40
 8006bcc:	4809      	ldr	r0, [pc, #36]	; (8006bf4 <StartMotorTask+0x198>)
 8006bce:	f7fa ff07 	bl	80019e0 <HAL_GPIO_WritePin>
        }
        //xprintf(&huart1, "Motor code: %4d; throttle: %4d\n", code, throttle);
      }
    }

    osDelay(FREERTOS_TASK_PERIOD_MS / portTICK_PERIOD_MS);
 8006bd2:	2032      	movs	r0, #50	; 0x32
 8006bd4:	f7fc ff9c 	bl	8003b10 <osDelay>
    if (uxQueueMessagesWaiting(qMotorHandle)) {
 8006bd8:	e756      	b.n	8006a88 <StartMotorTask+0x2c>
 8006bda:	bf00      	nop
 8006bdc:	40000800 	.word	0x40000800
 8006be0:	08008198 	.word	0x08008198
 8006be4:	20001ee8 	.word	0x20001ee8
 8006be8:	20001e58 	.word	0x20001e58
 8006bec:	20001db4 	.word	0x20001db4
 8006bf0:	aaaaaaab 	.word	0xaaaaaaab
 8006bf4:	40010c00 	.word	0x40010c00

08006bf8 <StartSteerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSteerTask */
void StartSteerTask(void *argument)
{
 8006bf8:	b5b0      	push	{r4, r5, r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af02      	add	r7, sp, #8
 8006bfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSteerTask */
  uint32_t arr = TIM3->ARR + 1;
 8006c00:	4b47      	ldr	r3, [pc, #284]	; (8006d20 <StartSteerTask+0x128>)
 8006c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c04:	3301      	adds	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
  uint16_t code, pwmCode, correction = -10000;
 8006c08:	f64d 03f0 	movw	r3, #55536	; 0xd8f0
 8006c0c:	827b      	strh	r3, [r7, #18]
  uint8_t angle;

  xprintf(&huart1, "Starting Steering PWM...\n");
 8006c0e:	4945      	ldr	r1, [pc, #276]	; (8006d24 <StartSteerTask+0x12c>)
 8006c10:	4845      	ldr	r0, [pc, #276]	; (8006d28 <StartSteerTask+0x130>)
 8006c12:	f000 fd7f 	bl	8007714 <xprintf>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8006c16:	2100      	movs	r1, #0
 8006c18:	4844      	ldr	r0, [pc, #272]	; (8006d2c <StartSteerTask+0x134>)
 8006c1a:	f7fb fe4d 	bl	80028b8 <HAL_TIM_PWM_Start>

  TIM3->CCR1 = arr / 20;
 8006c1e:	4a40      	ldr	r2, [pc, #256]	; (8006d20 <StartSteerTask+0x128>)
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	4943      	ldr	r1, [pc, #268]	; (8006d30 <StartSteerTask+0x138>)
 8006c24:	fba1 1303 	umull	r1, r3, r1, r3
 8006c28:	091b      	lsrs	r3, r3, #4
 8006c2a:	6353      	str	r3, [r2, #52]	; 0x34
  /* Infinite loop */
  for(;;)
  {
    if (uxQueueMessagesWaiting(qSteerHandle)) {
 8006c2c:	4b41      	ldr	r3, [pc, #260]	; (8006d34 <StartSteerTask+0x13c>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7fd fcb9 	bl	80045a8 <uxQueueMessagesWaiting>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d06c      	beq.n	8006d16 <StartSteerTask+0x11e>
      if (pdPASS == xQueueReceive(qSteerHandle, &code, portMAX_DELAY)) {
 8006c3c:	4b3d      	ldr	r3, [pc, #244]	; (8006d34 <StartSteerTask+0x13c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f107 010c 	add.w	r1, r7, #12
 8006c44:	f04f 32ff 	mov.w	r2, #4294967295
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7fd fbcd 	bl	80043e8 <xQueueReceive>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d160      	bne.n	8006d16 <StartSteerTask+0x11e>

        angle = map(code,
 8006c54:	89bb      	ldrh	r3, [r7, #12]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7f9 fb38 	bl	80002cc <__aeabi_ui2f>
 8006c5c:	4b36      	ldr	r3, [pc, #216]	; (8006d38 <StartSteerTask+0x140>)
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006c64:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8006c68:	f04f 0100 	mov.w	r1, #0
 8006c6c:	f000 f9ac 	bl	8006fc8 <map>
 8006c70:	4603      	mov	r3, r0
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7f9 fcf8 	bl	8000668 <__aeabi_f2uiz>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	747b      	strb	r3, [r7, #17]
            0, ADC_MAX_VALUE,
            SERVO_LIMIT_DEG + SERVO_CORRECTION, 180 - SERVO_LIMIT_DEG + SERVO_CORRECTION);
        angle = constrain(angle, SERVO_LIMIT_DEG, 180 - SERVO_LIMIT_DEG);
 8006c7c:	7c7b      	ldrb	r3, [r7, #17]
 8006c7e:	2b13      	cmp	r3, #19
 8006c80:	d905      	bls.n	8006c8e <StartSteerTask+0x96>
 8006c82:	7c7b      	ldrb	r3, [r7, #17]
 8006c84:	2ba0      	cmp	r3, #160	; 0xa0
 8006c86:	bf28      	it	cs
 8006c88:	23a0      	movcs	r3, #160	; 0xa0
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	e000      	b.n	8006c90 <StartSteerTask+0x98>
 8006c8e:	2314      	movs	r3, #20
 8006c90:	747b      	strb	r3, [r7, #17]

        pwmCode = map(angle, 0, 180, arr / 50, arr / 9);
 8006c92:	7c7b      	ldrb	r3, [r7, #17]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7f9 fb19 	bl	80002cc <__aeabi_ui2f>
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	4a27      	ldr	r2, [pc, #156]	; (8006d3c <StartSteerTask+0x144>)
 8006ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ca4:	091b      	lsrs	r3, r3, #4
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f7f9 fb10 	bl	80002cc <__aeabi_ui2f>
 8006cac:	4605      	mov	r5, r0
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	4a23      	ldr	r2, [pc, #140]	; (8006d40 <StartSteerTask+0x148>)
 8006cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb6:	085b      	lsrs	r3, r3, #1
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7f9 fb07 	bl	80002cc <__aeabi_ui2f>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	4a1f      	ldr	r2, [pc, #124]	; (8006d44 <StartSteerTask+0x14c>)
 8006cc6:	f04f 0100 	mov.w	r1, #0
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f000 f97c 	bl	8006fc8 <map>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7f9 fcc8 	bl	8000668 <__aeabi_f2uiz>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	81fb      	strh	r3, [r7, #14]
        pwmCode = constrain(pwmCode, arr / 50, arr / 9);
 8006cdc:	89fa      	ldrh	r2, [r7, #14]
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	4916      	ldr	r1, [pc, #88]	; (8006d3c <StartSteerTask+0x144>)
 8006ce2:	fba1 1303 	umull	r1, r3, r1, r3
 8006ce6:	091b      	lsrs	r3, r3, #4
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d206      	bcs.n	8006cfa <StartSteerTask+0x102>
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	4a13      	ldr	r2, [pc, #76]	; (8006d3c <StartSteerTask+0x144>)
 8006cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	e009      	b.n	8006d0e <StartSteerTask+0x116>
 8006cfa:	89fa      	ldrh	r2, [r7, #14]
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	4910      	ldr	r1, [pc, #64]	; (8006d40 <StartSteerTask+0x148>)
 8006d00:	fba1 1303 	umull	r1, r3, r1, r3
 8006d04:	085b      	lsrs	r3, r3, #1
 8006d06:	4293      	cmp	r3, r2
 8006d08:	bf28      	it	cs
 8006d0a:	4613      	movcs	r3, r2
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	81fb      	strh	r3, [r7, #14]

        TIM3->CCR1 = pwmCode;
 8006d10:	4a03      	ldr	r2, [pc, #12]	; (8006d20 <StartSteerTask+0x128>)
 8006d12:	89fb      	ldrh	r3, [r7, #14]
 8006d14:	6353      	str	r3, [r2, #52]	; 0x34
      }
      //xprintf(&huart1, "Steer code: %4d; angle: %4d, PWM code: %4d\n", code, angle, pwmCode);
    }

    osDelay(FREERTOS_TASK_PERIOD_MS / portTICK_PERIOD_MS);
 8006d16:	2032      	movs	r0, #50	; 0x32
 8006d18:	f7fc fefa 	bl	8003b10 <osDelay>
    if (uxQueueMessagesWaiting(qSteerHandle)) {
 8006d1c:	e786      	b.n	8006c2c <StartSteerTask+0x34>
 8006d1e:	bf00      	nop
 8006d20:	40000400 	.word	0x40000400
 8006d24:	080081b0 	.word	0x080081b0
 8006d28:	20001ee8 	.word	0x20001ee8
 8006d2c:	20001ea0 	.word	0x20001ea0
 8006d30:	cccccccd 	.word	0xcccccccd
 8006d34:	20001da8 	.word	0x20001da8
 8006d38:	430e0000 	.word	0x430e0000
 8006d3c:	51eb851f 	.word	0x51eb851f
 8006d40:	38e38e39 	.word	0x38e38e39
 8006d44:	43340000 	.word	0x43340000

08006d48 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b088      	sub	sp, #32
 8006d4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d4e:	f107 0310 	add.w	r3, r7, #16
 8006d52:	2200      	movs	r2, #0
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	605a      	str	r2, [r3, #4]
 8006d58:	609a      	str	r2, [r3, #8]
 8006d5a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d5c:	4b4d      	ldr	r3, [pc, #308]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	4a4c      	ldr	r2, [pc, #304]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d62:	f043 0310 	orr.w	r3, r3, #16
 8006d66:	6193      	str	r3, [r2, #24]
 8006d68:	4b4a      	ldr	r3, [pc, #296]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	f003 0310 	and.w	r3, r3, #16
 8006d70:	60fb      	str	r3, [r7, #12]
 8006d72:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d74:	4b47      	ldr	r3, [pc, #284]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d76:	699b      	ldr	r3, [r3, #24]
 8006d78:	4a46      	ldr	r2, [pc, #280]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d7a:	f043 0320 	orr.w	r3, r3, #32
 8006d7e:	6193      	str	r3, [r2, #24]
 8006d80:	4b44      	ldr	r3, [pc, #272]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	f003 0320 	and.w	r3, r3, #32
 8006d88:	60bb      	str	r3, [r7, #8]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d8c:	4b41      	ldr	r3, [pc, #260]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	4a40      	ldr	r2, [pc, #256]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d92:	f043 0304 	orr.w	r3, r3, #4
 8006d96:	6193      	str	r3, [r2, #24]
 8006d98:	4b3e      	ldr	r3, [pc, #248]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006d9a:	699b      	ldr	r3, [r3, #24]
 8006d9c:	f003 0304 	and.w	r3, r3, #4
 8006da0:	607b      	str	r3, [r7, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006da4:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	4a3a      	ldr	r2, [pc, #232]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006daa:	f043 0308 	orr.w	r3, r3, #8
 8006dae:	6193      	str	r3, [r2, #24]
 8006db0:	4b38      	ldr	r3, [pc, #224]	; (8006e94 <MX_GPIO_Init+0x14c>)
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	f003 0308 	and.w	r3, r3, #8
 8006db8:	603b      	str	r3, [r7, #0]
 8006dba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006dc2:	4835      	ldr	r0, [pc, #212]	; (8006e98 <MX_GPIO_Init+0x150>)
 8006dc4:	f7fa fe0c 	bl	80019e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2110      	movs	r1, #16
 8006dcc:	4833      	ldr	r0, [pc, #204]	; (8006e9c <MX_GPIO_Init+0x154>)
 8006dce:	f7fa fe07 	bl	80019e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CE_Pin|MOTOR_SLEEP_Pin, GPIO_PIN_RESET);
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	2141      	movs	r1, #65	; 0x41
 8006dd6:	4832      	ldr	r0, [pc, #200]	; (8006ea0 <MX_GPIO_Init+0x158>)
 8006dd8:	f7fa fe02 	bl	80019e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8006ddc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006de0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006de2:	2311      	movs	r3, #17
 8006de4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006de6:	2300      	movs	r3, #0
 8006de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dea:	2302      	movs	r3, #2
 8006dec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8006dee:	f107 0310 	add.w	r3, r7, #16
 8006df2:	4619      	mov	r1, r3
 8006df4:	4828      	ldr	r0, [pc, #160]	; (8006e98 <MX_GPIO_Init+0x150>)
 8006df6:	f7fa fc6f 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8006dfa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006dfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e00:	2303      	movs	r3, #3
 8006e02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e04:	f107 0310 	add.w	r3, r7, #16
 8006e08:	4619      	mov	r1, r3
 8006e0a:	4823      	ldr	r0, [pc, #140]	; (8006e98 <MX_GPIO_Init+0x150>)
 8006e0c:	f7fa fc64 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA8 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_11 
 8006e10:	f649 1309 	movw	r3, #39177	; 0x9909
 8006e14:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e16:	2303      	movs	r3, #3
 8006e18:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e1a:	f107 0310 	add.w	r3, r7, #16
 8006e1e:	4619      	mov	r1, r3
 8006e20:	481e      	ldr	r0, [pc, #120]	; (8006e9c <MX_GPIO_Init+0x154>)
 8006e22:	f7fa fc59 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8006e26:	2310      	movs	r3, #16
 8006e28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e32:	2302      	movs	r3, #2
 8006e34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8006e36:	f107 0310 	add.w	r3, r7, #16
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	4817      	ldr	r0, [pc, #92]	; (8006e9c <MX_GPIO_Init+0x154>)
 8006e3e:	f7fa fc4b 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|MOTOR_SLEEP_Pin;
 8006e42:	2341      	movs	r3, #65	; 0x41
 8006e44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e46:	2301      	movs	r3, #1
 8006e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e4e:	2302      	movs	r3, #2
 8006e50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e52:	f107 0310 	add.w	r3, r7, #16
 8006e56:	4619      	mov	r1, r3
 8006e58:	4811      	ldr	r0, [pc, #68]	; (8006ea0 <MX_GPIO_Init+0x158>)
 8006e5a:	f7fa fc3d 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin|JOY_BTN_Pin;
 8006e5e:	2382      	movs	r3, #130	; 0x82
 8006e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006e62:	4b10      	ldr	r3, [pc, #64]	; (8006ea4 <MX_GPIO_Init+0x15c>)
 8006e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e66:	2300      	movs	r3, #0
 8006e68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e6a:	f107 0310 	add.w	r3, r7, #16
 8006e6e:	4619      	mov	r1, r3
 8006e70:	480b      	ldr	r0, [pc, #44]	; (8006ea0 <MX_GPIO_Init+0x158>)
 8006e72:	f7fa fc31 	bl	80016d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12 
                           PB13 PB14 PB15 PB3 
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8006e76:	f64f 432c 	movw	r3, #64556	; 0xfc2c
 8006e7a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3 
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e80:	f107 0310 	add.w	r3, r7, #16
 8006e84:	4619      	mov	r1, r3
 8006e86:	4806      	ldr	r0, [pc, #24]	; (8006ea0 <MX_GPIO_Init+0x158>)
 8006e88:	f7fa fc26 	bl	80016d8 <HAL_GPIO_Init>

}
 8006e8c:	bf00      	nop
 8006e8e:	3720      	adds	r7, #32
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40021000 	.word	0x40021000
 8006e98:	40011000 	.word	0x40011000
 8006e9c:	40010800 	.word	0x40010800
 8006ea0:	40010c00 	.word	0x40010c00
 8006ea4:	10210000 	.word	0x10210000

08006ea8 <ledOn>:

/* USER CODE BEGIN 2 */
void ledOn(void)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8006eac:	2200      	movs	r2, #0
 8006eae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006eb2:	4802      	ldr	r0, [pc, #8]	; (8006ebc <ledOn+0x14>)
 8006eb4:	f7fa fd94 	bl	80019e0 <HAL_GPIO_WritePin>
}
 8006eb8:	bf00      	nop
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	40011000 	.word	0x40011000

08006ec0 <ledToggle>:
{
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}

void ledToggle(void)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	af00      	add	r7, sp, #0
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8006ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ec8:	4802      	ldr	r0, [pc, #8]	; (8006ed4 <ledToggle+0x14>)
 8006eca:	f7fa fda1 	bl	8001a10 <HAL_GPIO_TogglePin>
}
 8006ece:	bf00      	nop
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	40011000 	.word	0x40011000

08006ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006edc:	f7f9 fbe4 	bl	80006a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006ee0:	f000 f817 	bl	8006f12 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006ee4:	f7ff ff30 	bl	8006d48 <MX_GPIO_Init>
  MX_DMA_Init();
 8006ee8:	f7ff fc34 	bl	8006754 <MX_DMA_Init>
  MX_ADC1_Init();
 8006eec:	f7ff fafe 	bl	80064ec <MX_ADC1_Init>
  MX_TIM4_Init();
 8006ef0:	f000 fa74 	bl	80073dc <MX_TIM4_Init>
  MX_ADC2_Init();
 8006ef4:	f7ff fb48 	bl	8006588 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 8006ef8:	f000 fb96 	bl	8007628 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8006efc:	f000 f8a8 	bl	8007050 <MX_SPI1_Init>
  MX_TIM3_Init();
 8006f00:	f000 fa12 	bl	8007328 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8006f04:	f7fc fcf4 	bl	80038f0 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 8006f08:	f7ff fc50 	bl	80067ac <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8006f0c:	f7fc fd22 	bl	8003954 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006f10:	e7fe      	b.n	8006f10 <main+0x38>

08006f12 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b094      	sub	sp, #80	; 0x50
 8006f16:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006f18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006f1c:	2228      	movs	r2, #40	; 0x28
 8006f1e:	2100      	movs	r1, #0
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 fc81 	bl	8007828 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006f26:	f107 0314 	add.w	r3, r7, #20
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	605a      	str	r2, [r3, #4]
 8006f30:	609a      	str	r2, [r3, #8]
 8006f32:	60da      	str	r2, [r3, #12]
 8006f34:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006f36:	1d3b      	adds	r3, r7, #4
 8006f38:	2200      	movs	r2, #0
 8006f3a:	601a      	str	r2, [r3, #0]
 8006f3c:	605a      	str	r2, [r3, #4]
 8006f3e:	609a      	str	r2, [r3, #8]
 8006f40:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006f42:	2301      	movs	r3, #1
 8006f44:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006f46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006f50:	2301      	movs	r3, #1
 8006f52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006f54:	2302      	movs	r3, #2
 8006f56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006f58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006f5c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006f5e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006f62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006f64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7fa fd6b 	bl	8001a44 <HAL_RCC_OscConfig>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8006f74:	f000 f866 	bl	8007044 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006f78:	230f      	movs	r3, #15
 8006f7a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f88:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006f8e:	f107 0314 	add.w	r3, r7, #20
 8006f92:	2102      	movs	r1, #2
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7fa ffd5 	bl	8001f44 <HAL_RCC_ClockConfig>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8006fa0:	f000 f850 	bl	8007044 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8006fa8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006fac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006fae:	1d3b      	adds	r3, r7, #4
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fb f991 	bl	80022d8 <HAL_RCCEx_PeriphCLKConfig>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d001      	beq.n	8006fc0 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8006fbc:	f000 f842 	bl	8007044 <Error_Handler>
  }
}
 8006fc0:	bf00      	nop
 8006fc2:	3750      	adds	r7, #80	; 0x50
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <map>:

/* USER CODE BEGIN 4 */
float map(float val, float I_Min, float I_Max, float O_Min, float O_Max)
{
 8006fc8:	b5b0      	push	{r4, r5, r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
 8006fd4:	603b      	str	r3, [r7, #0]
    return(((val - I_Min) * ((O_Max - O_Min) / (I_Max - I_Min))) + O_Min);
 8006fd6:	68b9      	ldr	r1, [r7, #8]
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f7f9 f8c5 	bl	8000168 <__aeabi_fsub>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	461c      	mov	r4, r3
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	6a38      	ldr	r0, [r7, #32]
 8006fe6:	f7f9 f8bf 	bl	8000168 <__aeabi_fsub>
 8006fea:	4603      	mov	r3, r0
 8006fec:	461d      	mov	r5, r3
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f7f9 f8b9 	bl	8000168 <__aeabi_fsub>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	f7f9 fa72 	bl	80004e4 <__aeabi_fdiv>
 8007000:	4603      	mov	r3, r0
 8007002:	4619      	mov	r1, r3
 8007004:	4620      	mov	r0, r4
 8007006:	f7f9 f9b9 	bl	800037c <__aeabi_fmul>
 800700a:	4603      	mov	r3, r0
 800700c:	6839      	ldr	r1, [r7, #0]
 800700e:	4618      	mov	r0, r3
 8007010:	f7f9 f8ac 	bl	800016c <__addsf3>
 8007014:	4603      	mov	r3, r0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007020 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a04      	ldr	r2, [pc, #16]	; (8007040 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d101      	bne.n	8007036 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007032:	f7f9 fb4f 	bl	80006d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007036:	bf00      	nop
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	40012c00 	.word	0x40012c00

08007044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007044:	b480      	push	{r7}
 8007046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007048:	bf00      	nop
 800704a:	46bd      	mov	sp, r7
 800704c:	bc80      	pop	{r7}
 800704e:	4770      	bx	lr

08007050 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8007054:	4b17      	ldr	r3, [pc, #92]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007056:	4a18      	ldr	r2, [pc, #96]	; (80070b8 <MX_SPI1_Init+0x68>)
 8007058:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800705a:	4b16      	ldr	r3, [pc, #88]	; (80070b4 <MX_SPI1_Init+0x64>)
 800705c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007060:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007062:	4b14      	ldr	r3, [pc, #80]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007064:	2200      	movs	r2, #0
 8007066:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007068:	4b12      	ldr	r3, [pc, #72]	; (80070b4 <MX_SPI1_Init+0x64>)
 800706a:	2200      	movs	r2, #0
 800706c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800706e:	4b11      	ldr	r3, [pc, #68]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007070:	2200      	movs	r2, #0
 8007072:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007074:	4b0f      	ldr	r3, [pc, #60]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007076:	2200      	movs	r2, #0
 8007078:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800707a:	4b0e      	ldr	r3, [pc, #56]	; (80070b4 <MX_SPI1_Init+0x64>)
 800707c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007080:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007082:	4b0c      	ldr	r3, [pc, #48]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007084:	2218      	movs	r2, #24
 8007086:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007088:	4b0a      	ldr	r3, [pc, #40]	; (80070b4 <MX_SPI1_Init+0x64>)
 800708a:	2200      	movs	r2, #0
 800708c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800708e:	4b09      	ldr	r3, [pc, #36]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007090:	2200      	movs	r2, #0
 8007092:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007094:	4b07      	ldr	r3, [pc, #28]	; (80070b4 <MX_SPI1_Init+0x64>)
 8007096:	2200      	movs	r2, #0
 8007098:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800709a:	4b06      	ldr	r3, [pc, #24]	; (80070b4 <MX_SPI1_Init+0x64>)
 800709c:	220a      	movs	r2, #10
 800709e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80070a0:	4804      	ldr	r0, [pc, #16]	; (80070b4 <MX_SPI1_Init+0x64>)
 80070a2:	f7fb fa93 	bl	80025cc <HAL_SPI_Init>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80070ac:	f7ff ffca 	bl	8007044 <Error_Handler>
  }

}
 80070b0:	bf00      	nop
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	20001db8 	.word	0x20001db8
 80070b8:	40013000 	.word	0x40013000

080070bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070c4:	f107 0310 	add.w	r3, r7, #16
 80070c8:	2200      	movs	r2, #0
 80070ca:	601a      	str	r2, [r3, #0]
 80070cc:	605a      	str	r2, [r3, #4]
 80070ce:	609a      	str	r2, [r3, #8]
 80070d0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a1b      	ldr	r2, [pc, #108]	; (8007144 <HAL_SPI_MspInit+0x88>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d12f      	bne.n	800713c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80070dc:	4b1a      	ldr	r3, [pc, #104]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	4a19      	ldr	r2, [pc, #100]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 80070e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80070e6:	6193      	str	r3, [r2, #24]
 80070e8:	4b17      	ldr	r3, [pc, #92]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070f0:	60fb      	str	r3, [r7, #12]
 80070f2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070f4:	4b14      	ldr	r3, [pc, #80]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	4a13      	ldr	r2, [pc, #76]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 80070fa:	f043 0304 	orr.w	r3, r3, #4
 80070fe:	6193      	str	r3, [r2, #24]
 8007100:	4b11      	ldr	r3, [pc, #68]	; (8007148 <HAL_SPI_MspInit+0x8c>)
 8007102:	699b      	ldr	r3, [r3, #24]
 8007104:	f003 0304 	and.w	r3, r3, #4
 8007108:	60bb      	str	r3, [r7, #8]
 800710a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800710c:	23a0      	movs	r3, #160	; 0xa0
 800710e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007110:	2302      	movs	r3, #2
 8007112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007114:	2303      	movs	r3, #3
 8007116:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007118:	f107 0310 	add.w	r3, r7, #16
 800711c:	4619      	mov	r1, r3
 800711e:	480b      	ldr	r0, [pc, #44]	; (800714c <HAL_SPI_MspInit+0x90>)
 8007120:	f7fa fada 	bl	80016d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007124:	2340      	movs	r3, #64	; 0x40
 8007126:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007128:	2300      	movs	r3, #0
 800712a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800712c:	2300      	movs	r3, #0
 800712e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007130:	f107 0310 	add.w	r3, r7, #16
 8007134:	4619      	mov	r1, r3
 8007136:	4805      	ldr	r0, [pc, #20]	; (800714c <HAL_SPI_MspInit+0x90>)
 8007138:	f7fa face 	bl	80016d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800713c:	bf00      	nop
 800713e:	3720      	adds	r7, #32
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	40013000 	.word	0x40013000
 8007148:	40021000 	.word	0x40021000
 800714c:	40010800 	.word	0x40010800

08007150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007156:	4b18      	ldr	r3, [pc, #96]	; (80071b8 <HAL_MspInit+0x68>)
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	4a17      	ldr	r2, [pc, #92]	; (80071b8 <HAL_MspInit+0x68>)
 800715c:	f043 0301 	orr.w	r3, r3, #1
 8007160:	6193      	str	r3, [r2, #24]
 8007162:	4b15      	ldr	r3, [pc, #84]	; (80071b8 <HAL_MspInit+0x68>)
 8007164:	699b      	ldr	r3, [r3, #24]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	60bb      	str	r3, [r7, #8]
 800716c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800716e:	4b12      	ldr	r3, [pc, #72]	; (80071b8 <HAL_MspInit+0x68>)
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	4a11      	ldr	r2, [pc, #68]	; (80071b8 <HAL_MspInit+0x68>)
 8007174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007178:	61d3      	str	r3, [r2, #28]
 800717a:	4b0f      	ldr	r3, [pc, #60]	; (80071b8 <HAL_MspInit+0x68>)
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007182:	607b      	str	r3, [r7, #4]
 8007184:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007186:	2200      	movs	r2, #0
 8007188:	210f      	movs	r1, #15
 800718a:	f06f 0001 	mvn.w	r0, #1
 800718e:	f7fa f88a 	bl	80012a6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8007192:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <HAL_MspInit+0x6c>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800719e:	60fb      	str	r3, [r7, #12]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80071a6:	60fb      	str	r3, [r7, #12]
 80071a8:	4a04      	ldr	r2, [pc, #16]	; (80071bc <HAL_MspInit+0x6c>)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40021000 	.word	0x40021000
 80071bc:	40010000 	.word	0x40010000

080071c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b08c      	sub	sp, #48	; 0x30
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80071c8:	2300      	movs	r3, #0
 80071ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80071cc:	2300      	movs	r3, #0
 80071ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80071d0:	2200      	movs	r2, #0
 80071d2:	6879      	ldr	r1, [r7, #4]
 80071d4:	2019      	movs	r0, #25
 80071d6:	f7fa f866 	bl	80012a6 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80071da:	2019      	movs	r0, #25
 80071dc:	f7fa f87f 	bl	80012de <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80071e0:	4b1e      	ldr	r3, [pc, #120]	; (800725c <HAL_InitTick+0x9c>)
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	4a1d      	ldr	r2, [pc, #116]	; (800725c <HAL_InitTick+0x9c>)
 80071e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80071ea:	6193      	str	r3, [r2, #24]
 80071ec:	4b1b      	ldr	r3, [pc, #108]	; (800725c <HAL_InitTick+0x9c>)
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80071f8:	f107 0210 	add.w	r2, r7, #16
 80071fc:	f107 0314 	add.w	r3, r7, #20
 8007200:	4611      	mov	r1, r2
 8007202:	4618      	mov	r0, r3
 8007204:	f7fb f81a 	bl	800223c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8007208:	f7fb f804 	bl	8002214 <HAL_RCC_GetPCLK2Freq>
 800720c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800720e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007210:	4a13      	ldr	r2, [pc, #76]	; (8007260 <HAL_InitTick+0xa0>)
 8007212:	fba2 2303 	umull	r2, r3, r2, r3
 8007216:	0c9b      	lsrs	r3, r3, #18
 8007218:	3b01      	subs	r3, #1
 800721a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800721c:	4b11      	ldr	r3, [pc, #68]	; (8007264 <HAL_InitTick+0xa4>)
 800721e:	4a12      	ldr	r2, [pc, #72]	; (8007268 <HAL_InitTick+0xa8>)
 8007220:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8007222:	4b10      	ldr	r3, [pc, #64]	; (8007264 <HAL_InitTick+0xa4>)
 8007224:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007228:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800722a:	4a0e      	ldr	r2, [pc, #56]	; (8007264 <HAL_InitTick+0xa4>)
 800722c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800722e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8007230:	4b0c      	ldr	r3, [pc, #48]	; (8007264 <HAL_InitTick+0xa4>)
 8007232:	2200      	movs	r2, #0
 8007234:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007236:	4b0b      	ldr	r3, [pc, #44]	; (8007264 <HAL_InitTick+0xa4>)
 8007238:	2200      	movs	r2, #0
 800723a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800723c:	4809      	ldr	r0, [pc, #36]	; (8007264 <HAL_InitTick+0xa4>)
 800723e:	f7fb fa49 	bl	80026d4 <HAL_TIM_Base_Init>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d104      	bne.n	8007252 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8007248:	4806      	ldr	r0, [pc, #24]	; (8007264 <HAL_InitTick+0xa4>)
 800724a:	f7fb fa93 	bl	8002774 <HAL_TIM_Base_Start_IT>
 800724e:	4603      	mov	r3, r0
 8007250:	e000      	b.n	8007254 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
}
 8007254:	4618      	mov	r0, r3
 8007256:	3730      	adds	r7, #48	; 0x30
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	40021000 	.word	0x40021000
 8007260:	431bde83 	.word	0x431bde83
 8007264:	20001e10 	.word	0x20001e10
 8007268:	40012c00 	.word	0x40012c00

0800726c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800726c:	b480      	push	{r7}
 800726e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007270:	bf00      	nop
 8007272:	46bd      	mov	sp, r7
 8007274:	bc80      	pop	{r7}
 8007276:	4770      	bx	lr

08007278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007278:	b480      	push	{r7}
 800727a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800727c:	e7fe      	b.n	800727c <HardFault_Handler+0x4>

0800727e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800727e:	b480      	push	{r7}
 8007280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007282:	e7fe      	b.n	8007282 <MemManage_Handler+0x4>

08007284 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007284:	b480      	push	{r7}
 8007286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007288:	e7fe      	b.n	8007288 <BusFault_Handler+0x4>

0800728a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800728a:	b480      	push	{r7}
 800728c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800728e:	e7fe      	b.n	800728e <UsageFault_Handler+0x4>

08007290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007290:	b480      	push	{r7}
 8007292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007294:	bf00      	nop
 8007296:	46bd      	mov	sp, r7
 8007298:	bc80      	pop	{r7}
 800729a:	4770      	bx	lr

0800729c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80072a0:	4802      	ldr	r0, [pc, #8]	; (80072ac <DMA1_Channel1_IRQHandler+0x10>)
 80072a2:	f7fa f8e5 	bl	8001470 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80072a6:	bf00      	nop
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20001d58 	.word	0x20001d58

080072b0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80072b4:	4802      	ldr	r0, [pc, #8]	; (80072c0 <TIM1_UP_IRQHandler+0x10>)
 80072b6:	f7fb fba1 	bl	80029fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80072ba:	bf00      	nop
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20001e10 	.word	0x20001e10

080072c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80072cc:	4b11      	ldr	r3, [pc, #68]	; (8007314 <_sbrk+0x50>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d102      	bne.n	80072da <_sbrk+0x16>
		heap_end = &end;
 80072d4:	4b0f      	ldr	r3, [pc, #60]	; (8007314 <_sbrk+0x50>)
 80072d6:	4a10      	ldr	r2, [pc, #64]	; (8007318 <_sbrk+0x54>)
 80072d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80072da:	4b0e      	ldr	r3, [pc, #56]	; (8007314 <_sbrk+0x50>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80072e0:	4b0c      	ldr	r3, [pc, #48]	; (8007314 <_sbrk+0x50>)
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4413      	add	r3, r2
 80072e8:	466a      	mov	r2, sp
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d907      	bls.n	80072fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80072ee:	f000 fa63 	bl	80077b8 <__errno>
 80072f2:	4603      	mov	r3, r0
 80072f4:	220c      	movs	r2, #12
 80072f6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80072f8:	f04f 33ff 	mov.w	r3, #4294967295
 80072fc:	e006      	b.n	800730c <_sbrk+0x48>
	}

	heap_end += incr;
 80072fe:	4b05      	ldr	r3, [pc, #20]	; (8007314 <_sbrk+0x50>)
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4413      	add	r3, r2
 8007306:	4a03      	ldr	r2, [pc, #12]	; (8007314 <_sbrk+0x50>)
 8007308:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800730a:	68fb      	ldr	r3, [r7, #12]
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	20001ca8 	.word	0x20001ca8
 8007318:	20002338 	.word	0x20002338

0800731c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800731c:	b480      	push	{r7}
 800731e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007320:	bf00      	nop
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr

08007328 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b08a      	sub	sp, #40	; 0x28
 800732c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800732e:	f107 0320 	add.w	r3, r7, #32
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
 8007336:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007338:	1d3b      	adds	r3, r7, #4
 800733a:	2200      	movs	r2, #0
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	605a      	str	r2, [r3, #4]
 8007340:	609a      	str	r2, [r3, #8]
 8007342:	60da      	str	r2, [r3, #12]
 8007344:	611a      	str	r2, [r3, #16]
 8007346:	615a      	str	r2, [r3, #20]
 8007348:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800734a:	4b22      	ldr	r3, [pc, #136]	; (80073d4 <MX_TIM3_Init+0xac>)
 800734c:	4a22      	ldr	r2, [pc, #136]	; (80073d8 <MX_TIM3_Init+0xb0>)
 800734e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 59;
 8007350:	4b20      	ldr	r3, [pc, #128]	; (80073d4 <MX_TIM3_Init+0xac>)
 8007352:	223b      	movs	r2, #59	; 0x3b
 8007354:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007356:	4b1f      	ldr	r3, [pc, #124]	; (80073d4 <MX_TIM3_Init+0xac>)
 8007358:	2200      	movs	r2, #0
 800735a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 23999;
 800735c:	4b1d      	ldr	r3, [pc, #116]	; (80073d4 <MX_TIM3_Init+0xac>)
 800735e:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 8007362:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007364:	4b1b      	ldr	r3, [pc, #108]	; (80073d4 <MX_TIM3_Init+0xac>)
 8007366:	2200      	movs	r2, #0
 8007368:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800736a:	4b1a      	ldr	r3, [pc, #104]	; (80073d4 <MX_TIM3_Init+0xac>)
 800736c:	2200      	movs	r2, #0
 800736e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007370:	4818      	ldr	r0, [pc, #96]	; (80073d4 <MX_TIM3_Init+0xac>)
 8007372:	f7fb fa51 	bl	8002818 <HAL_TIM_PWM_Init>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d001      	beq.n	8007380 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800737c:	f7ff fe62 	bl	8007044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007380:	2300      	movs	r3, #0
 8007382:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007384:	2300      	movs	r3, #0
 8007386:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007388:	f107 0320 	add.w	r3, r7, #32
 800738c:	4619      	mov	r1, r3
 800738e:	4811      	ldr	r0, [pc, #68]	; (80073d4 <MX_TIM3_Init+0xac>)
 8007390:	f7fc f886 	bl	80034a0 <HAL_TIMEx_MasterConfigSynchronization>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800739a:	f7ff fe53 	bl	8007044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800739e:	2360      	movs	r3, #96	; 0x60
 80073a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80073a2:	2300      	movs	r3, #0
 80073a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80073a6:	2300      	movs	r3, #0
 80073a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80073ae:	1d3b      	adds	r3, r7, #4
 80073b0:	2200      	movs	r2, #0
 80073b2:	4619      	mov	r1, r3
 80073b4:	4807      	ldr	r0, [pc, #28]	; (80073d4 <MX_TIM3_Init+0xac>)
 80073b6:	f7fb fc29 	bl	8002c0c <HAL_TIM_PWM_ConfigChannel>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80073c0:	f7ff fe40 	bl	8007044 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80073c4:	4803      	ldr	r0, [pc, #12]	; (80073d4 <MX_TIM3_Init+0xac>)
 80073c6:	f000 f8c7 	bl	8007558 <HAL_TIM_MspPostInit>

}
 80073ca:	bf00      	nop
 80073cc:	3728      	adds	r7, #40	; 0x28
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	20001ea0 	.word	0x20001ea0
 80073d8:	40000400 	.word	0x40000400

080073dc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08e      	sub	sp, #56	; 0x38
 80073e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80073e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80073e6:	2200      	movs	r2, #0
 80073e8:	601a      	str	r2, [r3, #0]
 80073ea:	605a      	str	r2, [r3, #4]
 80073ec:	609a      	str	r2, [r3, #8]
 80073ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80073f0:	f107 0320 	add.w	r3, r7, #32
 80073f4:	2200      	movs	r2, #0
 80073f6:	601a      	str	r2, [r3, #0]
 80073f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80073fa:	1d3b      	adds	r3, r7, #4
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	605a      	str	r2, [r3, #4]
 8007402:	609a      	str	r2, [r3, #8]
 8007404:	60da      	str	r2, [r3, #12]
 8007406:	611a      	str	r2, [r3, #16]
 8007408:	615a      	str	r2, [r3, #20]
 800740a:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800740c:	4b32      	ldr	r3, [pc, #200]	; (80074d8 <MX_TIM4_Init+0xfc>)
 800740e:	4a33      	ldr	r2, [pc, #204]	; (80074dc <MX_TIM4_Init+0x100>)
 8007410:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007412:	4b31      	ldr	r3, [pc, #196]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007414:	2200      	movs	r2, #0
 8007416:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007418:	4b2f      	ldr	r3, [pc, #188]	; (80074d8 <MX_TIM4_Init+0xfc>)
 800741a:	2200      	movs	r2, #0
 800741c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14399;
 800741e:	4b2e      	ldr	r3, [pc, #184]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007420:	f643 023f 	movw	r2, #14399	; 0x383f
 8007424:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007426:	4b2c      	ldr	r3, [pc, #176]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007428:	2200      	movs	r2, #0
 800742a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800742c:	4b2a      	ldr	r3, [pc, #168]	; (80074d8 <MX_TIM4_Init+0xfc>)
 800742e:	2200      	movs	r2, #0
 8007430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007432:	4829      	ldr	r0, [pc, #164]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007434:	f7fb f94e 	bl	80026d4 <HAL_TIM_Base_Init>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800743e:	f7ff fe01 	bl	8007044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007446:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007448:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800744c:	4619      	mov	r1, r3
 800744e:	4822      	ldr	r0, [pc, #136]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007450:	f7fb fc9a 	bl	8002d88 <HAL_TIM_ConfigClockSource>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800745a:	f7ff fdf3 	bl	8007044 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800745e:	481e      	ldr	r0, [pc, #120]	; (80074d8 <MX_TIM4_Init+0xfc>)
 8007460:	f7fb f9da 	bl	8002818 <HAL_TIM_PWM_Init>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800746a:	f7ff fdeb 	bl	8007044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800746e:	2300      	movs	r3, #0
 8007470:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007472:	2300      	movs	r3, #0
 8007474:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007476:	f107 0320 	add.w	r3, r7, #32
 800747a:	4619      	mov	r1, r3
 800747c:	4816      	ldr	r0, [pc, #88]	; (80074d8 <MX_TIM4_Init+0xfc>)
 800747e:	f7fc f80f 	bl	80034a0 <HAL_TIMEx_MasterConfigSynchronization>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8007488:	f7ff fddc 	bl	8007044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800748c:	2360      	movs	r3, #96	; 0x60
 800748e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007498:	2300      	movs	r3, #0
 800749a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800749c:	1d3b      	adds	r3, r7, #4
 800749e:	2208      	movs	r2, #8
 80074a0:	4619      	mov	r1, r3
 80074a2:	480d      	ldr	r0, [pc, #52]	; (80074d8 <MX_TIM4_Init+0xfc>)
 80074a4:	f7fb fbb2 	bl	8002c0c <HAL_TIM_PWM_ConfigChannel>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d001      	beq.n	80074b2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80074ae:	f7ff fdc9 	bl	8007044 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80074b2:	1d3b      	adds	r3, r7, #4
 80074b4:	220c      	movs	r2, #12
 80074b6:	4619      	mov	r1, r3
 80074b8:	4807      	ldr	r0, [pc, #28]	; (80074d8 <MX_TIM4_Init+0xfc>)
 80074ba:	f7fb fba7 	bl	8002c0c <HAL_TIM_PWM_ConfigChannel>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80074c4:	f7ff fdbe 	bl	8007044 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80074c8:	4803      	ldr	r0, [pc, #12]	; (80074d8 <MX_TIM4_Init+0xfc>)
 80074ca:	f000 f845 	bl	8007558 <HAL_TIM_MspPostInit>

}
 80074ce:	bf00      	nop
 80074d0:	3738      	adds	r7, #56	; 0x38
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	20001e58 	.word	0x20001e58
 80074dc:	40000800 	.word	0x40000800

080074e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a09      	ldr	r2, [pc, #36]	; (8007514 <HAL_TIM_PWM_MspInit+0x34>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d10b      	bne.n	800750a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80074f2:	4b09      	ldr	r3, [pc, #36]	; (8007518 <HAL_TIM_PWM_MspInit+0x38>)
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	4a08      	ldr	r2, [pc, #32]	; (8007518 <HAL_TIM_PWM_MspInit+0x38>)
 80074f8:	f043 0302 	orr.w	r3, r3, #2
 80074fc:	61d3      	str	r3, [r2, #28]
 80074fe:	4b06      	ldr	r3, [pc, #24]	; (8007518 <HAL_TIM_PWM_MspInit+0x38>)
 8007500:	69db      	ldr	r3, [r3, #28]
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	60fb      	str	r3, [r7, #12]
 8007508:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800750a:	bf00      	nop
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr
 8007514:	40000400 	.word	0x40000400
 8007518:	40021000 	.word	0x40021000

0800751c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800751c:	b480      	push	{r7}
 800751e:	b085      	sub	sp, #20
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a09      	ldr	r2, [pc, #36]	; (8007550 <HAL_TIM_Base_MspInit+0x34>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d10b      	bne.n	8007546 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800752e:	4b09      	ldr	r3, [pc, #36]	; (8007554 <HAL_TIM_Base_MspInit+0x38>)
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	4a08      	ldr	r2, [pc, #32]	; (8007554 <HAL_TIM_Base_MspInit+0x38>)
 8007534:	f043 0304 	orr.w	r3, r3, #4
 8007538:	61d3      	str	r3, [r2, #28]
 800753a:	4b06      	ldr	r3, [pc, #24]	; (8007554 <HAL_TIM_Base_MspInit+0x38>)
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	f003 0304 	and.w	r3, r3, #4
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007546:	bf00      	nop
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	bc80      	pop	{r7}
 800754e:	4770      	bx	lr
 8007550:	40000800 	.word	0x40000800
 8007554:	40021000 	.word	0x40021000

08007558 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b08a      	sub	sp, #40	; 0x28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007560:	f107 0314 	add.w	r3, r7, #20
 8007564:	2200      	movs	r2, #0
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	605a      	str	r2, [r3, #4]
 800756a:	609a      	str	r2, [r3, #8]
 800756c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a28      	ldr	r2, [pc, #160]	; (8007614 <HAL_TIM_MspPostInit+0xbc>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d12a      	bne.n	80075ce <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007578:	4b27      	ldr	r3, [pc, #156]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	4a26      	ldr	r2, [pc, #152]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 800757e:	f043 0308 	orr.w	r3, r3, #8
 8007582:	6193      	str	r3, [r2, #24]
 8007584:	4b24      	ldr	r3, [pc, #144]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 8007586:	699b      	ldr	r3, [r3, #24]
 8007588:	f003 0308 	and.w	r3, r3, #8
 800758c:	613b      	str	r3, [r7, #16]
 800758e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8007590:	2310      	movs	r3, #16
 8007592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007594:	2302      	movs	r3, #2
 8007596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007598:	2302      	movs	r3, #2
 800759a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 800759c:	f107 0314 	add.w	r3, r7, #20
 80075a0:	4619      	mov	r1, r3
 80075a2:	481e      	ldr	r0, [pc, #120]	; (800761c <HAL_TIM_MspPostInit+0xc4>)
 80075a4:	f7fa f898 	bl	80016d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80075a8:	4b1d      	ldr	r3, [pc, #116]	; (8007620 <HAL_TIM_MspPostInit+0xc8>)
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	627b      	str	r3, [r7, #36]	; 0x24
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
 80075b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80075bc:	627b      	str	r3, [r7, #36]	; 0x24
 80075be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80075c4:	627b      	str	r3, [r7, #36]	; 0x24
 80075c6:	4a16      	ldr	r2, [pc, #88]	; (8007620 <HAL_TIM_MspPostInit+0xc8>)
 80075c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ca:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80075cc:	e01d      	b.n	800760a <HAL_TIM_MspPostInit+0xb2>
  else if(timHandle->Instance==TIM4)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a14      	ldr	r2, [pc, #80]	; (8007624 <HAL_TIM_MspPostInit+0xcc>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d118      	bne.n	800760a <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80075d8:	4b0f      	ldr	r3, [pc, #60]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	4a0e      	ldr	r2, [pc, #56]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 80075de:	f043 0308 	orr.w	r3, r3, #8
 80075e2:	6193      	str	r3, [r2, #24]
 80075e4:	4b0c      	ldr	r3, [pc, #48]	; (8007618 <HAL_TIM_MspPostInit+0xc0>)
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	f003 0308 	and.w	r3, r3, #8
 80075ec:	60fb      	str	r3, [r7, #12]
 80075ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 80075f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80075f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075f6:	2302      	movs	r3, #2
 80075f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075fa:	2302      	movs	r3, #2
 80075fc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80075fe:	f107 0314 	add.w	r3, r7, #20
 8007602:	4619      	mov	r1, r3
 8007604:	4805      	ldr	r0, [pc, #20]	; (800761c <HAL_TIM_MspPostInit+0xc4>)
 8007606:	f7fa f867 	bl	80016d8 <HAL_GPIO_Init>
}
 800760a:	bf00      	nop
 800760c:	3728      	adds	r7, #40	; 0x28
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	40000400 	.word	0x40000400
 8007618:	40021000 	.word	0x40021000
 800761c:	40010c00 	.word	0x40010c00
 8007620:	40010000 	.word	0x40010000
 8007624:	40000800 	.word	0x40000800

08007628 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800762c:	4b11      	ldr	r3, [pc, #68]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 800762e:	4a12      	ldr	r2, [pc, #72]	; (8007678 <MX_USART1_UART_Init+0x50>)
 8007630:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007632:	4b10      	ldr	r3, [pc, #64]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 8007634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007638:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800763a:	4b0e      	ldr	r3, [pc, #56]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 800763c:	2200      	movs	r2, #0
 800763e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007640:	4b0c      	ldr	r3, [pc, #48]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 8007642:	2200      	movs	r2, #0
 8007644:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007646:	4b0b      	ldr	r3, [pc, #44]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 8007648:	2200      	movs	r2, #0
 800764a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800764c:	4b09      	ldr	r3, [pc, #36]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 800764e:	220c      	movs	r2, #12
 8007650:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007652:	4b08      	ldr	r3, [pc, #32]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 8007654:	2200      	movs	r2, #0
 8007656:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007658:	4b06      	ldr	r3, [pc, #24]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 800765a:	2200      	movs	r2, #0
 800765c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800765e:	4805      	ldr	r0, [pc, #20]	; (8007674 <MX_USART1_UART_Init+0x4c>)
 8007660:	f7fb ff8e 	bl	8003580 <HAL_UART_Init>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d001      	beq.n	800766e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800766a:	f7ff fceb 	bl	8007044 <Error_Handler>
  }

}
 800766e:	bf00      	nop
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20001ee8 	.word	0x20001ee8
 8007678:	40013800 	.word	0x40013800

0800767c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007684:	f107 0310 	add.w	r3, r7, #16
 8007688:	2200      	movs	r2, #0
 800768a:	601a      	str	r2, [r3, #0]
 800768c:	605a      	str	r2, [r3, #4]
 800768e:	609a      	str	r2, [r3, #8]
 8007690:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a1c      	ldr	r2, [pc, #112]	; (8007708 <HAL_UART_MspInit+0x8c>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d131      	bne.n	8007700 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800769c:	4b1b      	ldr	r3, [pc, #108]	; (800770c <HAL_UART_MspInit+0x90>)
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	4a1a      	ldr	r2, [pc, #104]	; (800770c <HAL_UART_MspInit+0x90>)
 80076a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076a6:	6193      	str	r3, [r2, #24]
 80076a8:	4b18      	ldr	r3, [pc, #96]	; (800770c <HAL_UART_MspInit+0x90>)
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076b0:	60fb      	str	r3, [r7, #12]
 80076b2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076b4:	4b15      	ldr	r3, [pc, #84]	; (800770c <HAL_UART_MspInit+0x90>)
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	4a14      	ldr	r2, [pc, #80]	; (800770c <HAL_UART_MspInit+0x90>)
 80076ba:	f043 0304 	orr.w	r3, r3, #4
 80076be:	6193      	str	r3, [r2, #24]
 80076c0:	4b12      	ldr	r3, [pc, #72]	; (800770c <HAL_UART_MspInit+0x90>)
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	f003 0304 	and.w	r3, r3, #4
 80076c8:	60bb      	str	r3, [r7, #8]
 80076ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80076cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076d2:	2302      	movs	r3, #2
 80076d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80076d6:	2303      	movs	r3, #3
 80076d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076da:	f107 0310 	add.w	r3, r7, #16
 80076de:	4619      	mov	r1, r3
 80076e0:	480b      	ldr	r0, [pc, #44]	; (8007710 <HAL_UART_MspInit+0x94>)
 80076e2:	f7f9 fff9 	bl	80016d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80076e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80076ec:	2300      	movs	r3, #0
 80076ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076f0:	2300      	movs	r3, #0
 80076f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80076f4:	f107 0310 	add.w	r3, r7, #16
 80076f8:	4619      	mov	r1, r3
 80076fa:	4805      	ldr	r0, [pc, #20]	; (8007710 <HAL_UART_MspInit+0x94>)
 80076fc:	f7f9 ffec 	bl	80016d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8007700:	bf00      	nop
 8007702:	3720      	adds	r7, #32
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	40013800 	.word	0x40013800
 800770c:	40021000 	.word	0x40021000
 8007710:	40010800 	.word	0x40010800

08007714 <xprintf>:

  return ch;
}

size_t xprintf(UART_HandleTypeDef* uartHandle, const char * format, ...)
{
 8007714:	b40e      	push	{r1, r2, r3}
 8007716:	b580      	push	{r7, lr}
 8007718:	b085      	sub	sp, #20
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  va_list args;
  size_t bytesSent;

  memset(bufNetprintf, 0, BUF_WRITE_SIZE);
 800771e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007722:	2100      	movs	r1, #0
 8007724:	4810      	ldr	r0, [pc, #64]	; (8007768 <xprintf+0x54>)
 8007726:	f000 f87f 	bl	8007828 <memset>

  va_start(args, format);
 800772a:	f107 0320 	add.w	r3, r7, #32
 800772e:	60bb      	str	r3, [r7, #8]
  vsnprintf(bufNetprintf, BUF_WRITE_SIZE, format, args);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	69fa      	ldr	r2, [r7, #28]
 8007734:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007738:	480b      	ldr	r0, [pc, #44]	; (8007768 <xprintf+0x54>)
 800773a:	f000 f8a9 	bl	8007890 <vsniprintf>
  va_end(args);

  bytesSent = strlen(bufNetprintf);
 800773e:	480a      	ldr	r0, [pc, #40]	; (8007768 <xprintf+0x54>)
 8007740:	f7f8 fd06 	bl	8000150 <strlen>
 8007744:	60f8      	str	r0, [r7, #12]

  HAL_UART_Transmit(uartHandle, (uint8_t *)bufNetprintf, bytesSent, 0xFFFF);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	b29a      	uxth	r2, r3
 800774a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800774e:	4906      	ldr	r1, [pc, #24]	; (8007768 <xprintf+0x54>)
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7fb ff62 	bl	800361a <HAL_UART_Transmit>

  return bytesSent;
 8007756:	68fb      	ldr	r3, [r7, #12]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007762:	b003      	add	sp, #12
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	20001f28 	.word	0x20001f28

0800776c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800776c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800776e:	e003      	b.n	8007778 <LoopCopyDataInit>

08007770 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007770:	4b0b      	ldr	r3, [pc, #44]	; (80077a0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007772:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007774:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007776:	3104      	adds	r1, #4

08007778 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007778:	480a      	ldr	r0, [pc, #40]	; (80077a4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800777a:	4b0b      	ldr	r3, [pc, #44]	; (80077a8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800777c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800777e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007780:	d3f6      	bcc.n	8007770 <CopyDataInit>
  ldr r2, =_sbss
 8007782:	4a0a      	ldr	r2, [pc, #40]	; (80077ac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007784:	e002      	b.n	800778c <LoopFillZerobss>

08007786 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007786:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007788:	f842 3b04 	str.w	r3, [r2], #4

0800778c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800778c:	4b08      	ldr	r3, [pc, #32]	; (80077b0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800778e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007790:	d3f9      	bcc.n	8007786 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007792:	f7ff fdc3 	bl	800731c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007796:	f000 f815 	bl	80077c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800779a:	f7ff fb9d 	bl	8006ed8 <main>
  bx lr
 800779e:	4770      	bx	lr
  ldr r3, =_sidata
 80077a0:	080082e0 	.word	0x080082e0
  ldr r0, =_sdata
 80077a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80077a8:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80077ac:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80077b0:	20002338 	.word	0x20002338

080077b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80077b4:	e7fe      	b.n	80077b4 <ADC1_2_IRQHandler>
	...

080077b8 <__errno>:
 80077b8:	4b01      	ldr	r3, [pc, #4]	; (80077c0 <__errno+0x8>)
 80077ba:	6818      	ldr	r0, [r3, #0]
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	20000010 	.word	0x20000010

080077c4 <__libc_init_array>:
 80077c4:	b570      	push	{r4, r5, r6, lr}
 80077c6:	2600      	movs	r6, #0
 80077c8:	4d0c      	ldr	r5, [pc, #48]	; (80077fc <__libc_init_array+0x38>)
 80077ca:	4c0d      	ldr	r4, [pc, #52]	; (8007800 <__libc_init_array+0x3c>)
 80077cc:	1b64      	subs	r4, r4, r5
 80077ce:	10a4      	asrs	r4, r4, #2
 80077d0:	42a6      	cmp	r6, r4
 80077d2:	d109      	bne.n	80077e8 <__libc_init_array+0x24>
 80077d4:	f000 fc76 	bl	80080c4 <_init>
 80077d8:	2600      	movs	r6, #0
 80077da:	4d0a      	ldr	r5, [pc, #40]	; (8007804 <__libc_init_array+0x40>)
 80077dc:	4c0a      	ldr	r4, [pc, #40]	; (8007808 <__libc_init_array+0x44>)
 80077de:	1b64      	subs	r4, r4, r5
 80077e0:	10a4      	asrs	r4, r4, #2
 80077e2:	42a6      	cmp	r6, r4
 80077e4:	d105      	bne.n	80077f2 <__libc_init_array+0x2e>
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
 80077e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ec:	4798      	blx	r3
 80077ee:	3601      	adds	r6, #1
 80077f0:	e7ee      	b.n	80077d0 <__libc_init_array+0xc>
 80077f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80077f6:	4798      	blx	r3
 80077f8:	3601      	adds	r6, #1
 80077fa:	e7f2      	b.n	80077e2 <__libc_init_array+0x1e>
 80077fc:	080082d8 	.word	0x080082d8
 8007800:	080082d8 	.word	0x080082d8
 8007804:	080082d8 	.word	0x080082d8
 8007808:	080082dc 	.word	0x080082dc

0800780c <memcpy>:
 800780c:	440a      	add	r2, r1
 800780e:	4291      	cmp	r1, r2
 8007810:	f100 33ff 	add.w	r3, r0, #4294967295
 8007814:	d100      	bne.n	8007818 <memcpy+0xc>
 8007816:	4770      	bx	lr
 8007818:	b510      	push	{r4, lr}
 800781a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800781e:	4291      	cmp	r1, r2
 8007820:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007824:	d1f9      	bne.n	800781a <memcpy+0xe>
 8007826:	bd10      	pop	{r4, pc}

08007828 <memset>:
 8007828:	4603      	mov	r3, r0
 800782a:	4402      	add	r2, r0
 800782c:	4293      	cmp	r3, r2
 800782e:	d100      	bne.n	8007832 <memset+0xa>
 8007830:	4770      	bx	lr
 8007832:	f803 1b01 	strb.w	r1, [r3], #1
 8007836:	e7f9      	b.n	800782c <memset+0x4>

08007838 <_vsniprintf_r>:
 8007838:	b530      	push	{r4, r5, lr}
 800783a:	1e14      	subs	r4, r2, #0
 800783c:	4605      	mov	r5, r0
 800783e:	b09b      	sub	sp, #108	; 0x6c
 8007840:	4618      	mov	r0, r3
 8007842:	da05      	bge.n	8007850 <_vsniprintf_r+0x18>
 8007844:	238b      	movs	r3, #139	; 0x8b
 8007846:	f04f 30ff 	mov.w	r0, #4294967295
 800784a:	602b      	str	r3, [r5, #0]
 800784c:	b01b      	add	sp, #108	; 0x6c
 800784e:	bd30      	pop	{r4, r5, pc}
 8007850:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007854:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007858:	bf0c      	ite	eq
 800785a:	4623      	moveq	r3, r4
 800785c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007860:	9302      	str	r3, [sp, #8]
 8007862:	9305      	str	r3, [sp, #20]
 8007864:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007868:	4602      	mov	r2, r0
 800786a:	9100      	str	r1, [sp, #0]
 800786c:	9104      	str	r1, [sp, #16]
 800786e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007872:	4669      	mov	r1, sp
 8007874:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007876:	4628      	mov	r0, r5
 8007878:	f000 f874 	bl	8007964 <_svfiprintf_r>
 800787c:	1c43      	adds	r3, r0, #1
 800787e:	bfbc      	itt	lt
 8007880:	238b      	movlt	r3, #139	; 0x8b
 8007882:	602b      	strlt	r3, [r5, #0]
 8007884:	2c00      	cmp	r4, #0
 8007886:	d0e1      	beq.n	800784c <_vsniprintf_r+0x14>
 8007888:	2200      	movs	r2, #0
 800788a:	9b00      	ldr	r3, [sp, #0]
 800788c:	701a      	strb	r2, [r3, #0]
 800788e:	e7dd      	b.n	800784c <_vsniprintf_r+0x14>

08007890 <vsniprintf>:
 8007890:	b507      	push	{r0, r1, r2, lr}
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	4613      	mov	r3, r2
 8007896:	460a      	mov	r2, r1
 8007898:	4601      	mov	r1, r0
 800789a:	4803      	ldr	r0, [pc, #12]	; (80078a8 <vsniprintf+0x18>)
 800789c:	6800      	ldr	r0, [r0, #0]
 800789e:	f7ff ffcb 	bl	8007838 <_vsniprintf_r>
 80078a2:	b003      	add	sp, #12
 80078a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80078a8:	20000010 	.word	0x20000010

080078ac <__ssputs_r>:
 80078ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078b0:	688e      	ldr	r6, [r1, #8]
 80078b2:	4682      	mov	sl, r0
 80078b4:	429e      	cmp	r6, r3
 80078b6:	460c      	mov	r4, r1
 80078b8:	4690      	mov	r8, r2
 80078ba:	461f      	mov	r7, r3
 80078bc:	d838      	bhi.n	8007930 <__ssputs_r+0x84>
 80078be:	898a      	ldrh	r2, [r1, #12]
 80078c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078c4:	d032      	beq.n	800792c <__ssputs_r+0x80>
 80078c6:	6825      	ldr	r5, [r4, #0]
 80078c8:	6909      	ldr	r1, [r1, #16]
 80078ca:	3301      	adds	r3, #1
 80078cc:	eba5 0901 	sub.w	r9, r5, r1
 80078d0:	6965      	ldr	r5, [r4, #20]
 80078d2:	444b      	add	r3, r9
 80078d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078dc:	106d      	asrs	r5, r5, #1
 80078de:	429d      	cmp	r5, r3
 80078e0:	bf38      	it	cc
 80078e2:	461d      	movcc	r5, r3
 80078e4:	0553      	lsls	r3, r2, #21
 80078e6:	d531      	bpl.n	800794c <__ssputs_r+0xa0>
 80078e8:	4629      	mov	r1, r5
 80078ea:	f000 fb45 	bl	8007f78 <_malloc_r>
 80078ee:	4606      	mov	r6, r0
 80078f0:	b950      	cbnz	r0, 8007908 <__ssputs_r+0x5c>
 80078f2:	230c      	movs	r3, #12
 80078f4:	f04f 30ff 	mov.w	r0, #4294967295
 80078f8:	f8ca 3000 	str.w	r3, [sl]
 80078fc:	89a3      	ldrh	r3, [r4, #12]
 80078fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007902:	81a3      	strh	r3, [r4, #12]
 8007904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007908:	464a      	mov	r2, r9
 800790a:	6921      	ldr	r1, [r4, #16]
 800790c:	f7ff ff7e 	bl	800780c <memcpy>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007916:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	6126      	str	r6, [r4, #16]
 800791e:	444e      	add	r6, r9
 8007920:	6026      	str	r6, [r4, #0]
 8007922:	463e      	mov	r6, r7
 8007924:	6165      	str	r5, [r4, #20]
 8007926:	eba5 0509 	sub.w	r5, r5, r9
 800792a:	60a5      	str	r5, [r4, #8]
 800792c:	42be      	cmp	r6, r7
 800792e:	d900      	bls.n	8007932 <__ssputs_r+0x86>
 8007930:	463e      	mov	r6, r7
 8007932:	4632      	mov	r2, r6
 8007934:	4641      	mov	r1, r8
 8007936:	6820      	ldr	r0, [r4, #0]
 8007938:	f000 fab8 	bl	8007eac <memmove>
 800793c:	68a3      	ldr	r3, [r4, #8]
 800793e:	6822      	ldr	r2, [r4, #0]
 8007940:	1b9b      	subs	r3, r3, r6
 8007942:	4432      	add	r2, r6
 8007944:	2000      	movs	r0, #0
 8007946:	60a3      	str	r3, [r4, #8]
 8007948:	6022      	str	r2, [r4, #0]
 800794a:	e7db      	b.n	8007904 <__ssputs_r+0x58>
 800794c:	462a      	mov	r2, r5
 800794e:	f000 fb6d 	bl	800802c <_realloc_r>
 8007952:	4606      	mov	r6, r0
 8007954:	2800      	cmp	r0, #0
 8007956:	d1e1      	bne.n	800791c <__ssputs_r+0x70>
 8007958:	4650      	mov	r0, sl
 800795a:	6921      	ldr	r1, [r4, #16]
 800795c:	f000 fac0 	bl	8007ee0 <_free_r>
 8007960:	e7c7      	b.n	80078f2 <__ssputs_r+0x46>
	...

08007964 <_svfiprintf_r>:
 8007964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007968:	4698      	mov	r8, r3
 800796a:	898b      	ldrh	r3, [r1, #12]
 800796c:	4607      	mov	r7, r0
 800796e:	061b      	lsls	r3, r3, #24
 8007970:	460d      	mov	r5, r1
 8007972:	4614      	mov	r4, r2
 8007974:	b09d      	sub	sp, #116	; 0x74
 8007976:	d50e      	bpl.n	8007996 <_svfiprintf_r+0x32>
 8007978:	690b      	ldr	r3, [r1, #16]
 800797a:	b963      	cbnz	r3, 8007996 <_svfiprintf_r+0x32>
 800797c:	2140      	movs	r1, #64	; 0x40
 800797e:	f000 fafb 	bl	8007f78 <_malloc_r>
 8007982:	6028      	str	r0, [r5, #0]
 8007984:	6128      	str	r0, [r5, #16]
 8007986:	b920      	cbnz	r0, 8007992 <_svfiprintf_r+0x2e>
 8007988:	230c      	movs	r3, #12
 800798a:	603b      	str	r3, [r7, #0]
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	e0d1      	b.n	8007b36 <_svfiprintf_r+0x1d2>
 8007992:	2340      	movs	r3, #64	; 0x40
 8007994:	616b      	str	r3, [r5, #20]
 8007996:	2300      	movs	r3, #0
 8007998:	9309      	str	r3, [sp, #36]	; 0x24
 800799a:	2320      	movs	r3, #32
 800799c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079a0:	2330      	movs	r3, #48	; 0x30
 80079a2:	f04f 0901 	mov.w	r9, #1
 80079a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80079aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b50 <_svfiprintf_r+0x1ec>
 80079ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079b2:	4623      	mov	r3, r4
 80079b4:	469a      	mov	sl, r3
 80079b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ba:	b10a      	cbz	r2, 80079c0 <_svfiprintf_r+0x5c>
 80079bc:	2a25      	cmp	r2, #37	; 0x25
 80079be:	d1f9      	bne.n	80079b4 <_svfiprintf_r+0x50>
 80079c0:	ebba 0b04 	subs.w	fp, sl, r4
 80079c4:	d00b      	beq.n	80079de <_svfiprintf_r+0x7a>
 80079c6:	465b      	mov	r3, fp
 80079c8:	4622      	mov	r2, r4
 80079ca:	4629      	mov	r1, r5
 80079cc:	4638      	mov	r0, r7
 80079ce:	f7ff ff6d 	bl	80078ac <__ssputs_r>
 80079d2:	3001      	adds	r0, #1
 80079d4:	f000 80aa 	beq.w	8007b2c <_svfiprintf_r+0x1c8>
 80079d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079da:	445a      	add	r2, fp
 80079dc:	9209      	str	r2, [sp, #36]	; 0x24
 80079de:	f89a 3000 	ldrb.w	r3, [sl]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80a2 	beq.w	8007b2c <_svfiprintf_r+0x1c8>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f04f 32ff 	mov.w	r2, #4294967295
 80079ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079f2:	f10a 0a01 	add.w	sl, sl, #1
 80079f6:	9304      	str	r3, [sp, #16]
 80079f8:	9307      	str	r3, [sp, #28]
 80079fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079fe:	931a      	str	r3, [sp, #104]	; 0x68
 8007a00:	4654      	mov	r4, sl
 8007a02:	2205      	movs	r2, #5
 8007a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a08:	4851      	ldr	r0, [pc, #324]	; (8007b50 <_svfiprintf_r+0x1ec>)
 8007a0a:	f000 fa41 	bl	8007e90 <memchr>
 8007a0e:	9a04      	ldr	r2, [sp, #16]
 8007a10:	b9d8      	cbnz	r0, 8007a4a <_svfiprintf_r+0xe6>
 8007a12:	06d0      	lsls	r0, r2, #27
 8007a14:	bf44      	itt	mi
 8007a16:	2320      	movmi	r3, #32
 8007a18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a1c:	0711      	lsls	r1, r2, #28
 8007a1e:	bf44      	itt	mi
 8007a20:	232b      	movmi	r3, #43	; 0x2b
 8007a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a26:	f89a 3000 	ldrb.w	r3, [sl]
 8007a2a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a2c:	d015      	beq.n	8007a5a <_svfiprintf_r+0xf6>
 8007a2e:	4654      	mov	r4, sl
 8007a30:	2000      	movs	r0, #0
 8007a32:	f04f 0c0a 	mov.w	ip, #10
 8007a36:	9a07      	ldr	r2, [sp, #28]
 8007a38:	4621      	mov	r1, r4
 8007a3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a3e:	3b30      	subs	r3, #48	; 0x30
 8007a40:	2b09      	cmp	r3, #9
 8007a42:	d94e      	bls.n	8007ae2 <_svfiprintf_r+0x17e>
 8007a44:	b1b0      	cbz	r0, 8007a74 <_svfiprintf_r+0x110>
 8007a46:	9207      	str	r2, [sp, #28]
 8007a48:	e014      	b.n	8007a74 <_svfiprintf_r+0x110>
 8007a4a:	eba0 0308 	sub.w	r3, r0, r8
 8007a4e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a52:	4313      	orrs	r3, r2
 8007a54:	46a2      	mov	sl, r4
 8007a56:	9304      	str	r3, [sp, #16]
 8007a58:	e7d2      	b.n	8007a00 <_svfiprintf_r+0x9c>
 8007a5a:	9b03      	ldr	r3, [sp, #12]
 8007a5c:	1d19      	adds	r1, r3, #4
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	9103      	str	r1, [sp, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	bfbb      	ittet	lt
 8007a66:	425b      	neglt	r3, r3
 8007a68:	f042 0202 	orrlt.w	r2, r2, #2
 8007a6c:	9307      	strge	r3, [sp, #28]
 8007a6e:	9307      	strlt	r3, [sp, #28]
 8007a70:	bfb8      	it	lt
 8007a72:	9204      	strlt	r2, [sp, #16]
 8007a74:	7823      	ldrb	r3, [r4, #0]
 8007a76:	2b2e      	cmp	r3, #46	; 0x2e
 8007a78:	d10c      	bne.n	8007a94 <_svfiprintf_r+0x130>
 8007a7a:	7863      	ldrb	r3, [r4, #1]
 8007a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a7e:	d135      	bne.n	8007aec <_svfiprintf_r+0x188>
 8007a80:	9b03      	ldr	r3, [sp, #12]
 8007a82:	3402      	adds	r4, #2
 8007a84:	1d1a      	adds	r2, r3, #4
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	9203      	str	r2, [sp, #12]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	bfb8      	it	lt
 8007a8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a92:	9305      	str	r3, [sp, #20]
 8007a94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b60 <_svfiprintf_r+0x1fc>
 8007a98:	2203      	movs	r2, #3
 8007a9a:	4650      	mov	r0, sl
 8007a9c:	7821      	ldrb	r1, [r4, #0]
 8007a9e:	f000 f9f7 	bl	8007e90 <memchr>
 8007aa2:	b140      	cbz	r0, 8007ab6 <_svfiprintf_r+0x152>
 8007aa4:	2340      	movs	r3, #64	; 0x40
 8007aa6:	eba0 000a 	sub.w	r0, r0, sl
 8007aaa:	fa03 f000 	lsl.w	r0, r3, r0
 8007aae:	9b04      	ldr	r3, [sp, #16]
 8007ab0:	3401      	adds	r4, #1
 8007ab2:	4303      	orrs	r3, r0
 8007ab4:	9304      	str	r3, [sp, #16]
 8007ab6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aba:	2206      	movs	r2, #6
 8007abc:	4825      	ldr	r0, [pc, #148]	; (8007b54 <_svfiprintf_r+0x1f0>)
 8007abe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ac2:	f000 f9e5 	bl	8007e90 <memchr>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d038      	beq.n	8007b3c <_svfiprintf_r+0x1d8>
 8007aca:	4b23      	ldr	r3, [pc, #140]	; (8007b58 <_svfiprintf_r+0x1f4>)
 8007acc:	bb1b      	cbnz	r3, 8007b16 <_svfiprintf_r+0x1b2>
 8007ace:	9b03      	ldr	r3, [sp, #12]
 8007ad0:	3307      	adds	r3, #7
 8007ad2:	f023 0307 	bic.w	r3, r3, #7
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	9303      	str	r3, [sp, #12]
 8007ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007adc:	4433      	add	r3, r6
 8007ade:	9309      	str	r3, [sp, #36]	; 0x24
 8007ae0:	e767      	b.n	80079b2 <_svfiprintf_r+0x4e>
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	2001      	movs	r0, #1
 8007ae6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aea:	e7a5      	b.n	8007a38 <_svfiprintf_r+0xd4>
 8007aec:	2300      	movs	r3, #0
 8007aee:	f04f 0c0a 	mov.w	ip, #10
 8007af2:	4619      	mov	r1, r3
 8007af4:	3401      	adds	r4, #1
 8007af6:	9305      	str	r3, [sp, #20]
 8007af8:	4620      	mov	r0, r4
 8007afa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007afe:	3a30      	subs	r2, #48	; 0x30
 8007b00:	2a09      	cmp	r2, #9
 8007b02:	d903      	bls.n	8007b0c <_svfiprintf_r+0x1a8>
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d0c5      	beq.n	8007a94 <_svfiprintf_r+0x130>
 8007b08:	9105      	str	r1, [sp, #20]
 8007b0a:	e7c3      	b.n	8007a94 <_svfiprintf_r+0x130>
 8007b0c:	4604      	mov	r4, r0
 8007b0e:	2301      	movs	r3, #1
 8007b10:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b14:	e7f0      	b.n	8007af8 <_svfiprintf_r+0x194>
 8007b16:	ab03      	add	r3, sp, #12
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	462a      	mov	r2, r5
 8007b1c:	4638      	mov	r0, r7
 8007b1e:	4b0f      	ldr	r3, [pc, #60]	; (8007b5c <_svfiprintf_r+0x1f8>)
 8007b20:	a904      	add	r1, sp, #16
 8007b22:	f3af 8000 	nop.w
 8007b26:	1c42      	adds	r2, r0, #1
 8007b28:	4606      	mov	r6, r0
 8007b2a:	d1d6      	bne.n	8007ada <_svfiprintf_r+0x176>
 8007b2c:	89ab      	ldrh	r3, [r5, #12]
 8007b2e:	065b      	lsls	r3, r3, #25
 8007b30:	f53f af2c 	bmi.w	800798c <_svfiprintf_r+0x28>
 8007b34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b36:	b01d      	add	sp, #116	; 0x74
 8007b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b3c:	ab03      	add	r3, sp, #12
 8007b3e:	9300      	str	r3, [sp, #0]
 8007b40:	462a      	mov	r2, r5
 8007b42:	4638      	mov	r0, r7
 8007b44:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <_svfiprintf_r+0x1f8>)
 8007b46:	a904      	add	r1, sp, #16
 8007b48:	f000 f87c 	bl	8007c44 <_printf_i>
 8007b4c:	e7eb      	b.n	8007b26 <_svfiprintf_r+0x1c2>
 8007b4e:	bf00      	nop
 8007b50:	080082a4 	.word	0x080082a4
 8007b54:	080082ae 	.word	0x080082ae
 8007b58:	00000000 	.word	0x00000000
 8007b5c:	080078ad 	.word	0x080078ad
 8007b60:	080082aa 	.word	0x080082aa

08007b64 <_printf_common>:
 8007b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b68:	4616      	mov	r6, r2
 8007b6a:	4699      	mov	r9, r3
 8007b6c:	688a      	ldr	r2, [r1, #8]
 8007b6e:	690b      	ldr	r3, [r1, #16]
 8007b70:	4607      	mov	r7, r0
 8007b72:	4293      	cmp	r3, r2
 8007b74:	bfb8      	it	lt
 8007b76:	4613      	movlt	r3, r2
 8007b78:	6033      	str	r3, [r6, #0]
 8007b7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b7e:	460c      	mov	r4, r1
 8007b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b84:	b10a      	cbz	r2, 8007b8a <_printf_common+0x26>
 8007b86:	3301      	adds	r3, #1
 8007b88:	6033      	str	r3, [r6, #0]
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	0699      	lsls	r1, r3, #26
 8007b8e:	bf42      	ittt	mi
 8007b90:	6833      	ldrmi	r3, [r6, #0]
 8007b92:	3302      	addmi	r3, #2
 8007b94:	6033      	strmi	r3, [r6, #0]
 8007b96:	6825      	ldr	r5, [r4, #0]
 8007b98:	f015 0506 	ands.w	r5, r5, #6
 8007b9c:	d106      	bne.n	8007bac <_printf_common+0x48>
 8007b9e:	f104 0a19 	add.w	sl, r4, #25
 8007ba2:	68e3      	ldr	r3, [r4, #12]
 8007ba4:	6832      	ldr	r2, [r6, #0]
 8007ba6:	1a9b      	subs	r3, r3, r2
 8007ba8:	42ab      	cmp	r3, r5
 8007baa:	dc28      	bgt.n	8007bfe <_printf_common+0x9a>
 8007bac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bb0:	1e13      	subs	r3, r2, #0
 8007bb2:	6822      	ldr	r2, [r4, #0]
 8007bb4:	bf18      	it	ne
 8007bb6:	2301      	movne	r3, #1
 8007bb8:	0692      	lsls	r2, r2, #26
 8007bba:	d42d      	bmi.n	8007c18 <_printf_common+0xb4>
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bc4:	47c0      	blx	r8
 8007bc6:	3001      	adds	r0, #1
 8007bc8:	d020      	beq.n	8007c0c <_printf_common+0xa8>
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	68e5      	ldr	r5, [r4, #12]
 8007bce:	f003 0306 	and.w	r3, r3, #6
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	bf18      	it	ne
 8007bd6:	2500      	movne	r5, #0
 8007bd8:	6832      	ldr	r2, [r6, #0]
 8007bda:	f04f 0600 	mov.w	r6, #0
 8007bde:	68a3      	ldr	r3, [r4, #8]
 8007be0:	bf08      	it	eq
 8007be2:	1aad      	subeq	r5, r5, r2
 8007be4:	6922      	ldr	r2, [r4, #16]
 8007be6:	bf08      	it	eq
 8007be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bec:	4293      	cmp	r3, r2
 8007bee:	bfc4      	itt	gt
 8007bf0:	1a9b      	subgt	r3, r3, r2
 8007bf2:	18ed      	addgt	r5, r5, r3
 8007bf4:	341a      	adds	r4, #26
 8007bf6:	42b5      	cmp	r5, r6
 8007bf8:	d11a      	bne.n	8007c30 <_printf_common+0xcc>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e008      	b.n	8007c10 <_printf_common+0xac>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4652      	mov	r2, sl
 8007c02:	4649      	mov	r1, r9
 8007c04:	4638      	mov	r0, r7
 8007c06:	47c0      	blx	r8
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d103      	bne.n	8007c14 <_printf_common+0xb0>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c14:	3501      	adds	r5, #1
 8007c16:	e7c4      	b.n	8007ba2 <_printf_common+0x3e>
 8007c18:	2030      	movs	r0, #48	; 0x30
 8007c1a:	18e1      	adds	r1, r4, r3
 8007c1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c26:	4422      	add	r2, r4
 8007c28:	3302      	adds	r3, #2
 8007c2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c2e:	e7c5      	b.n	8007bbc <_printf_common+0x58>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4622      	mov	r2, r4
 8007c34:	4649      	mov	r1, r9
 8007c36:	4638      	mov	r0, r7
 8007c38:	47c0      	blx	r8
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	d0e6      	beq.n	8007c0c <_printf_common+0xa8>
 8007c3e:	3601      	adds	r6, #1
 8007c40:	e7d9      	b.n	8007bf6 <_printf_common+0x92>
	...

08007c44 <_printf_i>:
 8007c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c48:	460c      	mov	r4, r1
 8007c4a:	7e27      	ldrb	r7, [r4, #24]
 8007c4c:	4691      	mov	r9, r2
 8007c4e:	2f78      	cmp	r7, #120	; 0x78
 8007c50:	4680      	mov	r8, r0
 8007c52:	469a      	mov	sl, r3
 8007c54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007c56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c5a:	d807      	bhi.n	8007c6c <_printf_i+0x28>
 8007c5c:	2f62      	cmp	r7, #98	; 0x62
 8007c5e:	d80a      	bhi.n	8007c76 <_printf_i+0x32>
 8007c60:	2f00      	cmp	r7, #0
 8007c62:	f000 80d9 	beq.w	8007e18 <_printf_i+0x1d4>
 8007c66:	2f58      	cmp	r7, #88	; 0x58
 8007c68:	f000 80a4 	beq.w	8007db4 <_printf_i+0x170>
 8007c6c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007c70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c74:	e03a      	b.n	8007cec <_printf_i+0xa8>
 8007c76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c7a:	2b15      	cmp	r3, #21
 8007c7c:	d8f6      	bhi.n	8007c6c <_printf_i+0x28>
 8007c7e:	a001      	add	r0, pc, #4	; (adr r0, 8007c84 <_printf_i+0x40>)
 8007c80:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007c84:	08007cdd 	.word	0x08007cdd
 8007c88:	08007cf1 	.word	0x08007cf1
 8007c8c:	08007c6d 	.word	0x08007c6d
 8007c90:	08007c6d 	.word	0x08007c6d
 8007c94:	08007c6d 	.word	0x08007c6d
 8007c98:	08007c6d 	.word	0x08007c6d
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007c6d 	.word	0x08007c6d
 8007ca4:	08007c6d 	.word	0x08007c6d
 8007ca8:	08007c6d 	.word	0x08007c6d
 8007cac:	08007c6d 	.word	0x08007c6d
 8007cb0:	08007dff 	.word	0x08007dff
 8007cb4:	08007d21 	.word	0x08007d21
 8007cb8:	08007de1 	.word	0x08007de1
 8007cbc:	08007c6d 	.word	0x08007c6d
 8007cc0:	08007c6d 	.word	0x08007c6d
 8007cc4:	08007e21 	.word	0x08007e21
 8007cc8:	08007c6d 	.word	0x08007c6d
 8007ccc:	08007d21 	.word	0x08007d21
 8007cd0:	08007c6d 	.word	0x08007c6d
 8007cd4:	08007c6d 	.word	0x08007c6d
 8007cd8:	08007de9 	.word	0x08007de9
 8007cdc:	680b      	ldr	r3, [r1, #0]
 8007cde:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007ce2:	1d1a      	adds	r2, r3, #4
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	600a      	str	r2, [r1, #0]
 8007ce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cec:	2301      	movs	r3, #1
 8007cee:	e0a4      	b.n	8007e3a <_printf_i+0x1f6>
 8007cf0:	6825      	ldr	r5, [r4, #0]
 8007cf2:	6808      	ldr	r0, [r1, #0]
 8007cf4:	062e      	lsls	r6, r5, #24
 8007cf6:	f100 0304 	add.w	r3, r0, #4
 8007cfa:	d50a      	bpl.n	8007d12 <_printf_i+0xce>
 8007cfc:	6805      	ldr	r5, [r0, #0]
 8007cfe:	600b      	str	r3, [r1, #0]
 8007d00:	2d00      	cmp	r5, #0
 8007d02:	da03      	bge.n	8007d0c <_printf_i+0xc8>
 8007d04:	232d      	movs	r3, #45	; 0x2d
 8007d06:	426d      	negs	r5, r5
 8007d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d0c:	230a      	movs	r3, #10
 8007d0e:	485e      	ldr	r0, [pc, #376]	; (8007e88 <_printf_i+0x244>)
 8007d10:	e019      	b.n	8007d46 <_printf_i+0x102>
 8007d12:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007d16:	6805      	ldr	r5, [r0, #0]
 8007d18:	600b      	str	r3, [r1, #0]
 8007d1a:	bf18      	it	ne
 8007d1c:	b22d      	sxthne	r5, r5
 8007d1e:	e7ef      	b.n	8007d00 <_printf_i+0xbc>
 8007d20:	680b      	ldr	r3, [r1, #0]
 8007d22:	6825      	ldr	r5, [r4, #0]
 8007d24:	1d18      	adds	r0, r3, #4
 8007d26:	6008      	str	r0, [r1, #0]
 8007d28:	0628      	lsls	r0, r5, #24
 8007d2a:	d501      	bpl.n	8007d30 <_printf_i+0xec>
 8007d2c:	681d      	ldr	r5, [r3, #0]
 8007d2e:	e002      	b.n	8007d36 <_printf_i+0xf2>
 8007d30:	0669      	lsls	r1, r5, #25
 8007d32:	d5fb      	bpl.n	8007d2c <_printf_i+0xe8>
 8007d34:	881d      	ldrh	r5, [r3, #0]
 8007d36:	2f6f      	cmp	r7, #111	; 0x6f
 8007d38:	bf0c      	ite	eq
 8007d3a:	2308      	moveq	r3, #8
 8007d3c:	230a      	movne	r3, #10
 8007d3e:	4852      	ldr	r0, [pc, #328]	; (8007e88 <_printf_i+0x244>)
 8007d40:	2100      	movs	r1, #0
 8007d42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d46:	6866      	ldr	r6, [r4, #4]
 8007d48:	2e00      	cmp	r6, #0
 8007d4a:	bfa8      	it	ge
 8007d4c:	6821      	ldrge	r1, [r4, #0]
 8007d4e:	60a6      	str	r6, [r4, #8]
 8007d50:	bfa4      	itt	ge
 8007d52:	f021 0104 	bicge.w	r1, r1, #4
 8007d56:	6021      	strge	r1, [r4, #0]
 8007d58:	b90d      	cbnz	r5, 8007d5e <_printf_i+0x11a>
 8007d5a:	2e00      	cmp	r6, #0
 8007d5c:	d04d      	beq.n	8007dfa <_printf_i+0x1b6>
 8007d5e:	4616      	mov	r6, r2
 8007d60:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d64:	fb03 5711 	mls	r7, r3, r1, r5
 8007d68:	5dc7      	ldrb	r7, [r0, r7]
 8007d6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d6e:	462f      	mov	r7, r5
 8007d70:	42bb      	cmp	r3, r7
 8007d72:	460d      	mov	r5, r1
 8007d74:	d9f4      	bls.n	8007d60 <_printf_i+0x11c>
 8007d76:	2b08      	cmp	r3, #8
 8007d78:	d10b      	bne.n	8007d92 <_printf_i+0x14e>
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	07df      	lsls	r7, r3, #31
 8007d7e:	d508      	bpl.n	8007d92 <_printf_i+0x14e>
 8007d80:	6923      	ldr	r3, [r4, #16]
 8007d82:	6861      	ldr	r1, [r4, #4]
 8007d84:	4299      	cmp	r1, r3
 8007d86:	bfde      	ittt	le
 8007d88:	2330      	movle	r3, #48	; 0x30
 8007d8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d92:	1b92      	subs	r2, r2, r6
 8007d94:	6122      	str	r2, [r4, #16]
 8007d96:	464b      	mov	r3, r9
 8007d98:	4621      	mov	r1, r4
 8007d9a:	4640      	mov	r0, r8
 8007d9c:	f8cd a000 	str.w	sl, [sp]
 8007da0:	aa03      	add	r2, sp, #12
 8007da2:	f7ff fedf 	bl	8007b64 <_printf_common>
 8007da6:	3001      	adds	r0, #1
 8007da8:	d14c      	bne.n	8007e44 <_printf_i+0x200>
 8007daa:	f04f 30ff 	mov.w	r0, #4294967295
 8007dae:	b004      	add	sp, #16
 8007db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db4:	4834      	ldr	r0, [pc, #208]	; (8007e88 <_printf_i+0x244>)
 8007db6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007dba:	680e      	ldr	r6, [r1, #0]
 8007dbc:	6823      	ldr	r3, [r4, #0]
 8007dbe:	f856 5b04 	ldr.w	r5, [r6], #4
 8007dc2:	061f      	lsls	r7, r3, #24
 8007dc4:	600e      	str	r6, [r1, #0]
 8007dc6:	d514      	bpl.n	8007df2 <_printf_i+0x1ae>
 8007dc8:	07d9      	lsls	r1, r3, #31
 8007dca:	bf44      	itt	mi
 8007dcc:	f043 0320 	orrmi.w	r3, r3, #32
 8007dd0:	6023      	strmi	r3, [r4, #0]
 8007dd2:	b91d      	cbnz	r5, 8007ddc <_printf_i+0x198>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	f023 0320 	bic.w	r3, r3, #32
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	2310      	movs	r3, #16
 8007dde:	e7af      	b.n	8007d40 <_printf_i+0xfc>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	f043 0320 	orr.w	r3, r3, #32
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	2378      	movs	r3, #120	; 0x78
 8007dea:	4828      	ldr	r0, [pc, #160]	; (8007e8c <_printf_i+0x248>)
 8007dec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007df0:	e7e3      	b.n	8007dba <_printf_i+0x176>
 8007df2:	065e      	lsls	r6, r3, #25
 8007df4:	bf48      	it	mi
 8007df6:	b2ad      	uxthmi	r5, r5
 8007df8:	e7e6      	b.n	8007dc8 <_printf_i+0x184>
 8007dfa:	4616      	mov	r6, r2
 8007dfc:	e7bb      	b.n	8007d76 <_printf_i+0x132>
 8007dfe:	680b      	ldr	r3, [r1, #0]
 8007e00:	6826      	ldr	r6, [r4, #0]
 8007e02:	1d1d      	adds	r5, r3, #4
 8007e04:	6960      	ldr	r0, [r4, #20]
 8007e06:	600d      	str	r5, [r1, #0]
 8007e08:	0635      	lsls	r5, r6, #24
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	d501      	bpl.n	8007e12 <_printf_i+0x1ce>
 8007e0e:	6018      	str	r0, [r3, #0]
 8007e10:	e002      	b.n	8007e18 <_printf_i+0x1d4>
 8007e12:	0671      	lsls	r1, r6, #25
 8007e14:	d5fb      	bpl.n	8007e0e <_printf_i+0x1ca>
 8007e16:	8018      	strh	r0, [r3, #0]
 8007e18:	2300      	movs	r3, #0
 8007e1a:	4616      	mov	r6, r2
 8007e1c:	6123      	str	r3, [r4, #16]
 8007e1e:	e7ba      	b.n	8007d96 <_printf_i+0x152>
 8007e20:	680b      	ldr	r3, [r1, #0]
 8007e22:	1d1a      	adds	r2, r3, #4
 8007e24:	600a      	str	r2, [r1, #0]
 8007e26:	681e      	ldr	r6, [r3, #0]
 8007e28:	2100      	movs	r1, #0
 8007e2a:	4630      	mov	r0, r6
 8007e2c:	6862      	ldr	r2, [r4, #4]
 8007e2e:	f000 f82f 	bl	8007e90 <memchr>
 8007e32:	b108      	cbz	r0, 8007e38 <_printf_i+0x1f4>
 8007e34:	1b80      	subs	r0, r0, r6
 8007e36:	6060      	str	r0, [r4, #4]
 8007e38:	6863      	ldr	r3, [r4, #4]
 8007e3a:	6123      	str	r3, [r4, #16]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e42:	e7a8      	b.n	8007d96 <_printf_i+0x152>
 8007e44:	4632      	mov	r2, r6
 8007e46:	4649      	mov	r1, r9
 8007e48:	4640      	mov	r0, r8
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	47d0      	blx	sl
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d0ab      	beq.n	8007daa <_printf_i+0x166>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	079b      	lsls	r3, r3, #30
 8007e56:	d413      	bmi.n	8007e80 <_printf_i+0x23c>
 8007e58:	68e0      	ldr	r0, [r4, #12]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	4298      	cmp	r0, r3
 8007e5e:	bfb8      	it	lt
 8007e60:	4618      	movlt	r0, r3
 8007e62:	e7a4      	b.n	8007dae <_printf_i+0x16a>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4632      	mov	r2, r6
 8007e68:	4649      	mov	r1, r9
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	47d0      	blx	sl
 8007e6e:	3001      	adds	r0, #1
 8007e70:	d09b      	beq.n	8007daa <_printf_i+0x166>
 8007e72:	3501      	adds	r5, #1
 8007e74:	68e3      	ldr	r3, [r4, #12]
 8007e76:	9903      	ldr	r1, [sp, #12]
 8007e78:	1a5b      	subs	r3, r3, r1
 8007e7a:	42ab      	cmp	r3, r5
 8007e7c:	dcf2      	bgt.n	8007e64 <_printf_i+0x220>
 8007e7e:	e7eb      	b.n	8007e58 <_printf_i+0x214>
 8007e80:	2500      	movs	r5, #0
 8007e82:	f104 0619 	add.w	r6, r4, #25
 8007e86:	e7f5      	b.n	8007e74 <_printf_i+0x230>
 8007e88:	080082b5 	.word	0x080082b5
 8007e8c:	080082c6 	.word	0x080082c6

08007e90 <memchr>:
 8007e90:	4603      	mov	r3, r0
 8007e92:	b510      	push	{r4, lr}
 8007e94:	b2c9      	uxtb	r1, r1
 8007e96:	4402      	add	r2, r0
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	d101      	bne.n	8007ea2 <memchr+0x12>
 8007e9e:	2000      	movs	r0, #0
 8007ea0:	e003      	b.n	8007eaa <memchr+0x1a>
 8007ea2:	7804      	ldrb	r4, [r0, #0]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	428c      	cmp	r4, r1
 8007ea8:	d1f6      	bne.n	8007e98 <memchr+0x8>
 8007eaa:	bd10      	pop	{r4, pc}

08007eac <memmove>:
 8007eac:	4288      	cmp	r0, r1
 8007eae:	b510      	push	{r4, lr}
 8007eb0:	eb01 0402 	add.w	r4, r1, r2
 8007eb4:	d902      	bls.n	8007ebc <memmove+0x10>
 8007eb6:	4284      	cmp	r4, r0
 8007eb8:	4623      	mov	r3, r4
 8007eba:	d807      	bhi.n	8007ecc <memmove+0x20>
 8007ebc:	1e43      	subs	r3, r0, #1
 8007ebe:	42a1      	cmp	r1, r4
 8007ec0:	d008      	beq.n	8007ed4 <memmove+0x28>
 8007ec2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ec6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eca:	e7f8      	b.n	8007ebe <memmove+0x12>
 8007ecc:	4601      	mov	r1, r0
 8007ece:	4402      	add	r2, r0
 8007ed0:	428a      	cmp	r2, r1
 8007ed2:	d100      	bne.n	8007ed6 <memmove+0x2a>
 8007ed4:	bd10      	pop	{r4, pc}
 8007ed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ede:	e7f7      	b.n	8007ed0 <memmove+0x24>

08007ee0 <_free_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	2900      	cmp	r1, #0
 8007ee6:	d043      	beq.n	8007f70 <_free_r+0x90>
 8007ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007eec:	1f0c      	subs	r4, r1, #4
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	bfb8      	it	lt
 8007ef2:	18e4      	addlt	r4, r4, r3
 8007ef4:	f000 f8d0 	bl	8008098 <__malloc_lock>
 8007ef8:	4a1e      	ldr	r2, [pc, #120]	; (8007f74 <_free_r+0x94>)
 8007efa:	6813      	ldr	r3, [r2, #0]
 8007efc:	4610      	mov	r0, r2
 8007efe:	b933      	cbnz	r3, 8007f0e <_free_r+0x2e>
 8007f00:	6063      	str	r3, [r4, #4]
 8007f02:	6014      	str	r4, [r2, #0]
 8007f04:	4628      	mov	r0, r5
 8007f06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f0a:	f000 b8cb 	b.w	80080a4 <__malloc_unlock>
 8007f0e:	42a3      	cmp	r3, r4
 8007f10:	d90a      	bls.n	8007f28 <_free_r+0x48>
 8007f12:	6821      	ldr	r1, [r4, #0]
 8007f14:	1862      	adds	r2, r4, r1
 8007f16:	4293      	cmp	r3, r2
 8007f18:	bf01      	itttt	eq
 8007f1a:	681a      	ldreq	r2, [r3, #0]
 8007f1c:	685b      	ldreq	r3, [r3, #4]
 8007f1e:	1852      	addeq	r2, r2, r1
 8007f20:	6022      	streq	r2, [r4, #0]
 8007f22:	6063      	str	r3, [r4, #4]
 8007f24:	6004      	str	r4, [r0, #0]
 8007f26:	e7ed      	b.n	8007f04 <_free_r+0x24>
 8007f28:	461a      	mov	r2, r3
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	b10b      	cbz	r3, 8007f32 <_free_r+0x52>
 8007f2e:	42a3      	cmp	r3, r4
 8007f30:	d9fa      	bls.n	8007f28 <_free_r+0x48>
 8007f32:	6811      	ldr	r1, [r2, #0]
 8007f34:	1850      	adds	r0, r2, r1
 8007f36:	42a0      	cmp	r0, r4
 8007f38:	d10b      	bne.n	8007f52 <_free_r+0x72>
 8007f3a:	6820      	ldr	r0, [r4, #0]
 8007f3c:	4401      	add	r1, r0
 8007f3e:	1850      	adds	r0, r2, r1
 8007f40:	4283      	cmp	r3, r0
 8007f42:	6011      	str	r1, [r2, #0]
 8007f44:	d1de      	bne.n	8007f04 <_free_r+0x24>
 8007f46:	6818      	ldr	r0, [r3, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	4401      	add	r1, r0
 8007f4c:	6011      	str	r1, [r2, #0]
 8007f4e:	6053      	str	r3, [r2, #4]
 8007f50:	e7d8      	b.n	8007f04 <_free_r+0x24>
 8007f52:	d902      	bls.n	8007f5a <_free_r+0x7a>
 8007f54:	230c      	movs	r3, #12
 8007f56:	602b      	str	r3, [r5, #0]
 8007f58:	e7d4      	b.n	8007f04 <_free_r+0x24>
 8007f5a:	6820      	ldr	r0, [r4, #0]
 8007f5c:	1821      	adds	r1, r4, r0
 8007f5e:	428b      	cmp	r3, r1
 8007f60:	bf01      	itttt	eq
 8007f62:	6819      	ldreq	r1, [r3, #0]
 8007f64:	685b      	ldreq	r3, [r3, #4]
 8007f66:	1809      	addeq	r1, r1, r0
 8007f68:	6021      	streq	r1, [r4, #0]
 8007f6a:	6063      	str	r3, [r4, #4]
 8007f6c:	6054      	str	r4, [r2, #4]
 8007f6e:	e7c9      	b.n	8007f04 <_free_r+0x24>
 8007f70:	bd38      	pop	{r3, r4, r5, pc}
 8007f72:	bf00      	nop
 8007f74:	20001cac 	.word	0x20001cac

08007f78 <_malloc_r>:
 8007f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7a:	1ccd      	adds	r5, r1, #3
 8007f7c:	f025 0503 	bic.w	r5, r5, #3
 8007f80:	3508      	adds	r5, #8
 8007f82:	2d0c      	cmp	r5, #12
 8007f84:	bf38      	it	cc
 8007f86:	250c      	movcc	r5, #12
 8007f88:	2d00      	cmp	r5, #0
 8007f8a:	4606      	mov	r6, r0
 8007f8c:	db01      	blt.n	8007f92 <_malloc_r+0x1a>
 8007f8e:	42a9      	cmp	r1, r5
 8007f90:	d903      	bls.n	8007f9a <_malloc_r+0x22>
 8007f92:	230c      	movs	r3, #12
 8007f94:	6033      	str	r3, [r6, #0]
 8007f96:	2000      	movs	r0, #0
 8007f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f9a:	f000 f87d 	bl	8008098 <__malloc_lock>
 8007f9e:	4921      	ldr	r1, [pc, #132]	; (8008024 <_malloc_r+0xac>)
 8007fa0:	680a      	ldr	r2, [r1, #0]
 8007fa2:	4614      	mov	r4, r2
 8007fa4:	b99c      	cbnz	r4, 8007fce <_malloc_r+0x56>
 8007fa6:	4f20      	ldr	r7, [pc, #128]	; (8008028 <_malloc_r+0xb0>)
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	b923      	cbnz	r3, 8007fb6 <_malloc_r+0x3e>
 8007fac:	4621      	mov	r1, r4
 8007fae:	4630      	mov	r0, r6
 8007fb0:	f000 f862 	bl	8008078 <_sbrk_r>
 8007fb4:	6038      	str	r0, [r7, #0]
 8007fb6:	4629      	mov	r1, r5
 8007fb8:	4630      	mov	r0, r6
 8007fba:	f000 f85d 	bl	8008078 <_sbrk_r>
 8007fbe:	1c43      	adds	r3, r0, #1
 8007fc0:	d123      	bne.n	800800a <_malloc_r+0x92>
 8007fc2:	230c      	movs	r3, #12
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	6033      	str	r3, [r6, #0]
 8007fc8:	f000 f86c 	bl	80080a4 <__malloc_unlock>
 8007fcc:	e7e3      	b.n	8007f96 <_malloc_r+0x1e>
 8007fce:	6823      	ldr	r3, [r4, #0]
 8007fd0:	1b5b      	subs	r3, r3, r5
 8007fd2:	d417      	bmi.n	8008004 <_malloc_r+0x8c>
 8007fd4:	2b0b      	cmp	r3, #11
 8007fd6:	d903      	bls.n	8007fe0 <_malloc_r+0x68>
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	441c      	add	r4, r3
 8007fdc:	6025      	str	r5, [r4, #0]
 8007fde:	e004      	b.n	8007fea <_malloc_r+0x72>
 8007fe0:	6863      	ldr	r3, [r4, #4]
 8007fe2:	42a2      	cmp	r2, r4
 8007fe4:	bf0c      	ite	eq
 8007fe6:	600b      	streq	r3, [r1, #0]
 8007fe8:	6053      	strne	r3, [r2, #4]
 8007fea:	4630      	mov	r0, r6
 8007fec:	f000 f85a 	bl	80080a4 <__malloc_unlock>
 8007ff0:	f104 000b 	add.w	r0, r4, #11
 8007ff4:	1d23      	adds	r3, r4, #4
 8007ff6:	f020 0007 	bic.w	r0, r0, #7
 8007ffa:	1ac2      	subs	r2, r0, r3
 8007ffc:	d0cc      	beq.n	8007f98 <_malloc_r+0x20>
 8007ffe:	1a1b      	subs	r3, r3, r0
 8008000:	50a3      	str	r3, [r4, r2]
 8008002:	e7c9      	b.n	8007f98 <_malloc_r+0x20>
 8008004:	4622      	mov	r2, r4
 8008006:	6864      	ldr	r4, [r4, #4]
 8008008:	e7cc      	b.n	8007fa4 <_malloc_r+0x2c>
 800800a:	1cc4      	adds	r4, r0, #3
 800800c:	f024 0403 	bic.w	r4, r4, #3
 8008010:	42a0      	cmp	r0, r4
 8008012:	d0e3      	beq.n	8007fdc <_malloc_r+0x64>
 8008014:	1a21      	subs	r1, r4, r0
 8008016:	4630      	mov	r0, r6
 8008018:	f000 f82e 	bl	8008078 <_sbrk_r>
 800801c:	3001      	adds	r0, #1
 800801e:	d1dd      	bne.n	8007fdc <_malloc_r+0x64>
 8008020:	e7cf      	b.n	8007fc2 <_malloc_r+0x4a>
 8008022:	bf00      	nop
 8008024:	20001cac 	.word	0x20001cac
 8008028:	20001cb0 	.word	0x20001cb0

0800802c <_realloc_r>:
 800802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800802e:	4607      	mov	r7, r0
 8008030:	4614      	mov	r4, r2
 8008032:	460e      	mov	r6, r1
 8008034:	b921      	cbnz	r1, 8008040 <_realloc_r+0x14>
 8008036:	4611      	mov	r1, r2
 8008038:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800803c:	f7ff bf9c 	b.w	8007f78 <_malloc_r>
 8008040:	b922      	cbnz	r2, 800804c <_realloc_r+0x20>
 8008042:	f7ff ff4d 	bl	8007ee0 <_free_r>
 8008046:	4625      	mov	r5, r4
 8008048:	4628      	mov	r0, r5
 800804a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800804c:	f000 f830 	bl	80080b0 <_malloc_usable_size_r>
 8008050:	42a0      	cmp	r0, r4
 8008052:	d20f      	bcs.n	8008074 <_realloc_r+0x48>
 8008054:	4621      	mov	r1, r4
 8008056:	4638      	mov	r0, r7
 8008058:	f7ff ff8e 	bl	8007f78 <_malloc_r>
 800805c:	4605      	mov	r5, r0
 800805e:	2800      	cmp	r0, #0
 8008060:	d0f2      	beq.n	8008048 <_realloc_r+0x1c>
 8008062:	4631      	mov	r1, r6
 8008064:	4622      	mov	r2, r4
 8008066:	f7ff fbd1 	bl	800780c <memcpy>
 800806a:	4631      	mov	r1, r6
 800806c:	4638      	mov	r0, r7
 800806e:	f7ff ff37 	bl	8007ee0 <_free_r>
 8008072:	e7e9      	b.n	8008048 <_realloc_r+0x1c>
 8008074:	4635      	mov	r5, r6
 8008076:	e7e7      	b.n	8008048 <_realloc_r+0x1c>

08008078 <_sbrk_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	2300      	movs	r3, #0
 800807c:	4d05      	ldr	r5, [pc, #20]	; (8008094 <_sbrk_r+0x1c>)
 800807e:	4604      	mov	r4, r0
 8008080:	4608      	mov	r0, r1
 8008082:	602b      	str	r3, [r5, #0]
 8008084:	f7ff f91e 	bl	80072c4 <_sbrk>
 8008088:	1c43      	adds	r3, r0, #1
 800808a:	d102      	bne.n	8008092 <_sbrk_r+0x1a>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	b103      	cbz	r3, 8008092 <_sbrk_r+0x1a>
 8008090:	6023      	str	r3, [r4, #0]
 8008092:	bd38      	pop	{r3, r4, r5, pc}
 8008094:	20002328 	.word	0x20002328

08008098 <__malloc_lock>:
 8008098:	4801      	ldr	r0, [pc, #4]	; (80080a0 <__malloc_lock+0x8>)
 800809a:	f000 b811 	b.w	80080c0 <__retarget_lock_acquire_recursive>
 800809e:	bf00      	nop
 80080a0:	20002330 	.word	0x20002330

080080a4 <__malloc_unlock>:
 80080a4:	4801      	ldr	r0, [pc, #4]	; (80080ac <__malloc_unlock+0x8>)
 80080a6:	f000 b80c 	b.w	80080c2 <__retarget_lock_release_recursive>
 80080aa:	bf00      	nop
 80080ac:	20002330 	.word	0x20002330

080080b0 <_malloc_usable_size_r>:
 80080b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080b4:	1f18      	subs	r0, r3, #4
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	bfbc      	itt	lt
 80080ba:	580b      	ldrlt	r3, [r1, r0]
 80080bc:	18c0      	addlt	r0, r0, r3
 80080be:	4770      	bx	lr

080080c0 <__retarget_lock_acquire_recursive>:
 80080c0:	4770      	bx	lr

080080c2 <__retarget_lock_release_recursive>:
 80080c2:	4770      	bx	lr

080080c4 <_init>:
 80080c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c6:	bf00      	nop
 80080c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ca:	bc08      	pop	{r3}
 80080cc:	469e      	mov	lr, r3
 80080ce:	4770      	bx	lr

080080d0 <_fini>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr
