Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 19:58:34 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               7 |            7 |
| No           | Yes                   | No                     |             204 |           72 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             120 |           34 |
| Yes          | Yes                   | No                     |              66 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                       |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                                       | vs0/SS[0]                       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | snake_length                          | vs0/SS[0]                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    | btn_db2/prev_btn_level_reg[2][0]_0[0] | vs0/SS[0]                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    | btn_db2/prev_btn_level_reg[2][0][0]   | vs0/SS[0]                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG    |                                       | clk_divider0/counter[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_divider0/CLK | vs0/pixel_tick                        | vs0/mod2_reg_reg_0[0]           |                4 |             10 |         2.50 |
|  clk_divider0/CLK | vs0/h_count_next                      | vs0/mod2_reg_reg_1[0]           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG    |                                       | background_is_black_reg         |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                        | vs0/SR[0]                       |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG    |                                       | btn_db3/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                       | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                       | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    |                                       | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG    | btn_db2/snake_pos_x_reg[1][4]         | btn_db2/hit_wall_timer_reg[17]  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG    |                                       | food_clock[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | btn_db2/snake_clock_reg[31]     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | vs0/SS[0]                       |               26 |             38 |         1.46 |
|  clk_IBUF_BUFG    | btn_db2/E[0]                          | vs0/SS[0]                       |               30 |            108 |         3.60 |
|  clk_IBUF_BUFG    |                                       |                                 |              211 |            825 |         3.91 |
+-------------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+


