
*** Running vivado
    with args -log HydroDSP_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HydroDSP_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source HydroDSP_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 454.629 ; gain = 159.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 521.008 ; gain = 60.758
Command: link_design -top HydroDSP_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_CC_0_0/HydroDSP_CC_0_0.dcp' for cell 'HydroDSP_i/CC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_DataCompressor_0_0/HydroDSP_DataCompressor_0_0.dcp' for cell 'HydroDSP_i/DataCompressor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_bram_ctrl_0_0/HydroDSP_axi_bram_ctrl_0_0.dcp' for cell 'HydroDSP_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_uartlite_0_0/HydroDSP_axi_uartlite_0_0.dcp' for cell 'HydroDSP_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_0/HydroDSP_blk_mem_gen_0_0.dcp' for cell 'HydroDSP_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_1/HydroDSP_blk_mem_gen_0_1.dcp' for cell 'HydroDSP_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_2/HydroDSP_blk_mem_gen_0_2.dcp' for cell 'HydroDSP_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_3/HydroDSP_blk_mem_gen_0_3.dcp' for cell 'HydroDSP_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_4/HydroDSP_blk_mem_gen_0_4.dcp' for cell 'HydroDSP_i/blk_mem_gen_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_1_0/HydroDSP_blk_mem_gen_1_0.dcp' for cell 'HydroDSP_i/blk_mem_gen_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_2_0/HydroDSP_blk_mem_gen_2_0.dcp' for cell 'HydroDSP_i/blk_mem_gen_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_3_0/HydroDSP_blk_mem_gen_3_0.dcp' for cell 'HydroDSP_i/blk_mem_gen_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_8_0/HydroDSP_blk_mem_gen_8_0.dcp' for cell 'HydroDSP_i/blk_mem_gen_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk100khz_0_0/HydroDSP_clk100khz_0_0.dcp' for cell 'HydroDSP_i/clk100khz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.dcp' for cell 'HydroDSP_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.dcp' for cell 'HydroDSP_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0.dcp' for cell 'HydroDSP_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_dds_compiler_0_0/HydroDSP_dds_compiler_0_0.dcp' for cell 'HydroDSP_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_dds_compiler_1_0/HydroDSP_dds_compiler_1_0.dcp' for cell 'HydroDSP_i/dds_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_mdm_1_0/HydroDSP_mdm_1_0.dcp' for cell 'HydroDSP_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_5/HydroDSP_microblaze_0_5.dcp' for cell 'HydroDSP_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_axi_intc_1/HydroDSP_microblaze_0_axi_intc_1.dcp' for cell 'HydroDSP_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_rst_clk_wiz_0_200M_0/HydroDSP_rst_clk_wiz_0_200M_0.dcp' for cell 'HydroDSP_i/rst_clk_wiz_0_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_waveParser_0_0/HydroDSP_waveParser_0_0.dcp' for cell 'HydroDSP_i/waveParser_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_xbar_1/HydroDSP_xbar_1.dcp' for cell 'HydroDSP_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_auto_pc_0/HydroDSP_auto_pc_0.dcp' for cell 'HydroDSP_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_dlmb_bram_if_cntlr_5/HydroDSP_dlmb_bram_if_cntlr_5.dcp' for cell 'HydroDSP_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_dlmb_v10_5/HydroDSP_dlmb_v10_5.dcp' for cell 'HydroDSP_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_ilmb_bram_if_cntlr_5/HydroDSP_ilmb_bram_if_cntlr_5.dcp' for cell 'HydroDSP_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_ilmb_v10_5/HydroDSP_ilmb_v10_5.dcp' for cell 'HydroDSP_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_lmb_bram_5/HydroDSP_lmb_bram_5.dcp' for cell 'HydroDSP_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1003.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HydroDSP_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HydroDSP_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HydroDSP_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HydroDSP_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.xdc] for cell 'HydroDSP_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1602.504 ; gain = 459.246
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.xdc] for cell 'HydroDSP_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.xdc] for cell 'HydroDSP_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.xdc] for cell 'HydroDSP_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_uartlite_0_0/HydroDSP_axi_uartlite_0_0_board.xdc] for cell 'HydroDSP_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_uartlite_0_0/HydroDSP_axi_uartlite_0_0_board.xdc] for cell 'HydroDSP_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_uartlite_0_0/HydroDSP_axi_uartlite_0_0.xdc] for cell 'HydroDSP_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_axi_uartlite_0_0/HydroDSP_axi_uartlite_0_0.xdc] for cell 'HydroDSP_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_rst_clk_wiz_0_200M_0/HydroDSP_rst_clk_wiz_0_200M_0_board.xdc] for cell 'HydroDSP_i/rst_clk_wiz_0_200M/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_rst_clk_wiz_0_200M_0/HydroDSP_rst_clk_wiz_0_200M_0_board.xdc] for cell 'HydroDSP_i/rst_clk_wiz_0_200M/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_rst_clk_wiz_0_200M_0/HydroDSP_rst_clk_wiz_0_200M_0.xdc] for cell 'HydroDSP_i/rst_clk_wiz_0_200M/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_rst_clk_wiz_0_200M_0/HydroDSP_rst_clk_wiz_0_200M_0.xdc] for cell 'HydroDSP_i/rst_clk_wiz_0_200M/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0_board.xdc] for cell 'HydroDSP_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0.xdc] for cell 'HydroDSP_i/clk_wiz_2/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0.xdc:57]
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_clk_wiz_2_0/HydroDSP_clk_wiz_2_0.xdc] for cell 'HydroDSP_i/clk_wiz_2/inst'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_5/HydroDSP_microblaze_0_5.xdc] for cell 'HydroDSP_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_5/HydroDSP_microblaze_0_5.xdc] for cell 'HydroDSP_i/microblaze_0/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_axi_intc_1/HydroDSP_microblaze_0_axi_intc_1.xdc] for cell 'HydroDSP_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_axi_intc_1/HydroDSP_microblaze_0_axi_intc_1.xdc] for cell 'HydroDSP_i/microblaze_0_axi_intc/U0'
Parsing XDC File [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc]
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_mdm_1_0/HydroDSP_mdm_1_0.xdc] for cell 'HydroDSP_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_mdm_1_0/HydroDSP_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_mdm_1_0/HydroDSP_mdm_1_0.xdc] for cell 'HydroDSP_i/mdm_1/U0'
Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_axi_intc_1/HydroDSP_microblaze_0_axi_intc_1_clocks.xdc] for cell 'HydroDSP_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_axi_intc_1/HydroDSP_microblaze_0_axi_intc_1_clocks.xdc] for cell 'HydroDSP_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'HydroDSP_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.gen/sources_1/bd/HydroDSP/ip/HydroDSP_microblaze_0_5/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1602.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

47 Infos, 13 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1602.504 ; gain = 1081.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.504 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bc5d4c18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1625.586 ; gain = 23.082

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183b1d555

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 261 cells and removed 353 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 226a9be19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 129 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1de7a2335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG HydroDSP_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net HydroDSP_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1d81e3d4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 168736914

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1822f0cce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1987.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             261  |             353  |                                              3  |
|  Constant propagation         |              41  |             129  |                                              1  |
|  Sweep                        |               0  |             295  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1987.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17f2d46e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1987.184 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 42 BRAM(s) out of a total of 58 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 64 Total Ports: 116
Ending PowerOpt Patch Enables Task | Checksum: 1c9d741c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2151.930 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c9d741c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.930 ; gain = 164.746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c9d741c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2151.930 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2151.930 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1878476aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2151.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 13 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2151.930 ; gain = 549.426
INFO: [runtcl-4] Executing : report_drc -file HydroDSP_wrapper_drc_opted.rpt -pb HydroDSP_wrapper_drc_opted.pb -rpx HydroDSP_wrapper_drc_opted.rpx
Command: report_drc -file HydroDSP_wrapper_drc_opted.rpt -pb HydroDSP_wrapper_drc_opted.pb -rpx HydroDSP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.runs/impl_1/HydroDSP_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2151.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/Cascade_hydrophones/Hardware/XCORR/XCORR.runs/impl_1/HydroDSP_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 100 of such cell types but only 90 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 13 Warnings, 9 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 06:30:44 2024...
