<stg><name>conv_via_tiling_Pipeline_VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_V</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kc = alloca i32 1

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kr = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ic2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ic2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten129"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %oc2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="68" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten158 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten158"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
newFuncRoot:7 %p_cast46_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %p_cast46

]]></Node>
<StgValue><ssdm name="p_cast46_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weight

]]></Node>
<StgValue><ssdm name="weight_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %zext_ln102_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:10 %mul_ln129_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %mul_ln129

]]></Node>
<StgValue><ssdm name="mul_ln129_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
newFuncRoot:11 %zext_ln148_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
newFuncRoot:12 %mul_ln129_1_read = read i68 @_ssdm_op_Read.ap_auto.i68, i68 %mul_ln129_1

]]></Node>
<StgValue><ssdm name="mul_ln129_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="38">
<![CDATA[
newFuncRoot:13 %p_cast46_cast = zext i38 %p_cast46_read

]]></Node>
<StgValue><ssdm name="p_cast46_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %zext_ln102_cast = zext i32 %zext_ln102_read

]]></Node>
<StgValue><ssdm name="zext_ln102_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="35">
<![CDATA[
newFuncRoot:15 %zext_ln148_cast = zext i35 %zext_ln148_read

]]></Node>
<StgValue><ssdm name="zext_ln148_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="68" op_1_bw="68">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i68 0, i68 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:18 %store_ln148 = store i31 0, i31 %oc2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i36 0, i36 %indvar_flatten129

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:20 %store_ln149 = store i31 0, i31 %ic2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i4 0, i4 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %store_ln150 = store i2 0, i2 %kr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %store_ln151 = store i2 0, i2 %kc

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %for.inc191

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc191:0 %indvar_flatten113_load = load i4 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="indvar_flatten113_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
for.inc191:1 %indvar_flatten129_load = load i36 %indvar_flatten129

]]></Node>
<StgValue><ssdm name="indvar_flatten129_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="68" op_0_bw="68" op_1_bw="0">
<![CDATA[
for.inc191:2 %indvar_flatten158_load = load i68 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="indvar_flatten158_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc191:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.inc191:4 %icmp_ln148 = icmp_eq  i68 %indvar_flatten158_load, i68 %mul_ln129_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.inc191:5 %add_ln148_1 = add i68 %indvar_flatten158_load, i68 1

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc191:6 %br_ln148 = br i1 %icmp_ln148, void %for.inc200.loopexit, void %for.inc221.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc200.loopexit:0 %kc_load = load i2 %kc

]]></Node>
<StgValue><ssdm name="kc_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc200.loopexit:1 %kr_load = load i2 %kr

]]></Node>
<StgValue><ssdm name="kr_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc200.loopexit:2 %ic2_load = load i31 %ic2

]]></Node>
<StgValue><ssdm name="ic2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc200.loopexit:3 %oc2_load = load i31 %oc2

]]></Node>
<StgValue><ssdm name="oc2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc200.loopexit:4 %add_ln148 = add i31 %oc2_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc200.loopexit:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_148_17_VITIS_LOOP_149_18_VITIS_LOOP_150_19_VITIS_LOOP_151_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
for.inc200.loopexit:6 %icmp_ln149 = icmp_eq  i36 %indvar_flatten129_load, i36 %mul_ln129_read

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc200.loopexit:7 %select_ln148 = select i1 %icmp_ln149, i31 0, i31 %ic2_load

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc200.loopexit:8 %first_iter_10394 = icmp_eq  i31 %ic2_load, i31 0

]]></Node>
<StgValue><ssdm name="first_iter_10394"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:9 %or_ln148 = or i1 %icmp_ln149, i1 %first_iter_10394

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.loopexit:10 %first_iter_9397 = icmp_eq  i2 %kr_load, i2 0

]]></Node>
<StgValue><ssdm name="first_iter_9397"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:11 %or_ln148_1 = or i1 %icmp_ln149, i1 %first_iter_9397

]]></Node>
<StgValue><ssdm name="or_ln148_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:12 %xor_ln148 = xor i1 %icmp_ln149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln148"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.loopexit:13 %icmp_ln151 = icmp_eq  i2 %kc_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc200.loopexit:14 %icmp_ln150 = icmp_eq  i4 %indvar_flatten113_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:15 %and_ln148_1 = and i1 %icmp_ln150, i1 %xor_ln148

]]></Node>
<StgValue><ssdm name="and_ln148_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc200.loopexit:16 %select_ln148_1 = select i1 %icmp_ln149, i31 %add_ln148, i31 %oc2_load

]]></Node>
<StgValue><ssdm name="select_ln148_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="31">
<![CDATA[
for.inc200.loopexit:17 %trunc_ln149 = trunc i31 %select_ln148_1

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc200.loopexit:18 %add_ln149 = add i31 %select_ln148, i31 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:19 %or_ln149 = or i1 %and_ln148_1, i1 %icmp_ln149

]]></Node>
<StgValue><ssdm name="or_ln149"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc200.loopexit:20 %select_ln149 = select i1 %or_ln149, i2 0, i2 %kr_load

]]></Node>
<StgValue><ssdm name="select_ln149"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc200.loopexit:21 %first_iter_10_mid1 = icmp_eq  i31 %add_ln149, i31 0

]]></Node>
<StgValue><ssdm name="first_iter_10_mid1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc200.loopexit:22 %select_ln149_1 = select i1 %and_ln148_1, i1 %first_iter_10_mid1, i1 %or_ln148

]]></Node>
<StgValue><ssdm name="select_ln149_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:23 %or_ln149_1 = or i1 %and_ln148_1, i1 %or_ln148_1

]]></Node>
<StgValue><ssdm name="or_ln149_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:24 %xor_ln149 = xor i1 %icmp_ln150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:25 %or_ln149_2 = or i1 %icmp_ln149, i1 %xor_ln149

]]></Node>
<StgValue><ssdm name="or_ln149_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:26 %and_ln148 = and i1 %or_ln149_2, i1 %xor_ln148

]]></Node>
<StgValue><ssdm name="and_ln148"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:27 %and_ln149 = and i1 %and_ln148, i1 %icmp_ln151

]]></Node>
<StgValue><ssdm name="and_ln149"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc200.loopexit:28 %select_ln149_2 = select i1 %and_ln148_1, i31 %add_ln149, i31 %select_ln148

]]></Node>
<StgValue><ssdm name="select_ln149_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.loopexit:29 %add_ln150 = add i2 %select_ln149, i2 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:30 %empty_56 = or i1 %and_ln149, i1 %and_ln148_1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc200.loopexit:31 %empty_57 = or i1 %empty_56, i1 %icmp_ln149

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc200.loopexit:32 %kc_mid2 = select i1 %empty_57, i2 0, i2 %kc_load

]]></Node>
<StgValue><ssdm name="kc_mid2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.loopexit:33 %first_iter_9_mid1 = icmp_eq  i2 %add_ln150, i2 0

]]></Node>
<StgValue><ssdm name="first_iter_9_mid1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc200.loopexit:34 %first_iter_9_mid2 = select i1 %and_ln149, i1 %first_iter_9_mid1, i1 %or_ln149_1

]]></Node>
<StgValue><ssdm name="first_iter_9_mid2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc200.loopexit:35 %select_ln150 = select i1 %and_ln149, i2 %add_ln150, i2 %select_ln149

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.loopexit:36 %first_iter_8 = icmp_eq  i2 %kc_mid2, i2 0

]]></Node>
<StgValue><ssdm name="first_iter_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="31">
<![CDATA[
for.inc200.loopexit:37 %zext_ln148_1 = zext i31 %select_ln148_1

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc200.loopexit:38 %empty_58 = add i33 %zext_ln148_1, i33 %zext_ln102_cast

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="46" op_1_bw="33" op_2_bw="13">
<![CDATA[
for.inc200.loopexit:39 %tmp = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i33.i13, i33 %empty_58, i13 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="47" op_0_bw="46">
<![CDATA[
for.inc200.loopexit:40 %p_shl = zext i46 %tmp

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="43" op_0_bw="43" op_1_bw="33" op_2_bw="10">
<![CDATA[
for.inc200.loopexit:41 %tmp_46 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %empty_58, i10 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="47" op_0_bw="43">
<![CDATA[
for.inc200.loopexit:42 %p_shl17 = zext i43 %tmp_46

]]></Node>
<StgValue><ssdm name="p_shl17"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc200.loopexit:43 %empty_59 = add i47 %p_shl, i47 %p_shl17

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="47">
<![CDATA[
for.inc200.loopexit:44 %p_cast51 = zext i47 %empty_59

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.loopexit:45 %tmp6 = add i64 %p_cast51, i64 %weight_read

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.loopexit:46 %empty_60 = add i64 %tmp6, i64 %p_cast46_cast

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc200.loopexit:47 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_60, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="62">
<![CDATA[
for.inc200.loopexit:48 %sext_ln149 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc200.loopexit:49 %mem1_addr = getelementptr i32 %mem1, i64 %sext_ln149

]]></Node>
<StgValue><ssdm name="mem1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc200.loopexit:50 %br_ln151 = br i1 %first_iter_8, void %for.inc191.split, void %new.body.VITIS_LOOP_151_20

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="first_iter_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.VITIS_LOOP_151_20:0 %br_ln150 = br i1 %first_iter_9_mid2, void %for.first.iter.for.inc191, void %new.body.VITIS_LOOP_150_19

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.VITIS_LOOP_150_19:0 %br_ln149 = br i1 %select_ln149_1, void %for.first.iter.VITIS_LOOP_151_20, void %for.first.iter.VITIS_LOOP_150_19

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_151_20:0 %br_ln150 = br void %for.first.iter.for.inc191

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="first_iter_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc191:0 %br_ln151 = br void %for.inc191.split

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc191.split:0 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln149, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="31">
<![CDATA[
for.inc191.split:1 %empty = trunc i31 %select_ln149_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc191.split:2 %empty_53 = add i12 %tmp_s, i12 %empty

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc191.split:16 %switch_ln152 = switch i2 %select_ln150, void %arrayidx19014.case.2, i2 0, void %arrayidx19014.case.0, i2 1, void %arrayidx19014.case.1

]]></Node>
<StgValue><ssdm name="switch_ln152"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx19014.case.1:0 %switch_ln152 = switch i2 %kc_mid2, void %arrayidx19014.case.2266, i2 0, void %arrayidx19014.case.0264, i2 1, void %arrayidx19014.case.1265

]]></Node>
<StgValue><ssdm name="switch_ln152"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.exit263:0 %br_ln152 = br void %arrayidx19014.exit

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx19014.case.0:0 %switch_ln152 = switch i2 %kc_mid2, void %arrayidx19014.case.2261, i2 0, void %arrayidx19014.case.0259, i2 1, void %arrayidx19014.case.1260

]]></Node>
<StgValue><ssdm name="switch_ln152"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.exit258:0 %br_ln152 = br void %arrayidx19014.exit

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx19014.case.2:0 %switch_ln152 = switch i2 %kc_mid2, void %arrayidx19014.case.2271, i2 0, void %arrayidx19014.case.0269, i2 1, void %arrayidx19014.case.1270

]]></Node>
<StgValue><ssdm name="switch_ln152"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.exit268:0 %br_ln152 = br void %arrayidx19014.exit

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx19014.exit:0 %add_ln151 = add i2 %kc_mid2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx19014.exit:1 %add_ln150_1 = add i4 %indvar_flatten113_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx19014.exit:2 %select_ln150_1 = select i1 %or_ln149, i4 1, i4 %add_ln150_1

]]></Node>
<StgValue><ssdm name="select_ln150_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayidx19014.exit:3 %add_ln149_1 = add i36 %indvar_flatten129_load, i36 1

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
arrayidx19014.exit:4 %select_ln149_3 = select i1 %icmp_ln149, i36 1, i36 %add_ln149_1

]]></Node>
<StgValue><ssdm name="select_ln149_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="68" op_1_bw="68" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:5 %store_ln148 = store i68 %add_ln148_1, i68 %indvar_flatten158

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:6 %store_ln148 = store i31 %select_ln148_1, i31 %oc2

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:7 %store_ln149 = store i36 %select_ln149_3, i36 %indvar_flatten129

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:8 %store_ln149 = store i31 %select_ln149_2, i31 %ic2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:9 %store_ln150 = store i4 %select_ln150_1, i4 %indvar_flatten113

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:10 %store_ln150 = store i2 %select_ln150, i2 %kr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19014.exit:11 %store_ln151 = store i2 %add_ln151, i2 %kc

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.exit:12 %br_ln151 = br void %for.inc191

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:0 %empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln148_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_8" val="1"/>
<literal name="first_iter_9_mid2" val="1"/>
<literal name="select_ln149_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_150_19:1 %br_ln149 = br void %for.first.iter.VITIS_LOOP_151_20

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc191.split:14 %mem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem1_addr

]]></Node>
<StgValue><ssdm name="mem1_addr_read"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
for.inc191.split:15 %bitcast_ln153 = bitcast i32 %mem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln153"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
for.inc221.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="12">
<![CDATA[
for.inc191.split:3 %p_cast = zext i12 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:4 %localW_addr = getelementptr i32 %localW, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_addr"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:5 %localW_1_addr = getelementptr i32 %localW_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_1_addr"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:6 %localW_2_addr = getelementptr i32 %localW_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_2_addr"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:7 %localW_3_addr = getelementptr i32 %localW_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_3_addr"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:8 %localW_4_addr = getelementptr i32 %localW_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_4_addr"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:9 %localW_5_addr = getelementptr i32 %localW_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_5_addr"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:10 %localW_6_addr = getelementptr i32 %localW_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_6_addr"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:11 %localW_7_addr = getelementptr i32 %localW_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_7_addr"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc191.split:12 %localW_8_addr = getelementptr i32 %localW_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="localW_8_addr"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc191.split:13 %specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln151"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.1265:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_4_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.1265:1 %br_ln152 = br void %arrayidx19014.exit263

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.0264:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_3_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.0264:1 %br_ln152 = br void %arrayidx19014.exit263

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.2266:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_5_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="1"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.2266:1 %br_ln152 = br void %arrayidx19014.exit263

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.1260:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_1_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.1260:1 %br_ln152 = br void %arrayidx19014.exit258

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.0259:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.0259:1 %br_ln152 = br void %arrayidx19014.exit258

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.2261:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_2_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="0"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.2261:1 %br_ln152 = br void %arrayidx19014.exit258

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.1270:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_7_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.1270:1 %br_ln152 = br void %arrayidx19014.exit268

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.0269:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_6_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.0269:1 %br_ln152 = br void %arrayidx19014.exit268

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx19014.case.2271:0 %store_ln152 = store i32 %bitcast_ln153, i12 %localW_8_addr

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln150" val="!0"/>
<literal name="select_ln150" val="!1"/>
<literal name="kc_mid2" val="!0"/>
<literal name="kc_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19014.case.2271:1 %br_ln152 = br void %arrayidx19014.exit268

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
