=====
SETUP
21.525
19.836
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
CPU/WB/EX_WB_data_3_s2
16.778
17.295
CPU/WB/EX_WB_data_3_s0
17.717
18.088
CPU/Reg/ID_RS_3_s
19.266
19.836
CPU/ID_EX/EX_RS_3_s0
19.836
=====
SETUP
21.633
19.729
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_4_s
16.786
17.157
CPU/WB/EX_WB_data_4_s0
17.954
18.509
CPU/Reg/ID_RS_4_s
19.180
19.729
CPU/ID_EX/EX_RS_4_s0
19.729
=====
SETUP
21.674
19.687
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
CPU/WB/EX_WB_data_1_s2
16.558
17.011
CPU/WB/EX_WB_data_1_s0
17.578
17.949
CPU/Reg/ID_RS_1_s
19.117
19.687
CPU/ID_EX/EX_RS_1_s0
19.687
=====
SETUP
21.679
19.682
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_8_s
16.829
17.282
CPU/WB/EX_WB_data_8_s0
18.048
18.565
CPU/Reg/rf[0]_rf[0]_0_2_s
19.682
=====
SETUP
21.762
19.600
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_12_s
16.829
17.200
CPU/WB/EX_WB_data_12_s0
17.865
18.236
CPU/Reg/ID_RD_12_s
19.030
19.600
CPU/ID_EX/EX_RD_12_s0
19.600
=====
SETUP
21.776
19.585
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_9_s
16.829
17.282
CPU/WB/EX_WB_data_9_s0
17.700
18.217
CPU/Reg/ID_RS_9_s
19.015
19.585
CPU/ID_EX/EX_RS_9_s0
19.585
=====
SETUP
21.781
19.581
41.362
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_8_s
16.829
17.282
CPU/WB/EX_WB_data_8_s0
18.048
18.565
CPU/Reg/rf[0]_rf[0]_0_2_s0
19.581
=====
SETUP
21.790
19.571
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_10_s
16.829
17.200
CPU/WB/EX_WB_data_10_s0
17.966
18.337
CPU/Reg/ID_RS_10_s
19.001
19.571
CPU/ID_EX/EX_RS_10_s0
19.571
=====
SETUP
21.804
19.558
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_8_s
16.829
17.282
CPU/WB/EX_WB_data_8_s0
18.048
18.565
CPU/Reg/ID_RS_8_s
19.096
19.558
CPU/ID_EX/EX_RS_8_s0
19.558
=====
SETUP
21.807
19.555
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_6_s
16.806
17.259
CPU/WB/EX_WB_data_6_s0
18.195
18.566
CPU/Reg/ID_RS_6_s
19.093
19.555
CPU/ID_EX/EX_RS_6_s0
19.555
=====
SETUP
21.813
19.548
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_11_s
16.829
17.200
CPU/WB/EX_WB_data_11_s0
17.865
18.318
CPU/Reg/ID_RS_11_s
19.177
19.548
CPU/ID_EX/EX_RS_11_s0
19.548
=====
SETUP
21.841
19.521
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_5_s
16.801
17.172
CPU/WB/EX_WB_data_5_s0
17.969
18.524
CPU/Reg/ID_RD_5_s
18.951
19.521
CPU/ID_EX/EX_RD_5_s0
19.521
=====
SETUP
21.852
19.510
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
CPU/WB/EX_WB_data_3_s2
16.778
17.295
CPU/WB/EX_WB_data_3_s0
17.717
18.088
CPU/Reg/ID_RD_3_s
18.940
19.510
CPU/ID_EX/EX_RD_3_s0
19.510
=====
SETUP
21.854
19.507
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_4_s
16.786
17.157
CPU/WB/EX_WB_data_4_s0
17.954
18.509
CPU/Reg/ID_RD_4_s
18.937
19.507
CPU/ID_EX/EX_RD_4_s0
19.507
=====
SETUP
21.861
19.500
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_15_s
16.829
17.200
CPU/WB/EX_WB_data_15_s0
17.966
18.521
CPU/Reg/ID_RS_15_s
18.951
19.500
CPU/ID_EX/EX_RS_15_s0
19.500
=====
SETUP
21.890
19.472
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_12_s
16.829
17.200
CPU/WB/EX_WB_data_12_s0
17.865
18.236
CPU/Reg/ID_RS_12_s
19.101
19.472
CPU/ID_EX/EX_RS_12_s0
19.472
=====
SETUP
21.955
19.407
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_3_s3
17.072
17.443
BUS/Timer/mem_data_0_s
17.704
18.221
BUS/UART/input_buf/buff_0_s0
19.407
=====
SETUP
21.964
19.397
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_3_s1
19.397
=====
SETUP
21.964
19.397
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_4_s1
19.397
=====
SETUP
21.964
19.397
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_6_s1
19.397
=====
SETUP
21.964
19.397
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_7_s1
19.397
=====
SETUP
21.968
19.394
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_0_s1
19.394
=====
SETUP
21.968
19.394
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_3_s1
4.359
4.591
BUS/inst_mem/rom16_inst_396
8.896
9.413
BUS/inst_mem/mux_inst_768
11.347
11.902
BUS/inst_mem/mux_inst_794
12.586
13.103
BUS/inst_mem/mux_inst_807
13.350
13.905
BUS/inst_mem/mux_inst_813
14.075
14.528
BUS/inst_mem/mux_inst_816
14.533
14.904
BUS/inst_mem/mux_inst_818
14.908
15.463
CPU/IF/pc_14_s13
16.770
17.319
CPU/IF/pc_14_s7
17.320
17.875
CPU/IF/pc_14_s3
18.272
18.842
CPU/IF/pc_1_s1
19.394
=====
SETUP
21.976
19.385
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
BUS/Timer/mem_data_13_s
16.786
17.157
CPU/WB/EX_WB_data_13_s0
17.950
18.321
CPU/Reg/ID_RD_13_s
19.014
19.385
CPU/ID_EX/EX_RD_13_s0
19.385
=====
SETUP
21.983
19.378
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_0_s0
5.625
6.078
CPU/EX/ALU/Bin_3_s2
6.548
7.103
CPU/EX/ALU/Bin_5_s1
7.361
7.732
CPU/EX/ALU/Bin_9_s1
8.163
8.733
CPU/EX/ALU/Bin_10_s3
8.911
9.373
CPU/EX/ALU/Bin_10_s2
9.374
9.929
CPU/EX/ALU/addOut_10_s
10.343
10.714
CPU/EX/ALU/addOut_11_s
10.714
10.749
CPU/EX/ALU/addOut_12_s
10.749
10.784
CPU/EX/ALU/addOut_13_s
10.784
10.819
CPU/EX/ALU/addOut_14_s
10.819
10.854
CPU/EX/ALU/addOut_15_s
10.854
11.324
CPU/WB/EX_WB_data_15_s7
11.980
12.550
CPU/WB/EX_WB_data_15_s3
12.552
13.122
CPU/WB/EX_WB_data_15_s1
13.294
13.747
BUS/RAM/input_call_s4
14.557
15.074
BUS/RAM/input_call_s2
15.592
16.109
CPU/WB/EX_WB_data_1_s2
16.558
17.011
CPU/WB/EX_WB_data_1_s0
17.578
17.949
CPU/Reg/ID_RD_1_s
18.808
19.378
CPU/ID_EX/EX_RD_1_s0
19.378
=====
HOLD
0.336
3.249
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.104
CPU/Reg/rf[0]_rf[0]_0_1_s
3.249
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_recv/n83_s8
3.108
3.340
BUS/UART/u_uart_recv/clk_cnt_0_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_recv/n79_s1
3.108
3.340
BUS/UART/u_uart_recv/clk_cnt_4_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_1_s1
2.903
3.105
BUS/UART/u_uart_send/n137_s1
3.108
3.340
BUS/UART/u_uart_send/tx_cnt_1_s1
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_6_s0
2.903
3.105
BUS/UART/u_uart_recv/n77_s1
3.109
3.341
BUS/UART/u_uart_recv/clk_cnt_6_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_1_s0
2.903
3.105
BUS/UART/u_uart_send/n103_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_1_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_send/n100_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_4_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_0_s1
2.903
3.105
CPU/IF/n42_s0
3.109
3.341
CPU/IF/pc_0_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_2_s1
2.903
3.105
CPU/IF/n40_s0
3.109
3.341
CPU/IF/pc_2_s1
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_3_s1
2.903
3.105
BUS/UART/u_uart_recv/n114_s1
3.110
3.342
BUS/UART/u_uart_recv/rx_cnt_3_s1
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_send/n104_s10
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_0_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_6_s0
2.903
3.105
BUS/UART/u_uart_send/n98_s1
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_6_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_4_s1
2.903
3.105
CPU/IF/n38_s0
3.110
3.342
CPU/IF/pc_4_s1
3.342
=====
HOLD
0.447
3.361
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_1_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.361
=====
HOLD
0.449
3.362
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s0
3.362
=====
HOLD
0.455
3.368
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.368
=====
HOLD
0.462
3.375
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_2_s
3.375
=====
HOLD
0.463
3.377
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_3_s
3.377
=====
HOLD
0.463
3.377
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.377
=====
HOLD
0.464
3.377
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_1_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.377
=====
HOLD
0.465
3.378
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s
3.378
=====
HOLD
0.475
3.389
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_2_s0
3.389
=====
HOLD
0.475
3.389
2.913
clk_ibuf
0.000
1.392
CPU/Reg/last_rd_2_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s0
3.389
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_7_s0
2.903
3.105
BUS/UART/u_uart_recv/n76_s1
3.108
3.398
BUS/UART/u_uart_recv/clk_cnt_7_s0
3.398
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_3_s1
2.903
3.105
BUS/UART/u_uart_send/n135_s1
3.108
3.398
BUS/UART/u_uart_send/tx_cnt_3_s1
3.398
