;redcode
;assert 1
	SPL @-9, @-96
	MOV -1, <-26
	CMP 16, @0
	CMP 12, @0
	SLT 1, 0
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	SPL 0, <-54
	DJN -1, @-20
	JMP -61, <-20
	JMZ <110, 7
	SPL 0, <-24
	JMP 300, 90
	ADD 216, 39
	ADD 216, 39
	SLT 1, 0
	JMN @0, #0
	ADD 216, 39
	DAT #0, <-54
	SUB @129, 106
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	JMZ 46, #0
	MOV -9, <-20
	JMZ <110, 7
	SPL 6, #2
	SUB 610, 10
	SUB 610, 10
	SUB 610, 10
	DAT #0, <-54
	SUB #0, 1
	ADD #110, 7
	DAT #0, <-54
	JMZ <130, 9
	CMP 216, 31
	SUB 461, 1
	CMP 290, 90
	SUB #0, -5
	SUB 12, @10
	SUB #0, -1
	ADD 216, 39
	DJN -1, @-20
	SPL 0, <-54
	DJN -1, @-20
	ADD 216, 39
	MOV -1, <-26
