Analysis & Synthesis report for FullAdder_4b
Mon Oct 25 19:22:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Port Connectivity Checks: "BCD_7seg:comb_179"
  9. Port Connectivity Checks: "BCD_7seg:comb_178"
 10. Port Connectivity Checks: "fullAdder_4b:comb_13"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 25 19:22:15 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; FullAdder_4b                                ;
; Top-level Entity Name              ; fullAdder_4b_main                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 108                                         ;
;     Total combinational functions  ; 108                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; fullAdder_4b_main  ; FullAdder_4b       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+
; ../src/fullAdder.v               ; yes             ; User Verilog HDL File  ; /home/alopez/Projects/FullAdder_4b/src/fullAdder.v         ;         ;
; ../src/fullAdder_4b.v            ; yes             ; User Verilog HDL File  ; /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v      ;         ;
; ../src/fullAdder_4b_main.v       ; yes             ; User Verilog HDL File  ; /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v ;         ;
; ../src/BCD_7seg.v                ; yes             ; User Verilog HDL File  ; /home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v          ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 108                                   ;
;                                             ;                                       ;
; Total combinational functions               ; 108                                   ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 79                                    ;
;     -- 3 input functions                    ; 29                                    ;
;     -- <=2 input functions                  ; 0                                     ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 108                                   ;
;     -- arithmetic mode                      ; 0                                     ;
;                                             ;                                       ;
; Total registers                             ; 0                                     ;
;     -- Dedicated logic registers            ; 0                                     ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 31                                    ;
;                                             ;                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; fullAdder_4b:comb_13|fullAdder:S1|sum ;
; Maximum fan-out                             ; 21                                    ;
; Total fan-out                               ; 448                                   ;
; Average fan-out                             ; 2.64                                  ;
+---------------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                  ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------+-------------------+--------------+
; |fullAdder_4b_main         ; 108 (87)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 31   ; 0            ; 0          ; |fullAdder_4b_main                                   ; fullAdder_4b_main ; work         ;
;    |BCD_7seg:comb_177|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|BCD_7seg:comb_177                 ; BCD_7seg          ; work         ;
;    |BCD_7seg:comb_178|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|BCD_7seg:comb_178                 ; BCD_7seg          ; work         ;
;    |fullAdder_4b:comb_13|  ; 11 (4)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|fullAdder_4b:comb_13              ; fullAdder_4b      ; work         ;
;       |fullAdder:S0|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|fullAdder_4b:comb_13|fullAdder:S0 ; fullAdder         ; work         ;
;       |fullAdder:S1|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|fullAdder_4b:comb_13|fullAdder:S1 ; fullAdder         ; work         ;
;       |fullAdder:S2|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|fullAdder_4b:comb_13|fullAdder:S2 ; fullAdder         ; work         ;
;       |fullAdder:S3|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fullAdder_4b_main|fullAdder_4b:comb_13|fullAdder:S3 ; fullAdder         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:comb_179" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; sw[3..1] ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_7seg:comb_178"                                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sw       ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sw[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_4b:comb_13"                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; sum  ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sum[4..4]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_lcell_comb ; 113                         ;
;     normal            ; 113                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 79                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 16.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 25 19:21:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder_4b -c FullAdder_4b
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder.v
    Info (12023): Found entity 1: fullAdder File: /home/alopez/Projects/FullAdder_4b/src/fullAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v
    Info (12023): Found entity 1: fullAdder_4b File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v
    Info (12023): Found entity 1: fullAdder_4b_main File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v
    Info (12023): Found entity 1: BCD_7seg File: /home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v
    Info (12023): Found entity 1: FullAdder_4b_TB File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 2
Critical Warning (10846): Verilog HDL Instantiation warning at fullAdder_4b_main.v(15): instance has no name File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 15
Critical Warning (10846): Verilog HDL Instantiation warning at fullAdder_4b_main.v(71): instance has no name File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 71
Critical Warning (10846): Verilog HDL Instantiation warning at fullAdder_4b_main.v(72): instance has no name File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 72
Critical Warning (10846): Verilog HDL Instantiation warning at fullAdder_4b_main.v(73): instance has no name File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 73
Warning (10227): Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for "i" declares packed dimensions but the port declaration declaration does not File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 13
Info (10499): HDL info at FullAdder_4b_TB.v(12): see declaration for object "i" File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 12
Warning (10227): Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for "j" declares packed dimensions but the port declaration declaration does not File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 13
Info (10499): HDL info at FullAdder_4b_TB.v(12): see declaration for object "j" File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 12
Warning (10227): Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for "k" declares packed dimensions but the port declaration declaration does not File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 13
Info (10499): HDL info at FullAdder_4b_TB.v(12): see declaration for object "k" File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 12
Warning (10227): Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(16): data type declaration for "sum" declares packed dimensions but the port declaration declaration does not File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 16
Info (10499): HDL info at FullAdder_4b_TB.v(12): see declaration for object "sum" File: /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v Line: 12
Info (12127): Elaborating entity "fullAdder_4b_main" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(20): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(20): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(21): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(22): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(23): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(24): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(25): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(26): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(27): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(28): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(29): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(30): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(31): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(32): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(33): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(34): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(35): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 35
Warning (10230): Verilog HDL assignment warning at fullAdder_4b_main.v(21): truncated value with size 32 to match size of target (5) File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(40): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at fullAdder_4b_main.v(19): inferring latch(es) for variable "sub", which holds its previous value in one or more paths through the always construct File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at fullAdder_4b_main.v(47): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 47
Warning (10230): Verilog HDL assignment warning at fullAdder_4b_main.v(69): truncated value with size 5 to match size of target (4) File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 69
Info (12128): Elaborating entity "fullAdder_4b" for hierarchy "fullAdder_4b:comb_13" File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 15
Warning (10034): Output port "sum[4]" at fullAdder_4b.v(5) has no driver File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v Line: 5
Info (12128): Elaborating entity "fullAdder" for hierarchy "fullAdder_4b:comb_13|fullAdder:S0" File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v Line: 12
Info (12128): Elaborating entity "BCD_7seg" for hierarchy "BCD_7seg:comb_177" File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 71
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v Line: 4
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 139 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 108 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 375 megabytes
    Info: Processing ended: Mon Oct 25 19:22:15 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


