<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetLowering: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page387F6FE30EB2BAA0"><span>class TargetLowering</span></a></li></ul></nav><main class="content"><h1>class TargetLowering</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetLowering : public TargetLoweringBase { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2953">llvm/include/llvm/CodeGen/TargetLowering.h:2953</a></p><p>Inherits from: <a href="r5078BCEBBB8C6014.html">TargetLoweringBase</a></p><h2>Member Variables</h2><p>Inherited from <a href="r5078BCEBBB8C6014.html">TargetLoweringBase</a>:</p><dl><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_GatherAllAliasesMaxDepth">protected <b>GatherAllAliasesMaxDepth</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemset">protected <b>MaxStoresPerMemset</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemsetOptSize">protected <b>MaxStoresPerMemsetOptSize</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemcpy">protected <b>MaxStoresPerMemcpy</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemcpyOptSize">protected <b>MaxStoresPerMemcpyOptSize</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxGluedStoresPerMemcpy">protected <b>MaxGluedStoresPerMemcpy</b></a> = 0</dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxLoadsPerMemcmp">protected <b>MaxLoadsPerMemcmp</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxLoadsPerMemcmpOptSize">protected <b>MaxLoadsPerMemcmpOptSize</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemmove">protected <b>MaxStoresPerMemmove</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_MaxStoresPerMemmoveOptSize">protected <b>MaxStoresPerMemmoveOptSize</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_PredictableSelectIsExpensive">protected <b>PredictableSelectIsExpensive</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_EnableExtLdPromotion">protected <b>EnableExtLdPromotion</b></a></dt><dt class="is-family-code"><a href="r5078BCEBBB8C6014.html#var_IsStrictFPEnabled">protected <b>IsStrictFPEnabled</b></a></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public virtual void  <a href="#064C2BFF6A89C188"><b>AdjustInstrPostInstrSelection</b></a>(llvm::MachineInstr &amp; MI, llvm::SDNode * Node) const</li><li class="is-family-code">public llvm::SDValue  <a href="#03CDCE8AD2897236"><b>BuildSDIV</b></a>(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, bool IsAfterLegalization, SmallVectorImpl&lt;llvm::SDNode *&gt; &amp; Created) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#5BBBF6431F4DB41A"><b>BuildSDIVPow2</b></a>(llvm::SDNode * N, const llvm::APInt &amp; Divisor, llvm::SelectionDAG &amp; DAG, SmallVectorImpl&lt;llvm::SDNode *&gt; &amp; Created) const</li><li class="is-family-code">public llvm::SDValue  <a href="#F3A36F5EE4F67C1F"><b>BuildUDIV</b></a>(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG, bool IsAfterLegalization, SmallVectorImpl&lt;llvm::SDNode *&gt; &amp; Created) const</li><li class="is-family-code">public virtual bool  <a href="#CEFA5A31B8FB0E39"><b>CanLowerReturn</b></a>(CallingConv::ID, llvm::MachineFunction &amp;, bool, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;, llvm::LLVMContext &amp;) const</li><li class="is-family-code">public virtual void  <a href="#FFEDDD268262FBAA"><b>ComputeConstraintToUse</b></a>(llvm::TargetLowering::AsmOperandInfo &amp; OpInfo, llvm::SDValue Op, llvm::SelectionDAG * DAG = nullptr) const</li><li class="is-family-code">public virtual unsigned int  <a href="#22FC7B09CA88C0AF"><b>ComputeNumSignBitsForTargetNode</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, const llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual llvm::MachineBasicBlock *  <a href="#2F7B912693B9C89E"><b>EmitInstrWithCustomInserter</b></a>(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB) const</li><li class="is-family-code">public virtual bool  <a href="#6C66F71F6FD8B0CE"><b>ExpandInlineAsm</b></a>(llvm::CallInst *) const</li><li class="is-family-code">public virtual void  <a href="#DED637047703A82A"><b>HandleByVal</b></a>(llvm::CCState *, unsigned int &amp;, unsigned int) const</li><li class="is-family-code">public llvm::SDValue  <a href="#439031C53630DD8D"><b>IncrementMemoryAddress</b></a>(llvm::SDValue Addr, llvm::SDValue Mask, const llvm::SDLoc &amp; DL, llvm::EVT DataVT, llvm::SelectionDAG &amp; DAG, bool IsCompressedMemory) const</li><li class="is-family-code">public virtual bool  <a href="#17B1127114EACC7D"><b>IsDesirableToPromoteOp</b></a>(llvm::SDValue, llvm::EVT &amp;) const</li><li class="is-family-code">public virtual void  <a href="#9AE79021A958294C"><b>LowerAsmOperandForConstraint</b></a>(llvm::SDValue Op, std::string &amp; Constraint, int &amp; Ops, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#53A1C3A54A6395D2"><b>LowerAsmOutputForConstraint</b></a>(llvm::SDValue &amp; Chain, llvm::SDValue &amp; Flag, llvm::SDLoc DL, const llvm::TargetLowering::AsmOperandInfo &amp; OpInfo, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#F683001ED81CFBBF"><b>LowerCall</b></a>(llvm::TargetLowering::CallLoweringInfo &amp;, SmallVectorImpl&lt;llvm::SDValue&gt; &amp;) const</li><li class="is-family-code">public std::pair&lt;SDValue, SDValue&gt;  <a href="#A6D7AFA9E00ECD15"><b>LowerCallTo</b></a>(llvm::TargetLowering::CallLoweringInfo &amp; CLI) const</li><li class="is-family-code">public virtual const llvm::MCExpr *  <a href="#FB86467E541664E7"><b>LowerCustomJumpTableEntry</b></a>(const llvm::MachineJumpTableInfo *, const llvm::MachineBasicBlock *, unsigned int, llvm::MCContext &amp;) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#840581A18DE7C955"><b>LowerFormalArguments</b></a>(llvm::SDValue, CallingConv::ID, bool, const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;, const llvm::SDLoc &amp;, llvm::SelectionDAG &amp;, SmallVectorImpl&lt;llvm::SDValue&gt; &amp;) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#474ED590F9429573"><b>LowerOperation</b></a>(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual void  <a href="#6E15905EA3E1825B"><b>LowerOperationWrapper</b></a>(llvm::SDNode * N, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Results, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#1C94F3AA0239865F"><b>LowerReturn</b></a>(llvm::SDValue, CallingConv::ID, bool, const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;, const llvm::SDLoc &amp;, llvm::SelectionDAG &amp;) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#4D3DBAF2A3F882FE"><b>LowerToTLSEmulatedModel</b></a>(const llvm::GlobalAddressSDNode * GA, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual const char *  <a href="#1081F7D95FD6BA86"><b>LowerXConstraint</b></a>(llvm::EVT ConstraintVT) const</li><li class="is-family-code">public int  <a href="#592037DEDC9BD0E8"><b>ParseConstraints</b></a>(const llvm::DataLayout &amp; DL, const llvm::TargetRegisterInfo * TRI, llvm::ImmutableCallSite CS) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#AB84ACF9E31A7A3D"><b>PerformDAGCombine</b></a>(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const</li><li class="is-family-code">public virtual void  <a href="#404B15DF4A1FA820"><b>ReplaceNodeResults</b></a>(llvm::SDNode *, SmallVectorImpl&lt;llvm::SDValue&gt; &amp;, llvm::SelectionDAG &amp;) const</li><li class="is-family-code">public bool  <a href="#C03599A67DEAC932"><b>ShrinkDemandedConstant</b></a>(llvm::SDValue Op, const llvm::APInt &amp; Demanded, llvm::TargetLowering::TargetLoweringOpt &amp; TLO) const</li><li class="is-family-code">public bool  <a href="#977B9D4A76B36414"><b>ShrinkDemandedOp</b></a>(llvm::SDValue Op, unsigned int BitWidth, const llvm::APInt &amp; Demanded, llvm::TargetLowering::TargetLoweringOpt &amp; TLO) const</li><li class="is-family-code">public bool  <a href="#DDFF1ABECA73B76E"><b>SimplifyDemandedBits</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedMask, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const</li><li class="is-family-code">public bool  <a href="#D406B204CFAB2DB5"><b>SimplifyDemandedBits</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, llvm::KnownBits &amp; Known, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth = 0, bool AssumeSingleUse = false) const</li><li class="is-family-code">public bool  <a href="#83057210A6E5C689"><b>SimplifyDemandedBits</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, const llvm::APInt &amp; DemandedElts, llvm::KnownBits &amp; Known, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth = 0, bool AssumeSingleUse = false) const</li><li class="is-family-code">public virtual bool  <a href="#57600EE0BC3D6EAB"><b>SimplifyDemandedBitsForTargetNode</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, const llvm::APInt &amp; DemandedElts, llvm::KnownBits &amp; Known, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth = 0) const</li><li class="is-family-code">public bool  <a href="#B93B99995D92FED3"><b>SimplifyDemandedVectorElts</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedEltMask, llvm::APInt &amp; KnownUndef, llvm::APInt &amp; KnownZero, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth = 0, bool AssumeSingleUse = false) const</li><li class="is-family-code">public bool  <a href="#84E2B38DFF5BE47F"><b>SimplifyDemandedVectorElts</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, llvm::APInt &amp; KnownUndef, llvm::APInt &amp; KnownZero, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const</li><li class="is-family-code">public virtual bool  <a href="#B00584FBE09B56D9"><b>SimplifyDemandedVectorEltsForTargetNode</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, llvm::APInt &amp; KnownUndef, llvm::APInt &amp; KnownZero, llvm::TargetLowering::TargetLoweringOpt &amp; TLO, unsigned int Depth = 0) const</li><li class="is-family-code">public llvm::SDValue  <a href="#01F28990DB197AFA"><b>SimplifyMultipleUseDemandedBits</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, const llvm::APInt &amp; DemandedElts, llvm::SelectionDAG &amp; DAG, unsigned int Depth) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#112837B272E92C93"><b>SimplifyMultipleUseDemandedBitsForTargetNode</b></a>(llvm::SDValue Op, const llvm::APInt &amp; DemandedBits, const llvm::APInt &amp; DemandedElts, llvm::SelectionDAG &amp; DAG, unsigned int Depth) const</li><li class="is-family-code">public llvm::SDValue  <a href="#AD41D999DEE746E3"><b>SimplifySetCC</b></a>(llvm::EVT VT, llvm::SDValue N0, llvm::SDValue N1, ISD::CondCode Cond, bool foldBooleans, llvm::TargetLowering::DAGCombinerInfo &amp; DCI, const llvm::SDLoc &amp; dl) const</li><li class="is-family-code">public  <a href="#98859E24FFB9741E"><b>TargetLowering</b></a>(const llvm::TargetMachine &amp; TM)</li><li class="is-family-code">public  <a href="#FBD2E86E28FBD725"><b>TargetLowering</b></a>(const llvm::TargetLowering &amp;)</li><li class="is-family-code">public llvm::SDValue  <a href="#0CB8CA18D19D6874"><b>buildLegalVectorShuffle</b></a>(llvm::EVT VT, const llvm::SDLoc &amp; DL, llvm::SDValue N0, llvm::SDValue N1, MutableArrayRef&lt;int&gt; Mask, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual unsigned int  <a href="#5585AC738A81B4B1"><b>combineRepeatedFPDivisors</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#5E8192A670339F7F"><b>computeKnownBitsForFrameIndex</b></a>(const llvm::SDValue FIOp, llvm::KnownBits &amp; Known, const llvm::APInt &amp; DemandedElts, const llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual void  <a href="#92D5FA9C709F6536"><b>computeKnownBitsForTargetInstr</b></a>(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, llvm::KnownBits &amp; Known, const llvm::APInt &amp; DemandedElts, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual void  <a href="#6D5D719774A92BFA"><b>computeKnownBitsForTargetNode</b></a>(const llvm::SDValue Op, llvm::KnownBits &amp; Known, const llvm::APInt &amp; DemandedElts, const llvm::SelectionDAG &amp; DAG, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual llvm::FastISel *  <a href="#3DEB17D0E7673BFE"><b>createFastISel</b></a>(llvm::FunctionLoweringInfo &amp;, const llvm::TargetLibraryInfo *) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#6EF8B8ED7420BA9E"><b>emitStackGuardXorFP</b></a>(llvm::SelectionDAG &amp; DAG, llvm::SDValue Val, const llvm::SDLoc &amp; DL) const</li><li class="is-family-code">public bool  <a href="#AB93BD64153A8443"><b>expandABS</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#FCFA51C196A13525"><b>expandAddSubSat</b></a>(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#D97EA47CD06E3EE3"><b>expandCTLZ</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#1D70018967A37FEB"><b>expandCTPOP</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#358D1BFA85B4A157"><b>expandCTTZ</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#1F45E7536F8E47C0"><b>expandFMINNUM_FMAXNUM</b></a>(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#124BC718DDB908C4"><b>expandFP_TO_SINT</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#F30863A2685A73DA"><b>expandFP_TO_UINT</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SDValue &amp; Chain, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#AC07950EE1BFF690"><b>expandFixedPointDiv</b></a>(unsigned int Opcode, const llvm::SDLoc &amp; dl, llvm::SDValue LHS, llvm::SDValue RHS, unsigned int Scale, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#90F82B62A8D0030D"><b>expandFixedPointMul</b></a>(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#635A2A1F53513B8C"><b>expandFunnelShift</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#664E7BB575FC4854"><b>expandIndirectJTBranch</b></a>(const llvm::SDLoc &amp; dl, llvm::SDValue Value, llvm::SDValue Addr, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#5E5DE52297575AD1"><b>expandMUL</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Lo, llvm::SDValue &amp; Hi, llvm::EVT HiLoVT, llvm::SelectionDAG &amp; DAG, llvm::TargetLoweringBase::MulExpansionKind Kind, llvm::SDValue LL = llvm::SDValue(), llvm::SDValue LH = llvm::SDValue(), llvm::SDValue RL = llvm::SDValue(), llvm::SDValue RH = llvm::SDValue()) const</li><li class="is-family-code">public bool  <a href="#207A5507972051CB"><b>expandMULO</b></a>(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SDValue &amp; Overflow, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#B4C8059530020193"><b>expandMUL_LOHI</b></a>(unsigned int Opcode, llvm::EVT VT, llvm::SDLoc dl, llvm::SDValue LHS, llvm::SDValue RHS, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Result, llvm::EVT HiLoVT, llvm::SelectionDAG &amp; DAG, llvm::TargetLoweringBase::MulExpansionKind Kind, llvm::SDValue LL = llvm::SDValue(), llvm::SDValue LH = llvm::SDValue(), llvm::SDValue RL = llvm::SDValue(), llvm::SDValue RH = llvm::SDValue()) const</li><li class="is-family-code">public bool  <a href="#8BC21B97D87F4EB4"><b>expandROT</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public void  <a href="#D61674611A989AE9"><b>expandSADDSUBO</b></a>(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SDValue &amp; Overflow, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public void  <a href="#B29E8EDE3846FAA6"><b>expandUADDSUBO</b></a>(llvm::SDNode * Node, llvm::SDValue &amp; Result, llvm::SDValue &amp; Overflow, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#482A4F8997307051"><b>expandUINT_TO_FP</b></a>(llvm::SDNode * N, llvm::SDValue &amp; Result, llvm::SDValue &amp; Chain, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public std::pair&lt;SDValue, SDValue&gt;  <a href="#19D50495C7D26B9C"><b>expandUnalignedLoad</b></a>(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#CE329A86CF7C6B74"><b>expandUnalignedStore</b></a>(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#79F1E105767F064C"><b>expandVecReduce</b></a>(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#6393371949B3C9F6"><b>findOptimalMemOpLowering</b></a>(int &amp; MemOps, unsigned int Limit, uint64_t Size, unsigned int DstAlign, unsigned int SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, bool AllowOverlap, unsigned int DstAS, unsigned int SrcAS, const llvm::AttributeList &amp; FuncAttributes) const</li><li class="is-family-code">public virtual bool  <a href="#DB1F3821FAFE92C3"><b>functionArgumentNeedsConsecutiveRegisters</b></a>(llvm::Type * Ty, CallingConv::ID CallConv, bool isVarArg) const</li><li class="is-family-code">public virtual const char *  <a href="#1A5A6C9FF8FDFF3D"><b>getClearCacheBuiltinName</b></a>() const</li><li class="is-family-code">public virtual llvm::TargetLowering::ConstraintType  <a href="#68AB02CF3C157BCB"><b>getConstraintType</b></a>(llvm::StringRef Constraint) const</li><li class="is-family-code">public virtual unsigned int  <a href="#BE9F3F0145CCC825"><b>getInlineAsmMemConstraint</b></a>(llvm::StringRef ConstraintCode) const</li><li class="is-family-code">public virtual unsigned int  <a href="#35F56F1302D9566C"><b>getJumpTableEncoding</b></a>() const</li><li class="is-family-code">public virtual MachineMemOperand::Flags  <a href="#07F621CC9DA0520B"><b>getMMOFlags</b></a>(const llvm::Instruction &amp; I) const</li><li class="is-family-code">public virtual llvm::TargetLowering::ConstraintWeight  <a href="#27505F7EF952F8E4"><b>getMultipleConstraintMatchWeight</b></a>(llvm::TargetLowering::AsmOperandInfo &amp; info, int maIndex) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#43FC62FE79DD83A7"><b>getNegatedExpression</b></a>(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, bool LegalOperations, bool ForCodeSize, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#73BB484B9D3DAF0D"><b>getPICJumpTableRelocBase</b></a>(llvm::SDValue Table, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual const llvm::MCExpr *  <a href="#34F886699E6CA919"><b>getPICJumpTableRelocBaseExpr</b></a>(const llvm::MachineFunction * MF, unsigned int JTI, llvm::MCContext &amp; Ctx) const</li><li class="is-family-code">public virtual bool  <a href="#69721C6EEF7F8F71"><b>getPostIndexedAddressParts</b></a>(llvm::SDNode *, llvm::SDNode *, llvm::SDValue &amp;, llvm::SDValue &amp;, ISD::MemIndexedMode &amp;, llvm::SelectionDAG &amp;) const</li><li class="is-family-code">public virtual bool  <a href="#601E91CABF54F2BF"><b>getPreIndexedAddressParts</b></a>(llvm::SDNode *, llvm::SDValue &amp;, llvm::SDValue &amp;, ISD::MemIndexedMode &amp;, llvm::SelectionDAG &amp;) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#9CCD2CA38438D201"><b>getRecipEstimate</b></a>(llvm::SDValue Operand, llvm::SelectionDAG &amp; DAG, int Enabled, int &amp; RefinementSteps) const</li><li class="is-family-code">public virtual std::pair&lt;unsigned int, const TargetRegisterClass *&gt;  <a href="#315044D2D4253156"><b>getRegForInlineAsmConstraint</b></a>(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const</li><li class="is-family-code">public virtual llvm::Register  <a href="#ADD0DD3AD4EBE54E"><b>getRegisterByName</b></a>(const char * RegName, llvm::LLT Ty, const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual const llvm::MCPhysReg *  <a href="#4A537E2A5267D648"><b>getScratchRegisters</b></a>(CallingConv::ID CC) const</li><li class="is-family-code">public virtual llvm::TargetLowering::ConstraintWeight  <a href="#BD48C4937B58DC84"><b>getSingleConstraintMatchWeight</b></a>(llvm::TargetLowering::AsmOperandInfo &amp; info, const char * constraint) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#41E5E307F2A0F527"><b>getSqrtEstimate</b></a>(llvm::SDValue Operand, llvm::SelectionDAG &amp; DAG, int Enabled, int &amp; RefinementSteps, bool &amp; UseOneConstNR, bool Reciprocal) const</li><li class="is-family-code">public virtual const llvm::Constant *  <a href="#0636379810020F44"><b>getTargetConstantFromLoad</b></a>(llvm::LoadSDNode * LD) const</li><li class="is-family-code">public virtual const char *  <a href="#69D4D8992C82E6F9"><b>getTargetNodeName</b></a>(unsigned int Opcode) const</li><li class="is-family-code">public virtual llvm::EVT  <a href="#E9E5ADDFE5C995C7"><b>getTypeForExtReturn</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT, ISD::NodeType) const</li><li class="is-family-code">public llvm::SDValue  <a href="#A51D89EE5114AA94"><b>getVectorElementPointer</b></a>(llvm::SelectionDAG &amp; DAG, llvm::SDValue VecPtr, llvm::EVT VecVT, llvm::SDValue Index) const</li><li class="is-family-code">public virtual void  <a href="#6B2723D72FFC9891"><b>initializeSplitCSR</b></a>(llvm::MachineBasicBlock * Entry) const</li><li class="is-family-code">public virtual void  <a href="#7E74E67F14A85473"><b>insertCopiesSplitCSR</b></a>(llvm::MachineBasicBlock * Entry, const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; Exits) const</li><li class="is-family-code">public bool  <a href="#D0D6984F546EB6AE"><b>isConstFalseVal</b></a>(const llvm::SDNode * N) const</li><li class="is-family-code">public bool  <a href="#AA555C0D23D4F9A7"><b>isConstTrueVal</b></a>(const llvm::SDNode * N) const</li><li class="is-family-code">public virtual bool  <a href="#0F0833210CB106AB"><b>isDesirableToCombineBuildVectorToShuffleTruncate</b></a>(ArrayRef&lt;int&gt; ShuffleMask, llvm::EVT SrcVT, llvm::EVT TruncVT) const</li><li class="is-family-code">public virtual bool  <a href="#3AE4B64E287A89EA"><b>isDesirableToCommuteWithShift</b></a>(const llvm::SDNode * N, llvm::CombineLevel Level) const</li><li class="is-family-code">public virtual bool  <a href="#8D655EA6E8BF42CF"><b>isDesirableToTransformToIntegerOp</b></a>(unsigned int, llvm::EVT) const</li><li class="is-family-code">public bool  <a href="#BB5506DC891C6044"><b>isExtendedTrueVal</b></a>(const llvm::ConstantSDNode * N, llvm::EVT VT, bool SExt) const</li><li class="is-family-code">public virtual bool  <a href="#9FC78C5F606938C1"><b>isGAPlusOffset</b></a>(llvm::SDNode * N, const llvm::GlobalValue *&amp; GA, int64_t &amp; Offset) const</li><li class="is-family-code">public bool  <a href="#F54A987C01679949"><b>isInTailCallPosition</b></a>(llvm::SelectionDAG &amp; DAG, llvm::SDNode * Node, llvm::SDValue &amp; Chain) const</li><li class="is-family-code">public virtual bool  <a href="#E0F424EA70213B5A"><b>isIndexingLegal</b></a>(llvm::MachineInstr &amp; MI, llvm::Register Base, llvm::Register Offset, bool IsPre, llvm::MachineRegisterInfo &amp; MRI) const</li><li class="is-family-code">public virtual bool  <a href="#493AB2F9E5EC68F8"><b>isKnownNeverNaNForTargetNode</b></a>(llvm::SDValue Op, const llvm::SelectionDAG &amp; DAG, bool SNaN = false, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual char  <a href="#94261FA8295C8A2E"><b>isNegatibleForFree</b></a>(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG, bool LegalOperations, bool ForCodeSize, unsigned int Depth = 0) const</li><li class="is-family-code">public virtual bool  <a href="#CFBAF7FFA17BE34F"><b>isOffsetFoldingLegal</b></a>(const llvm::GlobalAddressSDNode * GA) const</li><li class="is-family-code">public bool  <a href="#7A43D57E5AD519F6"><b>isPositionIndependent</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#8F234478F3CBD102"><b>isSDNodeAlwaysUniform</b></a>(const llvm::SDNode * N) const</li><li class="is-family-code">public virtual bool  <a href="#3AE2FEB5704797AB"><b>isSDNodeSourceOfDivergence</b></a>(const llvm::SDNode * N, llvm::FunctionLoweringInfo * FLI, llvm::LegacyDivergenceAnalysis * DA) const</li><li class="is-family-code">public virtual bool  <a href="#EB4BC0A5A07A1CA1"><b>isTypeDesirableForOp</b></a>(unsigned int, llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#433B865282F0996D"><b>isUsedByReturnOnly</b></a>(llvm::SDNode *, llvm::SDValue &amp;) const</li><li class="is-family-code">public virtual bool  <a href="#5BEC6926C3CD06E8"><b>lowerAtomicLoadAsLoadSDNode</b></a>(const llvm::LoadInst &amp; LI) const</li><li class="is-family-code">public virtual bool  <a href="#40223AE19A2B7DDE"><b>lowerAtomicStoreAsStoreSDNode</b></a>(const llvm::StoreInst &amp; SI) const</li><li class="is-family-code">public llvm::SDValue  <a href="#CE3E52774F685C50"><b>lowerCmpEqZeroToCtlzSrl</b></a>(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public std::pair&lt;SDValue, SDValue&gt;  <a href="#8741673E9C28760E"><b>makeLibCall</b></a>(llvm::SelectionDAG &amp; DAG, RTLIB::Libcall LC, llvm::EVT RetVT, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::TargetLowering::MakeLibCallOptions CallOptions, const llvm::SDLoc &amp; dl, llvm::SDValue Chain = llvm::SDValue()) const</li><li class="is-family-code">public virtual bool  <a href="#40408CBD942AAA37"><b>mayBeEmittedAsTailCall</b></a>(const llvm::CallInst *) const</li><li class="is-family-code">public bool  <a href="#83E8A61A82179A20"><b>parametersInCSRMatch</b></a>(const llvm::MachineRegisterInfo &amp; MRI, const uint32_t * CallerPreservedMask, const SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; ArgLocs, const SmallVectorImpl&lt;llvm::SDValue&gt; &amp; OutVals) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#227FEFD2E43C8528"><b>prepareVolatileOrAtomicLoad</b></a>(llvm::SDValue Chain, const llvm::SDLoc &amp; DL, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public std::pair&lt;SDValue, SDValue&gt;  <a href="#3D83D7173C4E7B8E"><b>scalarizeVectorLoad</b></a>(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public llvm::SDValue  <a href="#94176C7B498203B2"><b>scalarizeVectorStore</b></a>(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual bool  <a href="#468C071BAACF5AA6"><b>shouldSplitFunctionArgumentsAsLittleEndian</b></a>(const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public void  <a href="#F785A3F6AE64B288"><b>softenSetCCOperands</b></a>(llvm::SelectionDAG &amp; DAG, llvm::EVT VT, llvm::SDValue &amp; NewLHS, llvm::SDValue &amp; NewRHS, ISD::CondCode &amp; CCCode, const llvm::SDLoc &amp; DL, const llvm::SDValue OldLHS, const llvm::SDValue OldRHS, llvm::SDValue &amp; Chain, bool IsSignaling = false) const</li><li class="is-family-code">public void  <a href="#0B3AF91BEC8BF09D"><b>softenSetCCOperands</b></a>(llvm::SelectionDAG &amp; DAG, llvm::EVT VT, llvm::SDValue &amp; NewLHS, llvm::SDValue &amp; NewRHS, ISD::CondCode &amp; CCCode, const llvm::SDLoc &amp; DL, const llvm::SDValue OldLHS, const llvm::SDValue OldRHS) const</li><li class="is-family-code">public virtual bool  <a href="#6C090E26BFBC50A3"><b>supportSplitCSR</b></a>(llvm::MachineFunction * MF) const</li><li class="is-family-code">public virtual bool  <a href="#BEEE3DCC2DA0541E"><b>supportSwiftError</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#03035169F51F3CEC"><b>targetShrinkDemandedConstant</b></a>(llvm::SDValue Op, const llvm::APInt &amp; Demanded, llvm::TargetLowering::TargetLoweringOpt &amp; TLO) const</li><li class="is-family-code">public virtual llvm::SDValue  <a href="#E7D4623EA9D75FD7"><b>unwrapAddress</b></a>(llvm::SDValue N) const</li><li class="is-family-code">public virtual bool  <a href="#76227AD8A2352FBD"><b>useLoadStackGuardNode</b></a>() const</li><li class="is-family-code">public bool  <a href="#E970ABFB3A6D4C22"><b>verifyReturnAddressArgumentIsConstant</b></a>(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const</li></ul><p>Inherited from <a href="r5078BCEBBB8C6014.html">TargetLoweringBase</a>:</p><ul><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F4829A9DFD3C7DDB">protected <b>AddPromotedToType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#EEEC0885AAC33DE9">public <b>InstructionOpcodeToISD</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FE3A6408485E58D9">public <b>ShouldShrinkFPConstant</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C5AA96DBC15CF899">protected <b>addBypassSlowDiv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7F7BC28161B10A29">protected <b>addRegisterClass</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6E8C8F23A1EDDCF3">public <b>aggressivelyPreferBuildVectorSources</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FD1203E75E4DB419">public <b>alignLoopsWithOptSize</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CDBFC317F048DE8F">public <b>allowTruncateForTailCall</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FA4F84A7752BA7F3">public <b>allowsMemoryAccess</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#599383377A8D0FA7">public <b>allowsMemoryAccess</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8FD5C1F80A1823E3">public <b>allowsMemoryAccessForAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D82013E499AB51FD">public <b>allowsMemoryAccessForAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A9F98D5427732039">public <b>allowsMisalignedMemoryAccesses</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2B69EC0ADF78F3B9">public <b>allowsMisalignedMemoryAccesses</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FE549FC0FCB835B9">public <b>areJTsAllowed</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#80CBD51FD058E3AD">public <b>canCombineStoreAndExtract</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7A679B4A68BC9CC4">public <b>canMergeStoresTo</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5D5A4CF1FF6AF816">public <b>canOpTrap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5BD9B818A45A23A4">protected <b>computeRegisterProperties</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B31DD19A06C40ED6">public <b>convertSelectOfConstantsToMath</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#58B4AD844DCFD8B4">public <b>convertSetCCLogicToBitwiseLogic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#AD0DC283AD2838EF">public <b>decomposeMulByConstant</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F6180BD7D7B25A47">public <b>emitAtomicCmpXchgNoStoreLLBalance</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3ABD0B4255EAB883">public <b>emitLeadingFence</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#618E89F49CCCA8FB">public <b>emitLoadLinked</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3A5DA1EE9E352155">public <b>emitMaskedAtomicCmpXchgIntrinsic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#ADA865E00354C7B0">public <b>emitMaskedAtomicRMWIntrinsic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BB2C62E51FFC5A44">protected <b>emitPatchPoint</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#18F8F04C7E253752">public <b>emitStoreConditional</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DB3C7E5D5D7A6102">public <b>emitTrailingFence</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B34486360F70BF51">protected <b>emitXRayCustomEvent</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0D74D7C0508C4A2A">protected <b>emitXRayTypedEvent</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F45284A1B0D3B361">public <b>enableAggressiveFMAFusion</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#258551B4ED03D0B6">public <b>enableExtLdPromotion</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8A511CF4B3717355">public <b>finalizeLowering</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#752661B4CE6883FD">protected <b>findRepresentativeClass</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#30679C572B7F6EAE">public <b>getABIAlignmentForCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#59D58C96A1C283AD">public <b>getAddrModeArguments</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9D6C4A00668B435F">public <b>getBooleanContents</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#57704F4D6A712EF4">public <b>getBooleanContents</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3A0598E4A0D827D6">public <b>getByValTypeAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#488731F361E661F0">public <b>getBypassSlowDivWidths</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9E78C5989A8214A5">public <b>getCmpLibcallCC</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#977FFF81C77D782C">public <b>getCmpLibcallReturnType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#10D5D8892AF83102">public <b>getCondCodeAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F15B921C530853AC">protected <b>getDefaultSafeStackPointerLocation</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7796AD9E279B60BD">public <b>getDivRefinementSteps</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D46005216285F42A">public <b>getExceptionPointerRegister</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#82CC72853C4916F6">public <b>getExceptionSelectorRegister</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D6D1281A609BB9EE">public <b>getExtendForAtomicOps</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B43683E7DAFE4E19">public <b>getExtendForContent</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F125F10CD846E325">public <b>getFenceOperandTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7CFE1A9F05E3B519">public <b>getFixedPointOperationAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0AC061967075D871">public <b>getFrameIndexTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#239CFF6941209BA1">public <b>getGatherAllAliasesMaxDepth</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5C5DF0A416876CD9">public <b>getIRStackGuard</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F865CD73A6308B80">public <b>getIndexedLoadAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#AD4FF38C254473AF">public <b>getIndexedMaskedLoadAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#987F1C455E35888F">public <b>getIndexedMaskedStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#63AC0C8C58EDE5C1">public <b>getIndexedStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C7FDA074550DC812">public <b>getLibcallCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0475BB1D9D48CDB3">public <b>getLibcallName</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5C1788D2625BF4B4">public <b>getLoadExtAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#585B4A4327F692D6">public <b>getMaxAtomicSizeInBitsSupported</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1EDE72B698D259D3">public <b>getMaxExpandSizeMemcmp</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A45179131D272859">public <b>getMaxGluedStoresPerMemcpy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#ADFA62D49F7DAE60">public <b>getMaxStoresPerMemcpy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2D5ACF33EC5A9E53">public <b>getMaxStoresPerMemmove</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F7BE327C9B5A04F4">public <b>getMaxStoresPerMemset</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DE0EAC79A610A1B5">public <b>getMaxSupportedInterleaveFactor</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9BB7B3E4C38E3E1D">public <b>getMaximumJumpTableSize</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#31F27D0568885A5C">public <b>getMemValueType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B5696346AD9ED368">public <b>getMinCmpXchgSizeInBits</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0BC846A0D5C191D2">public <b>getMinFunctionAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D195D101F4D3D7C7">public <b>getMinStackArgumentAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BB9A61CF4A76EEF1">public <b>getMinimumJumpTableDensity</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6F23C6FB669B5C33">public <b>getMinimumJumpTableEntries</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#182263D6FDC255E3">public <b>getNumRegisters</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9B7FF65CA32CA644">public <b>getNumRegistersForCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7554DB81462C3680">public <b>getOperationAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BD21893CC8D8216C">public <b>getOptimalMemOpLLT</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#16346BA46B57ECF0">public <b>getOptimalMemOpType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#68B21510C88F07C1">public <b>getPointerMemTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BD87DCD052823FF8">public <b>getPointerTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#353C448274BDC8CC">public <b>getPredictableBranchThreshold</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8D9B9D2DF5C4B665">public <b>getPrefFunctionAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D4F7BD7484776043">public <b>getPrefLoopAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#17F5D4A269B791A7">public <b>getPreferredVectorAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0ADA95AE3FBE7940">public <b>getRecipEstimateDivEnabled</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#73FEB6687C65F51C">public <b>getRecipEstimateSqrtEnabled</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#405C25B201EB6377">public <b>getRegClassFor</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CB51AE8493521D14">public <b>getRegisterType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D6B55AF5065059F7">public <b>getRegisterType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#493FA0522FD01DED">public <b>getRegisterTypeForCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F6A0CBA50012E0FA">public <b>getRepRegClassCostFor</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FE988837E18A5426">public <b>getRepRegClassFor</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#19A0B96AF79E3040">public <b>getSDagStackGuard</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8B4E045898F07E9C">public <b>getSSPStackGuardCheck</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E0C1D28A0BC4AA3D">public <b>getSafeStackPointerLocation</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4056800359283342">public <b>getScalarShiftAmountTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B9B68E52FB956598">public <b>getScalingFactorCost</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8BF18C611B9DCE64">public <b>getSchedulingPreference</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4C7CF223FEDE0EAA">public <b>getSchedulingPreference</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#59C4D90122566843">public <b>getSetCCResultType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5C5227CE0F45D6C9">public <b>getShiftAmountTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#53FE10B5AA3DCE44">public <b>getSimpleValueType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8646A69BB37FDAC0">public <b>getSqrtRefinementSteps</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D014C20A9688695B">public <b>getStackPointerRegisterToSaveRestore</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#70BFDA1CC6E78A3D">public <b>getStackProbeSymbolName</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6623BB896E73F66C">public <b>getStrictFPOperationAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1803EFC25029C77C">public <b>getTargetMachine</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9107A4AC90755F42">public <b>getTgtMemIntrinsic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A61624EDD18092A3">public <b>getTruncStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5253CB1C1C7B4F0F">public <b>getTypeAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#635BB7E8AFC40B66">public <b>getTypeAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F8FC9CF74B611E3C">public <b>getTypeLegalizationCost</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0374D10E02BDE44D">public <b>getTypeToExpandTo</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#542703F5DF733C53">public <b>getTypeToPromoteTo</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8339A1A1B76B12FD">public <b>getTypeToTransformTo</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6393978F4B881C42">public <b>getVaListSizeInBits</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#ED27DD46F9D6273A">public <b>getValueType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FAE0E7B43EB058AD">public <b>getValueTypeActions</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1B60FBD1EF88BEC2">public <b>getVectorIdxTy</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#709E2CE5EE6C43C4">public <b>getVectorTypeBreakdown</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#49DF820C4AA2BAF5">public <b>getVectorTypeBreakdownForCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F2C3F26650F42FD5">public <b>hasAndNot</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B6DA701E1A156777">public <b>hasAndNotCompare</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B8DE3D5EC565E434">public <b>hasBigEndianPartOrdering</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D76A4CB0466AE1DD">public <b>hasBitPreservingFPLogic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9F475B5E702B1D56">public <b>hasBitTest</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#18637BA0782004C6">public <b>hasExtractBitsInsn</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1191809346F1541A">public <b>hasFastEqualityCompare</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B6CF227F60D3E005">public <b>hasMultipleConditionRegisters</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3CC43E358A4E59AD">public <b>hasPairedLoad</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C9159F65650AE36D">public <b>hasStandaloneRem</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#978DD62C28AABE9C">public <b>hasTargetDAGCombine</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E2C80FC700E582A2">public <b>hasVectorBlend</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#11B902D1D652AEC2">protected <b>initActions</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9C21160CC56C64F2">public <b>insertSSPDeclarations</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7D47FEF28143DFEB">public <b>isBinOp</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#521FE35BFF907BDD">public <b>isCheapToSpeculateCtlz</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CA414FDC669E1EA5">public <b>isCheapToSpeculateCttz</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CA6B7ACAE4B09F83">public <b>isCommutativeBinOp</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#79C5B3186A0AF8F9">public <b>isCondCodeLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BD427E682F9034B6">public <b>isCondCodeLegalOrCustom</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BFA160E49F72FBC8">public <b>isCtlzFast</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#889FC75A0378FAF0">public <b>isEqualityCmpFoldedWithSignedCmp</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1B7941CB06EAEA4B">public <b>isExtFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FA0E335F9D0B8D00">protected <b>isExtFreeImpl</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BFAD89116642EB70">public <b>isExtLoad</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A053D8252667B3A8">public <b>isExtractSubvectorCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2AAD49A9F2859E3C">public <b>isExtractVecEltCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C4D9060FD41A8697">public <b>isFAbsFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5D2961960EF804D4">public <b>isFMADLegalForFAddFSub</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#274101B8FABE4309">public <b>isFMAFasterThanFMulAndFAdd</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BCF1FF5DC85F77C5">public <b>isFMAFasterThanFMulAndFAdd</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#759F4BCBCA18EC59">public <b>isFNegFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C29AA4A37863C645">public <b>isFPExtFoldable</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4522F14D57BB479A">public <b>isFPExtFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4E6363E78358B81C">public <b>isFPImmLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3781384C07F84027">public <b>isFreeAddrSpaceCast</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2CCA8F36AF36E068">public <b>isFsqrtCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#EF4F6BC3113425A2">public <b>isIndexedLoadLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F7EB2101E49ACC44">public <b>isIndexedMaskedLoadLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4021811C7DFE5372">public <b>isIndexedMaskedStoreLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#172745357B89C238">public <b>isIndexedStoreLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FB1DE4A32BC2929A">public <b>isIntDivCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A31FB18A0016E9E5">public <b>isJumpExpensive</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#59C91711CF6D47F9">public <b>isJumpTableRelative</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BD3522554CF4F04F">public <b>isLegalAddImmediate</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CABCD7201706D6EA">public <b>isLegalAddressingMode</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#27924709BAD26970">public <b>isLegalICmpImmediate</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#54569B82C580D907">protected <b>isLegalRC</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#016BE42AAE143BBC">public <b>isLegalStoreImmediate</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#12927A915E7FC224">public <b>isLoadBitCastBeneficial</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#20926937FEDA391D">public <b>isLoadExtLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3F0FFEA08A69983D">public <b>isLoadExtLegalOrCustom</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#ADEEFFDC2FAC727C">public <b>isMaskAndCmp0FoldingBeneficial</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0D98AC563F0FEB27">public <b>isMultiStoresCheaperThanBitsMerge</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#17F8CC0DBE355051">public <b>isNarrowingProfitable</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#BA310DE8159AD0AC">public <b>isNoopAddrSpaceCast</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#40BF13AFCB85ACF7">public <b>isOperationCustom</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#226B4BFFB1BA3A13">public <b>isOperationExpand</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0AE6C3C12289D19B">public <b>isOperationLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6C3A1A73743231E7">public <b>isOperationLegalOrCustom</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E57A56388FC5086B">public <b>isOperationLegalOrCustomOrPromote</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#726D9E7DA57240A7">public <b>isOperationLegalOrPromote</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#57A5A29706A233CA">public <b>isPredictableSelectExpensive</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C32717FD20FE0134">public <b>isProfitableToCombineMinNumMaxNum</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1F663E9ACB335F92">public <b>isProfitableToHoist</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#82472D55271EA558">public <b>isSExtCheaperThanZExt</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8AAB60A16F29F8E4">public <b>isSafeMemOpType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#EDA51658EA2B3E8E">public <b>isSelectSupported</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#01D54599B4554953">public <b>isShuffleMaskLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#320468C1F0CF9BD5">public <b>isSlowDivBypassed</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#66E8D8A31BC93DD5">public <b>isStoreBitCastBeneficial</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2FBFA1E0CC14B6EF">public <b>isStrictFPEnabled</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1F25C1BB36A98311">public <b>isSuitableForBitTests</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#898E4569E014EDD6">public <b>isSuitableForJumpTable</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D9585306BD4C55E8">public <b>isSupportedFixedPointOperation</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8AFB69BE0D3D2827">public <b>isTruncStoreLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B4CB321E7135BDC1">public <b>isTruncStoreLegalOrCustom</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#46A3E760C965F26A">public <b>isTruncateFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#AE7A41764780A789">public <b>isTruncateFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#57C5BAC87E001B90">public <b>isTypeLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4457B0B2E6EA8D9A">public <b>isVectorClearMaskLegal</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#3D95D79531451DB8">public <b>isVectorLoadExtDesirable</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#21E187F044E3E0C9">public <b>isVectorShiftByScalarCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D45D5849AF6BFEA5">public <b>isZExtFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B4A691AA40FE4D0A">public <b>isZExtFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1D05851C09D68D35">public <b>isZExtFree</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6DE98177B4243BDA">public <b>lowerIdempotentRMWIntoFencedLoad</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#03FD04A565FDA91E">public <b>lowerInterleavedLoad</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#70FDCE210DFD14BB">public <b>lowerInterleavedStore</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#F5A37CBD5C05D3A3">public <b>markLibCallAttributes</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5C1CE2A995877C3D">public <b>mergeStoresAfterLegalization</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#618FD2A4E92A71F2">public <b>needsFixedCatchObjects</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1ADABEED2B330879">public <b>preferIncOfAddToSubOfNot</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#73F49A0D8F29A16C">public <b>rangeFitsInWord</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C77B876203D64C0C">public <b>reduceSelectOfFPConstantLoads</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4AAAE8D363A7C2C7">public <b>requiresUniformRegister</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E84E7C9FDE1B71D5">protected <b>setBooleanContents</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B2AEFA8EE6DB2172">protected <b>setBooleanContents</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C2D8E8980289EB1A">protected <b>setBooleanVectorContents</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4CB47C8B922ED56F">public <b>setCmpLibcallCC</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#61E08BC9301A00AE">protected <b>setCondCodeAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#08390F5FAC4A223F">protected <b>setHasExtractBitsInsn</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#6FC92F5F5AF8A216">protected <b>setHasMultipleConditionRegisters</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B00F244029161E45">protected <b>setIndexedLoadAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2D86E4456EB7E0F6">protected <b>setIndexedMaskedLoadAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B3AD3E323FCEB5FD">protected <b>setIndexedMaskedStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0A631751746F73B5">protected <b>setIndexedStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7F82522DD815D74F">protected <b>setJumpIsExpensive</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#127C8BDC1CF01A2C">public <b>setLibcallCallingConv</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E29F57184E254AD0">public <b>setLibcallName</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2F4640B2747CB204">protected <b>setLoadExtAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#80937230AB79C1CD">protected <b>setMaxAtomicSizeInBitsSupported</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9F65A26996E8DF72">protected <b>setMaximumJumpTableSize</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#0BFC5FAEF2F1B8C7">protected <b>setMinCmpXchgSizeInBits</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DBDE840A6C2884B8">protected <b>setMinFunctionAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#AC1646AAE53779AB">protected <b>setMinStackArgumentAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#8C120462F22DBEBD">protected <b>setMinimumJumpTableEntries</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E019F4F2B0D39929">protected <b>setOperationAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#5CAD307DB5D4C20C">protected <b>setOperationPromotedToType</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#A143A8F30716E5CE">protected <b>setPrefFunctionAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4F3F1D970D676D8D">protected <b>setPrefLoopAlignment</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#795AF0A575B8CD83">protected <b>setSchedulingPreference</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#342E711E9B63C64F">protected <b>setStackPointerRegisterToSaveRestore</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1C62A8E40F4444BC">protected <b>setSupportsUnalignedAtomics</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C2F1DA7923ED4EF7">protected <b>setTargetDAGCombine</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DC44B22DD7256386">protected <b>setTruncStoreAction</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4B857687DC5EFFEA">public <b>shouldAlignPointerArgs</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#985E4020CA97AC0F">public <b>shouldAvoidTransformToShift</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#C5C5F1BABDEF0D17">public <b>shouldConsiderGEPOffsetSplit</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#2CFE4C5BAEC483E5">public <b>shouldConvertConstantLoadToIntImm</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9CF6A22B5AB9DC75">public <b>shouldExpandAtomicCmpXchgInIR</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#EA59DEF37D804166">public <b>shouldExpandAtomicLoadInIR</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DD119DE244DE4ED1">public <b>shouldExpandAtomicRMWInIR</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#47538D534EFFC131">public <b>shouldExpandAtomicStoreInIR</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#CA4D1901A98F9C6A">public <b>shouldExpandBuildVectorWithShuffles</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1ED32A1D3EA2CCC6">public <b>shouldExpandShift</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#59678C3B97C3A027">public <b>shouldExtendTypeInLibCall</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1D97B0ED8B52DAAB">public <b>shouldFoldConstantShiftPairToMask</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#DDC803D201A4C45D">public <b>shouldFoldMaskToVariableShiftPair</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#AEBA46F1B584E431">public <b>shouldFormOverflowOp</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D75635FA22136FB9">public <b>shouldInsertFencesForAtomic</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#FD484D474EE41817">public <b>shouldNormalizeToSelectSequence</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#E14ADB57A527EC6A">public <b>shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#18FA5B0CAACC2EED">public <b>shouldReduceLoadWidth</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#15D910B16B9BC5DE">public <b>shouldScalarizeBinop</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#D07274D96C0D6084">public <b>shouldSignExtendTypeInLibCall</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#231355C333F3ABA5">public <b>shouldSinkOperands</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#B2C562FC81E004DE">public <b>shouldSplatInsEltVarIndex</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#1BDD3F4857B2C9C1">public <b>shouldTransformSignedTruncationCheck</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#7CE5816E497C7424">public <b>shouldUseStrictFP_TO_INT</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#4EEBBCCC58C59430">public <b>storeOfVectorConstantIsCheap</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#9A1DE2B53641125A">public <b>supportsUnalignedAtomics</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#478765850CAAB8EA">public <b>useSoftFloat</b></a></li><li class="is-family-code"><a href="r5078BCEBBB8C6014.html#39D2CED3FD9397D6">public <b>useStackGuardXorFP</b></a></li></ul><h2>Methods</h2><h3 id="064C2BFF6A89C188"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#064C2BFF6A89C188">¶</a><code class="hdoc-function-code language-cpp">virtual void AdjustInstrPostInstrSelection(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node) const</code></pre></h3><h4>Description</h4><p>This method should be implemented by targets that mark instructions with the &apos;hasPostISelHook&apos; flag. These instructions must be adjusted after instruction selection by target hooks.  e.g. To fill in optional defs for ARM &apos;s&apos; setting instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4235">llvm/include/llvm/CodeGen/TargetLowering.h:4235</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt></dl><h3 id="03CDCE8AD2897236"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#03CDCE8AD2897236">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> BuildSDIV(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool IsAfterLegalization,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp; Created) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3983">llvm/include/llvm/CodeGen/TargetLowering.h:3983</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> IsAfterLegalization</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp;<b> Created</b></dt></dl><h3 id="5BBBF6431F4DB41A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5BBBF6431F4DB41A">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> BuildSDIVPow2(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Divisor,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp; Created) const</code></pre></h3><h4>Description</h4><p>Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.  If the target returns an empty SDValue, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3992">llvm/include/llvm/CodeGen/TargetLowering.h:3992</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Divisor</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp;<b> Created</b></dt></dl><h3 id="F3A36F5EE4F67C1F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F3A36F5EE4F67C1F">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> BuildUDIV(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool IsAfterLegalization,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp; Created) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3985">llvm/include/llvm/CodeGen/TargetLowering.h:3985</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> IsAfterLegalization</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDNode*&gt;&amp;<b> Created</b></dt></dl><h3 id="CEFA5A31B8FB0E39"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CEFA5A31B8FB0E39">¶</a><code class="hdoc-function-code language-cpp">virtual bool CanLowerReturn(
    CallingConv::ID,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;,
    bool,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::OutputArg&gt;&amp;,
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;) const</code></pre></h3><h4>Description</h4><p>This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.  If false is returned, an sret-demotion is performed.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3667">llvm/include/llvm/CodeGen/TargetLowering.h:3667</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CallingConv::ID<b> </b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::OutputArg&gt;&amp;<b> </b></dt><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> </b></dt></dl><h3 id="FFEDDD268262FBAA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FFEDDD268262FBAA">¶</a><code class="hdoc-function-code language-cpp">virtual void ComputeConstraintToUse(
    <a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp; OpInfo,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>* DAG = nullptr) const</code></pre></h3><h4>Description</h4><p>Determines the constraint code and constraint type to use for the specific AsmOperandInfo, setting OpInfo.ConstraintCode and OpInfo.ConstraintType. If the actual operand being passed in is available, it can be passed in as Op, otherwise an empty SDValue can be passed.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3937">llvm/include/llvm/CodeGen/TargetLowering.h:3937</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp;<b> OpInfo</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>*<b> DAG</b> = nullptr</dt></dl><h3 id="22FC7B09CA88C0AF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#22FC7B09CA88C0AF">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int
ComputeNumSignBitsForTargetNode(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>This method can be implemented by targets that want to expose additional information about sign bits to the DAG Combiner. The DemandedElts argument allows us to only collect the minimum sign bits that are shared by the requested vector elements.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3217">llvm/include/llvm/CodeGen/TargetLowering.h:3217</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="2F7B912693B9C89E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F7B912693B9C89E">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*
EmitInstrWithCustomInserter(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MBB) const</code></pre></h3><h4>Description</h4><p>This method should be implemented by targets that mark instructions with the &apos;usesCustomInserter&apos; flag.  These instructions are special in various ways, which require special support to insert.  The specified MachineInstr is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of \p MBB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4229">llvm/include/llvm/CodeGen/TargetLowering.h:4229</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MBB</b></dt></dl><h3 id="6C66F71F6FD8B0CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6C66F71F6FD8B0CE">¶</a><code class="hdoc-function-code language-cpp">virtual bool ExpandInlineAsm(
    <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*) const</code></pre></h3><h4>Description</h4><p>This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.  This is useful for turning simple inline asms into LLVM intrinsics, which gives the compiler more information about the behavior of the code.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3852">llvm/include/llvm/CodeGen/TargetLowering.h:3852</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> </b></dt></dl><h3 id="DED637047703A82A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DED637047703A82A">¶</a><code class="hdoc-function-code language-cpp">virtual void HandleByVal(<a href="r3551D138C125BE9F.html">llvm::CCState</a>*,
                         unsigned int&amp;,
                         unsigned int) const</code></pre></h3><h4>Description</h4><p>Target-specific cleanup for formal ByVal parameters.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3662">llvm/include/llvm/CodeGen/TargetLowering.h:3662</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3551D138C125BE9F.html">llvm::CCState</a>*<b> </b></dt><dt class="is-family-code">unsigned int&amp;<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt></dl><h3 id="439031C53630DD8D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#439031C53630DD8D">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> IncrementMemoryAddress(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Addr,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Mask,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> DataVT,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool IsCompressedMemory) const</code></pre></h3><h4>Description</h4><p>Increments memory address \p Addr according to the type of the value\p DataVT that should be stored. If the data is stored in compressed form, the memory address should be incremented according to the number of the stored elements. This number is equal to the number of &apos;1&apos;s bits in the \p Mask. \p DataVT is a vector type. \p Mask is a vector value.\p DataVT and \p Mask have the same number of vector elements.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4170">llvm/include/llvm/CodeGen/TargetLowering.h:4170</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Addr</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Mask</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> DataVT</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> IsCompressedMemory</b></dt></dl><h3 id="17B1127114EACC7D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#17B1127114EACC7D">¶</a><code class="hdoc-function-code language-cpp">virtual bool IsDesirableToPromoteOp(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp;) const</code></pre></h3><h4>Description</h4><p>This method query the target whether it is beneficial for dag combiner to promote the specified node. If true, it should return the desired promotion type by reference.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3383">llvm/include/llvm/CodeGen/TargetLowering.h:3383</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp;<b> </b></dt></dl><h3 id="9AE79021A958294C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9AE79021A958294C">¶</a><code class="hdoc-function-code language-cpp">virtual void LowerAsmOperandForConstraint(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp; Constraint,
    int&amp; Ops,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3970">llvm/include/llvm/CodeGen/TargetLowering.h:3970</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp;<b> Constraint</b></dt><dt class="is-family-code">int&amp;<b> Ops</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="53A1C3A54A6395D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#53A1C3A54A6395D2">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerAsmOutputForConstraint(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Chain,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Flag,
    <a href="r0270776AE1615BA3.html">llvm::SDLoc</a> DL,
    const <a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp;
        OpInfo,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3975">llvm/include/llvm/CodeGen/TargetLowering.h:3975</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Chain</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Flag</b></dt><dt class="is-family-code"><a href="r0270776AE1615BA3.html">llvm::SDLoc</a><b> DL</b></dt><dt class="is-family-code">const <a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp;<b> OpInfo</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="F683001ED81CFBBF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F683001ED81CFBBF">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerCall(
    <a href="rB7BEDA62EF8E1216.html">llvm::TargetLowering::CallLoweringInfo</a>&amp;,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;) const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower calls into the specified DAG. The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3656">llvm/include/llvm/CodeGen/TargetLowering.h:3656</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB7BEDA62EF8E1216.html">llvm::TargetLowering::CallLoweringInfo</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> </b></dt></dl><h3 id="A6D7AFA9E00ECD15"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A6D7AFA9E00ECD15">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;SDValue, SDValue&gt; LowerCallTo(
    <a href="rB7BEDA62EF8E1216.html">llvm::TargetLowering::CallLoweringInfo</a>&amp; CLI)
    const</code></pre></h3><h4>Description</h4><p>This function lowers an abstract call to a function into an actual call. This returns a pair of operands.  The first element is the return value for the function (if RetTy is not VoidTy).  The second element is the outgoing token chain. It calls LowerCall to do the actual lowering.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3648">llvm/include/llvm/CodeGen/TargetLowering.h:3648</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB7BEDA62EF8E1216.html">llvm::TargetLowering::CallLoweringInfo</a>&amp;<b> CLI</b></dt></dl><h3 id="FB86467E541664E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FB86467E541664E7">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r28AA900441509861.html">llvm::MCExpr</a>*
LowerCustomJumpTableEntry(
    const <a href="r1F2AFEA2D59CA6F8.html">llvm::MachineJumpTableInfo</a>*,
    const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*,
    unsigned int,
    <a href="rA20A9144FC931E1B.html">llvm::MCContext</a>&amp;) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3009">llvm/include/llvm/CodeGen/TargetLowering.h:3009</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r1F2AFEA2D59CA6F8.html">llvm::MachineJumpTableInfo</a>*<b> </b></dt><dt class="is-family-code">const <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code"><a href="rA20A9144FC931E1B.html">llvm::MCContext</a>&amp;<b> </b></dt></dl><h3 id="840581A18DE7C955"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#840581A18DE7C955">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerFormalArguments(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>,
    CallingConv::ID,
    bool,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::InputArg&gt;&amp;,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;) const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3437">llvm/include/llvm/CodeGen/TargetLowering.h:3437</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> </b></dt><dt class="is-family-code">CallingConv::ID<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::InputArg&gt;&amp;<b> </b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> </b></dt></dl><h3 id="474ED590F9429573"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#474ED590F9429573">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerOperation(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>This callback is invoked for operations that are unsupported by the target, which are registered to use &apos;custom&apos; lowering, and whose defined values are all legal.  If the target has no operations that require custom lowering, it need not implement this.  The default implementation of this aborts.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3814">llvm/include/llvm/CodeGen/TargetLowering.h:3814</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="6E15905EA3E1825B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6E15905EA3E1825B">¶</a><code class="hdoc-function-code language-cpp">virtual void LowerOperationWrapper(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp; Results,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>This callback is invoked by the type legalizer to legalize nodes with an illegal operand type but legal result types.  It replaces the LowerOperation callback in the type Legalizer.  The reason we can not do away with LowerOperation entirely is that LegalizeDAG isn&apos;t yet ready to use this callback. TODO: Consider merging with ReplaceNodeResults. The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all. The default implementation calls LowerOperation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3805">llvm/include/llvm/CodeGen/TargetLowering.h:3805</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> Results</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="1C94F3AA0239865F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1C94F3AA0239865F">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerReturn(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>,
    CallingConv::ID,
    bool,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::OutputArg&gt;&amp;,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;) const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. The implementation should return the resulting token chain value.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3679">llvm/include/llvm/CodeGen/TargetLowering.h:3679</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> </b></dt><dt class="is-family-code">CallingConv::ID<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;ISD::OutputArg&gt;&amp;<b> </b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> </b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> </b></dt></dl><h3 id="4D3DBAF2A3F882FE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D3DBAF2A3F882FE">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LowerToTLSEmulatedModel(
    const <a href="r2B4F56BD52BD87DC.html">llvm::GlobalAddressSDNode</a>* GA,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Lower TLS global address SDNode for target independent emulated TLS model.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4250">llvm/include/llvm/CodeGen/TargetLowering.h:4250</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2B4F56BD52BD87DC.html">llvm::GlobalAddressSDNode</a>*<b> GA</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="1081F7D95FD6BA86"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1081F7D95FD6BA86">¶</a><code class="hdoc-function-code language-cpp">virtual const char* LowerXConstraint(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ConstraintVT) const</code></pre></h3><h4>Description</h4><p>Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.  This returns null if there is no replacement to make.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3966">llvm/include/llvm/CodeGen/TargetLowering.h:3966</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ConstraintVT</b></dt></dl><h3 id="592037DEDC9BD0E8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#592037DEDC9BD0E8">¶</a><code class="hdoc-function-code language-cpp">int ParseConstraints(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI,
    <a href="r16849E0EBA0085BD.html">llvm::ImmutableCallSite</a> CS) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3919">llvm/include/llvm/CodeGen/TargetLowering.h:3919</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt><dt class="is-family-code"><a href="r16849E0EBA0085BD.html">llvm::ImmutableCallSite</a><b> CS</b></dt></dl><h3 id="AB84ACF9E31A7A3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB84ACF9E31A7A3D">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> PerformDAGCombine(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp; DCI)
    const</code></pre></h3><h4>Description</h4><p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. The semantics are as follows: Return Value: SDValue.Val == 0   - No change was made SDValue.Val == N   - N was replaced, is dead, and is already handled. otherwise          - N should be replaced by the returned Operand. In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3334">llvm/include/llvm/CodeGen/TargetLowering.h:3334</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp;<b> DCI</b></dt></dl><h3 id="404B15DF4A1FA820"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#404B15DF4A1FA820">¶</a><code class="hdoc-function-code language-cpp">virtual void ReplaceNodeResults(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;) const</code></pre></h3><h4>Description</h4><p>This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &apos;custom&apos; lowering for that result type.  The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all. If the target has no operations that require custom lowering, it need not implement this.  The default implementation aborts.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3825">llvm/include/llvm/CodeGen/TargetLowering.h:3825</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> </b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> </b></dt></dl><h3 id="C03599A67DEAC932"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C03599A67DEAC932">¶</a><code class="hdoc-function-code language-cpp">bool ShrinkDemandedConstant(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Demanded,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO)
    const</code></pre></h3><h4>Description</h4><p>Check to see if the specified operand of the specified instruction is a constant integer.  If so, check to see if there are any bits set in the constant that are not demanded.  If so, shrink the constant and return true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3105">llvm/include/llvm/CodeGen/TargetLowering.h:3105</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Demanded</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt></dl><h3 id="977B9D4A76B36414"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#977B9D4A76B36414">¶</a><code class="hdoc-function-code language-cpp">bool ShrinkDemandedOp(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    unsigned int BitWidth,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Demanded,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO)
    const</code></pre></h3><h4>Description</h4><p>Convert x+y to (VT)((SmallVT)x+(SmallVT)y) if the casts are free.  This uses isZExtFree and ZERO_EXTEND for the widening cast, but it could be generalized for targets with other types of implicit widening casts.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3119">llvm/include/llvm/CodeGen/TargetLowering.h:3119</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">unsigned int<b> BitWidth</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Demanded</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt></dl><h3 id="DDFF1ABECA73B76E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DDFF1ABECA73B76E">¶</a><code class="hdoc-function-code language-cpp">bool SimplifyDemandedBits(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedMask,
    <a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp; DCI)
    const</code></pre></h3><h4>Description</h4><p>Helper wrapper around SimplifyDemandedBits. Adds Op back to the worklist upon success.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3149">llvm/include/llvm/CodeGen/TargetLowering.h:3149</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedMask</b></dt><dt class="is-family-code"><a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp;<b> DCI</b></dt></dl><h3 id="D406B204CFAB2DB5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D406B204CFAB2DB5">¶</a><code class="hdoc-function-code language-cpp">bool SimplifyDemandedBits(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedBits,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO,
    unsigned int Depth = 0,
    bool AssumeSingleUse = false) const</code></pre></h3><h4>Description</h4><p>Helper wrapper around SimplifyDemandedBits, demanding all elements. Adds Op back to the worklist upon success.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3142">llvm/include/llvm/CodeGen/TargetLowering.h:3142</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedBits</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt><dt class="is-family-code">bool<b> AssumeSingleUse</b> = false</dt></dl><h3 id="83057210A6E5C689"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#83057210A6E5C689">¶</a><code class="hdoc-function-code language-cpp">bool SimplifyDemandedBits(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedBits,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO,
    unsigned int Depth = 0,
    bool AssumeSingleUse = false) const</code></pre></h3><h4>Description</h4><p>Look at Op.  At this point, we know that only the DemandedBits bits of the result of Op are ever used downstream.  If we can use this information to simplify Op, create a new simplified DAG node and return true, returning the original and new nodes in Old and New.  Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller).  The KnownZero/One bits may only be accurate for those bits in the Demanded masks.\p AssumeSingleUse When this parameter is true, this function will attempt to simplify \p Op even if there are multiple uses. Callers are responsible for correctly updating the DAG based on the results of this function, because simply replacing replacing TLO.Old with TLO.New will be incorrect when this parameter is true and TLO.Old has multiple uses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3135">llvm/include/llvm/CodeGen/TargetLowering.h:3135</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedBits</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt><dt class="is-family-code">bool<b> AssumeSingleUse</b> = false</dt></dl><h3 id="57600EE0BC3D6EAB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57600EE0BC3D6EAB">¶</a><code class="hdoc-function-code language-cpp">virtual bool SimplifyDemandedBitsForTargetNode(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedBits,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success. Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller).  The KnownZero/One bits may only be accurate for those bits in the Demanded masks.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3236">llvm/include/llvm/CodeGen/TargetLowering.h:3236</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedBits</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="B93B99995D92FED3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B93B99995D92FED3">¶</a><code class="hdoc-function-code language-cpp">bool SimplifyDemandedVectorElts(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedEltMask,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownUndef,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownZero,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO,
    unsigned int Depth = 0,
    bool AssumeSingleUse = false) const</code></pre></h3><h4>Description</h4><p>Look at Vector Op. At this point, we know that only the DemandedElts elements of the result of Op are ever used downstream.  If we can use this information to simplify Op, create a new simplified DAG node and return true, storing the original and new nodes in TLO. Otherwise, analyze the expression and return a mask of KnownUndef and KnownZero elements for the expression (used to simplify the caller). The KnownUndef/Zero elements may only be accurate for those bits in the DemandedMask.\p AssumeSingleUse When this parameter is true, this function will attempt to simplify \p Op even if there are multiple uses. Callers are responsible for correctly updating the DAG based on the results of this function, because simply replacing replacing TLO.Old with TLO.New will be incorrect when this parameter is true and TLO.Old has multiple uses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3174">llvm/include/llvm/CodeGen/TargetLowering.h:3174</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedEltMask</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownUndef</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownZero</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt><dt class="is-family-code">bool<b> AssumeSingleUse</b> = false</dt></dl><h3 id="84E2B38DFF5BE47F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#84E2B38DFF5BE47F">¶</a><code class="hdoc-function-code language-cpp">bool SimplifyDemandedVectorElts(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownUndef,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownZero,
    <a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp; DCI)
    const</code></pre></h3><h4>Description</h4><p>Helper wrapper around SimplifyDemandedVectorElts. Adds Op back to the worklist upon success.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3181">llvm/include/llvm/CodeGen/TargetLowering.h:3181</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownUndef</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownZero</b></dt><dt class="is-family-code"><a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp;<b> DCI</b></dt></dl><h3 id="B00584FBE09B56D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B00584FBE09B56D9">¶</a><code class="hdoc-function-code language-cpp">virtual bool
SimplifyDemandedVectorEltsForTargetNode(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownUndef,
    <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; KnownZero,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Attempt to simplify any target nodes based on the demanded vector elements, returning true on success. Otherwise, analyze the expression and return a mask of KnownUndef and KnownZero elements for the expression (used to simplify the caller). The KnownUndef/Zero elements may only be accurate for those bits in the DemandedMask.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3227">llvm/include/llvm/CodeGen/TargetLowering.h:3227</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownUndef</b></dt><dt class="is-family-code"><a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> KnownZero</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="01F28990DB197AFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01F28990DB197AFA">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> SimplifyMultipleUseDemandedBits(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedBits,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Depth) const</code></pre></h3><h4>Description</h4><p>More limited version of SimplifyDemandedBits that can be used to &quot;look through&quot; ops that don&apos;t contribute to the DemandedBits/DemandedElts - bitwise ops etc.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3155">llvm/include/llvm/CodeGen/TargetLowering.h:3155</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedBits</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Depth</b></dt></dl><h3 id="112837B272E92C93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#112837B272E92C93">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a>
SimplifyMultipleUseDemandedBitsForTargetNode(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedBits,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Depth) const</code></pre></h3><h4>Description</h4><p>More limited version of SimplifyDemandedBits that can be used to &quot;look through&quot; ops that don&apos;t contribute to the DemandedBits/DemandedElts - bitwise ops etc.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3246">llvm/include/llvm/CodeGen/TargetLowering.h:3246</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedBits</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Depth</b></dt></dl><h3 id="AD41D999DEE746E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD41D999DEE746E3">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> SimplifySetCC(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> N0,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> N1,
    ISD::CondCode Cond,
    bool foldBooleans,
    <a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp; DCI,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; dl) const</code></pre></h3><h4>Description</h4><p>Try to simplify a setcc built with the specified operands and cc. If it is unable to simplify it, return a null SDValue.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3309">llvm/include/llvm/CodeGen/TargetLowering.h:3309</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> N0</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> N1</b></dt><dt class="is-family-code">ISD::CondCode<b> Cond</b></dt><dt class="is-family-code">bool<b> foldBooleans</b></dt><dt class="is-family-code"><a href="rB568B6E8DD5807CD.html">llvm::TargetLowering::DAGCombinerInfo</a>&amp;<b> DCI</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> dl</b></dt></dl><h3 id="98859E24FFB9741E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#98859E24FFB9741E">¶</a><code class="hdoc-function-code language-cpp">TargetLowering(const llvm::TargetMachine&amp; TM)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2961">llvm/include/llvm/CodeGen/TargetLowering.h:2961</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const llvm::TargetMachine&amp;<b> TM</b></dt></dl><h3 id="FBD2E86E28FBD725"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FBD2E86E28FBD725">¶</a><code class="hdoc-function-code language-cpp">TargetLowering(const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>&amp;)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2958">llvm/include/llvm/CodeGen/TargetLowering.h:2958</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>&amp;<b> </b></dt></dl><h3 id="0CB8CA18D19D6874"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0CB8CA18D19D6874">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> buildLegalVectorShuffle(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> N0,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> N1,
    <a href="r2A28999597B8485F.html">MutableArrayRef</a>&lt;int&gt; Mask,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Tries to build a legal vector shuffle using the provided parameters or equivalent variations. The Mask argument maybe be modified as the function tries different variations. Returns an empty SDValue if the operation fails.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3254">llvm/include/llvm/CodeGen/TargetLowering.h:3254</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> N0</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> N1</b></dt><dt class="is-family-code"><a href="r2A28999597B8485F.html">MutableArrayRef</a>&lt;int&gt;<b> Mask</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="5585AC738A81B4B1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5585AC738A81B4B1">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int combineRepeatedFPDivisors()
    const</code></pre></h3><h4>Description</h4><p>Indicate whether this target prefers to combine FDIVs with the same divisor. If the transform should never be done, return zero. If the transform should be done, return the minimum number of divisor uses that must exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4000">llvm/include/llvm/CodeGen/TargetLowering.h:4000</a></p><h3 id="5E8192A670339F7F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E8192A670339F7F">¶</a><code class="hdoc-function-code language-cpp">virtual void computeKnownBitsForFrameIndex(
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> FIOp,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Determine which of the bits of FrameIndex \p FIOp are known to be 0. Default implementation computes low bits based on alignment information. This should preserve known bits passed into it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3207">llvm/include/llvm/CodeGen/TargetLowering.h:3207</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> FIOp</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="92D5FA9C709F6536"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#92D5FA9C709F6536">¶</a><code class="hdoc-function-code language-cpp">virtual void computeKnownBitsForTargetInstr(
    <a href="rB0CA0828E1DD3FA0.html">llvm::GISelKnownBits</a>&amp; Analysis,
    <a href="rD04632A218C37229.html">llvm::Register</a> R,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements. This is for GISel.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3198">llvm/include/llvm/CodeGen/TargetLowering.h:3198</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB0CA0828E1DD3FA0.html">llvm::GISelKnownBits</a>&amp;<b> Analysis</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> R</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="6D5D719774A92BFA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6D5D719774A92BFA">¶</a><code class="hdoc-function-code language-cpp">virtual void computeKnownBitsForTargetNode(
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp; Known,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; DemandedElts,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3189">llvm/include/llvm/CodeGen/TargetLowering.h:3189</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="rBF8B6A784C504F3D.html">llvm::KnownBits</a>&amp;<b> Known</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> DemandedElts</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="3DEB17D0E7673BFE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3DEB17D0E7673BFE">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r9D8898DCBA7A6098.html">llvm::FastISel</a>* createFastISel(
    <a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>&amp;,
    const <a href="r8801A6B76136C2E2.html">llvm::TargetLibraryInfo</a>*) const</code></pre></h3><h4>Description</h4><p>This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ISel.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3836">llvm/include/llvm/CodeGen/TargetLowering.h:3836</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>&amp;<b> </b></dt><dt class="is-family-code">const <a href="r8801A6B76136C2E2.html">llvm::TargetLibraryInfo</a>*<b> </b></dt></dl><h3 id="6EF8B8ED7420BA9E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6EF8B8ED7420BA9E">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> emitStackGuardXorFP(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Val,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4244">llvm/include/llvm/CodeGen/TargetLowering.h:4244</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Val</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt></dl><h3 id="AB93BD64153A8443"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB93BD64153A8443">¶</a><code class="hdoc-function-code language-cpp">bool expandABS(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
               <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
               <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand ABS nodes. Expands vector/scalar ABS nodes, vector nodes can only succeed if all operations are legal/custom. (ABS x) -&gt; (XOR (ADD x, (SRA x, type_size)), (SRA x, type_size))</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4141">llvm/include/llvm/CodeGen/TargetLowering.h:4141</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="FCFA51C196A13525"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FCFA51C196A13525">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandAddSubSat(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::[US][ADD|SUB]SAT. This method accepts integers as its arguments.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4183">llvm/include/llvm/CodeGen/TargetLowering.h:4183</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="D97EA47CD06E3EE3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D97EA47CD06E3EE3">¶</a><code class="hdoc-function-code language-cpp">bool expandCTLZ(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
                <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand CTLZ/CTLZ_ZERO_UNDEF nodes. Expands vector/scalar CTLZ nodes, vector nodes can only succeed if all operations are legal/custom.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4126">llvm/include/llvm/CodeGen/TargetLowering.h:4126</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="1D70018967A37FEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1D70018967A37FEB">¶</a><code class="hdoc-function-code language-cpp">bool expandCTPOP(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
                 <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                 <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand CTPOP nodes. Expands vector/scalar CTPOP nodes, vector nodes can only succeed if all operations are legal/custom.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4119">llvm/include/llvm/CodeGen/TargetLowering.h:4119</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="358D1BFA85B4A157"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#358D1BFA85B4A157">¶</a><code class="hdoc-function-code language-cpp">bool expandCTTZ(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
                <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand CTTZ/CTTZ_ZERO_UNDEF nodes. Expands vector/scalar CTTZ nodes, vector nodes can only succeed if all operations are legal/custom.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4133">llvm/include/llvm/CodeGen/TargetLowering.h:4133</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="1F45E7536F8E47C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1F45E7536F8E47C0">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandFMINNUM_FMAXNUM(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand fminnum/fmaxnum into fminnum_ieee/fmaxnum_ieee with quieted inputs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4112">llvm/include/llvm/CodeGen/TargetLowering.h:4112</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="124BC718DDB908C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#124BC718DDB908C4">¶</a><code class="hdoc-function-code language-cpp">bool expandFP_TO_SINT(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand float(f32) to SINT(i64) conversion</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4093">llvm/include/llvm/CodeGen/TargetLowering.h:4093</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="F30863A2685A73DA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F30863A2685A73DA">¶</a><code class="hdoc-function-code language-cpp">bool expandFP_TO_UINT(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Chain,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand float to UINT conversion</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4100">llvm/include/llvm/CodeGen/TargetLowering.h:4100</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Chain</b></dt><dd>output chain after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="AC07950EE1BFF690"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AC07950EE1BFF690">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandFixedPointDiv(
    unsigned int Opcode,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; dl,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LHS,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> RHS,
    unsigned int Scale,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::[US]DIVFIX. This method accepts integers as its arguments. Note: This method may fail if the division could not be performed within the type. Clients must retry with a wider type if this happens.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4193">llvm/include/llvm/CodeGen/TargetLowering.h:4193</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> dl</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LHS</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RHS</b></dt><dt class="is-family-code">unsigned int<b> Scale</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="90F82B62A8D0030D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#90F82B62A8D0030D">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandFixedPointMul(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::[U|S]MULFIX[SAT]. This method accepts integers as its arguments.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4187">llvm/include/llvm/CodeGen/TargetLowering.h:4187</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="635A2A1F53513B8C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#635A2A1F53513B8C">¶</a><code class="hdoc-function-code language-cpp">bool expandFunnelShift(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand funnel shift.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4081">llvm/include/llvm/CodeGen/TargetLowering.h:4081</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="664E7BB575FC4854"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#664E7BB575FC4854">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandIndirectJTBranch(
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; dl,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Value,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Addr,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expands target specific indirect branch for the case of JumpTable expanasion.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4255">llvm/include/llvm/CodeGen/TargetLowering.h:4255</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> dl</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Value</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Addr</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="5E5DE52297575AD1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E5DE52297575AD1">¶</a><code class="hdoc-function-code language-cpp">bool expandMUL(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Lo,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Hi,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> HiLoVT,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    llvm::TargetLoweringBase::MulExpansionKind
        Kind,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LL = <a href="r239B77963D0C33C0.html">llvm::SDValue</a>(),
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LH = <a href="r239B77963D0C33C0.html">llvm::SDValue</a>(),
    llvm::SDValue RL = llvm::SDValue(),
    llvm::SDValue RH = llvm::SDValue()) const</code></pre></h3><h4>Description</h4><p>Expand a MUL into two nodes.  One that computes the high bits of the result and one that computes the low bits.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4072">llvm/include/llvm/CodeGen/TargetLowering.h:4072</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Lo</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Hi</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> HiLoVT</b></dt><dd>The value type to use for the Lo and Hi nodes.</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::MulExpansionKind<b> Kind</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LL</b> = llvm::SDValue()</dt><dd>Low bits of the LHS of the MUL.  You can use this parameter if you want to control how low bits are extracted from the LHS.</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LH</b> = llvm::SDValue()</dt><dd>High bits of the LHS of the MUL.  See LL for meaning.</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RL</b> = llvm::SDValue()</dt><dd>Low bits of the RHS of the MUL.  See LL for meaning</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RH</b> = llvm::SDValue()</dt><dd>High bits of the RHS of the MUL.  See LL for meaning.</dd></dl><h4>Returns</h4><p>true if the node has been expanded. false if it has not</p><h3 id="207A5507972051CB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#207A5507972051CB">¶</a><code class="hdoc-function-code language-cpp">bool expandMULO(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
                <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Overflow,
                <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::[US]MULO. Returns whether expansion was successful and populates the Result and Overflow arguments.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4209">llvm/include/llvm/CodeGen/TargetLowering.h:4209</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Overflow</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="B4C8059530020193"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B4C8059530020193">¶</a><code class="hdoc-function-code language-cpp">bool expandMUL_LOHI(
    unsigned int Opcode,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r0270776AE1615BA3.html">llvm::SDLoc</a> dl,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LHS,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> RHS,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp; Result,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> HiLoVT,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    llvm::TargetLoweringBase::MulExpansionKind
        Kind,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LL = <a href="r239B77963D0C33C0.html">llvm::SDValue</a>(),
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> LH = <a href="r239B77963D0C33C0.html">llvm::SDValue</a>(),
    llvm::SDValue RL = llvm::SDValue(),
    llvm::SDValue RH = llvm::SDValue()) const</code></pre></h3><h4>Description</h4><p>Expand a MUL or [US]MUL_LOHI of n-bit values into two or four nodes, respectively, each computing an n/2-bit part of the result.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4057">llvm/include/llvm/CodeGen/TargetLowering.h:4057</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r0270776AE1615BA3.html">llvm::SDLoc</a><b> dl</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LHS</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RHS</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> Result</b></dt><dd>A vector that will be filled with the parts of the result in little-endian order.</dd><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> HiLoVT</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::MulExpansionKind<b> Kind</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LL</b> = llvm::SDValue()</dt><dd>Low bits of the LHS of the MUL.  You can use this parameter if you want to control how low bits are extracted from the LHS.</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> LH</b> = llvm::SDValue()</dt><dd>High bits of the LHS of the MUL.  See LL for meaning.</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RL</b> = llvm::SDValue()</dt><dd>Low bits of the RHS of the MUL.  See LL for meaning</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> RH</b> = llvm::SDValue()</dt><dd>High bits of the RHS of the MUL.  See LL for meaning.</dd></dl><h4>Returns</h4><p>true if the node has been expanded, false if it has not</p><h3 id="8BC21B97D87F4EB4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8BC21B97D87F4EB4">¶</a><code class="hdoc-function-code language-cpp">bool expandROT(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
               <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
               <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand rotations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4087">llvm/include/llvm/CodeGen/TargetLowering.h:4087</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="D61674611A989AE9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D61674611A989AE9">¶</a><code class="hdoc-function-code language-cpp">void expandSADDSUBO(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
                    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Overflow,
                    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::S(ADD|SUB)O. Expansion always suceeds and populates the Result and Overflow arguments.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4204">llvm/include/llvm/CodeGen/TargetLowering.h:4204</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Overflow</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="B29E8EDE3846FAA6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B29E8EDE3846FAA6">¶</a><code class="hdoc-function-code language-cpp">void expandUADDSUBO(<a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
                    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
                    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Overflow,
                    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Method for building the DAG expansion of ISD::U(ADD|SUB)O. Expansion always suceeds and populates the Result and Overflow arguments.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4199">llvm/include/llvm/CodeGen/TargetLowering.h:4199</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Overflow</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="482A4F8997307051"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#482A4F8997307051">¶</a><code class="hdoc-function-code language-cpp">bool expandUINT_TO_FP(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Result,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Chain,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand UINT(i64) to double(f64) conversion</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4108">llvm/include/llvm/CodeGen/TargetLowering.h:4108</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>Node to expand</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Result</b></dt><dd>output after conversion</dd><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Chain</b></dt><dd>output chain after conversion</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>True, if the expansion was successful, false otherwise</p><h3 id="19D50495C7D26B9C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#19D50495C7D26B9C">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;SDValue, SDValue&gt; expandUnalignedLoad(
    <a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>* LD,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expands an unaligned load to 2 half-size loads for an integer, and possibly more for vectors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4156">llvm/include/llvm/CodeGen/TargetLowering.h:4156</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>*<b> LD</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="CE329A86CF7C6B74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CE329A86CF7C6B74">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandUnalignedStore(
    <a href="r3B713008FA644002.html">llvm::StoreSDNode</a>* ST,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expands an unaligned store to 2 half-size stores for integer values, and possibly more for vectors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4161">llvm/include/llvm/CodeGen/TargetLowering.h:4161</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3B713008FA644002.html">llvm::StoreSDNode</a>*<b> ST</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="79F1E105767F064C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#79F1E105767F064C">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> expandVecReduce(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Expand a VECREDUCE_* into an explicit calculation. If Count is specified, only the first Count elements of the vector are used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4214">llvm/include/llvm/CodeGen/TargetLowering.h:4214</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="6393371949B3C9F6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6393371949B3C9F6">¶</a><code class="hdoc-function-code language-cpp">bool findOptimalMemOpLowering(
    int&amp; MemOps,
    unsigned int Limit,
    uint64_t Size,
    unsigned int DstAlign,
    unsigned int SrcAlign,
    bool IsMemset,
    bool ZeroMemset,
    bool MemcpyStrSrc,
    bool AllowOverlap,
    unsigned int DstAS,
    unsigned int SrcAS,
    const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp; FuncAttributes)
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3091">llvm/include/llvm/CodeGen/TargetLowering.h:3091</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> MemOps</b></dt><dt class="is-family-code">unsigned int<b> Limit</b></dt><dt class="is-family-code">uint64_t<b> Size</b></dt><dt class="is-family-code">unsigned int<b> DstAlign</b></dt><dt class="is-family-code">unsigned int<b> SrcAlign</b></dt><dt class="is-family-code">bool<b> IsMemset</b></dt><dt class="is-family-code">bool<b> ZeroMemset</b></dt><dt class="is-family-code">bool<b> MemcpyStrSrc</b></dt><dt class="is-family-code">bool<b> AllowOverlap</b></dt><dt class="is-family-code">unsigned int<b> DstAS</b></dt><dt class="is-family-code">unsigned int<b> SrcAS</b></dt><dt class="is-family-code">const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp;<b> FuncAttributes</b></dt></dl><h3 id="DB1F3821FAFE92C3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB1F3821FAFE92C3">¶</a><code class="hdoc-function-code language-cpp">virtual bool
functionArgumentNeedsConsecutiveRegisters(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    CallingConv::ID CallConv,
    bool isVarArg) const</code></pre></h3><h4>Description</h4><p>For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3734">llvm/include/llvm/CodeGen/TargetLowering.h:3734</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">CallingConv::ID<b> CallConv</b></dt><dt class="is-family-code">bool<b> isVarArg</b></dt></dl><h3 id="1A5A6C9FF8FDFF3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A5A6C9FF8FDFF3D">¶</a><code class="hdoc-function-code language-cpp">virtual const char* getClearCacheBuiltinName()
    const</code></pre></h3><h4>Description</h4><p>Return the builtin name for the __builtin___clear_cache intrinsic Default is to invoke the clear cache library call</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3706">llvm/include/llvm/CodeGen/TargetLowering.h:3706</a></p><h3 id="68AB02CF3C157BCB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#68AB02CF3C157BCB">¶</a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLowering::ConstraintType
getConstraintType(
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Constraint) const</code></pre></h3><h4>Description</h4><p>Given a constraint, return the type of constraint it is for this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3942">llvm/include/llvm/CodeGen/TargetLowering.h:3942</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Constraint</b></dt></dl><h3 id="BE9F3F0145CCC825"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE9F3F0145CCC825">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getInlineAsmMemConstraint(
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> ConstraintCode) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3957">llvm/include/llvm/CodeGen/TargetLowering.h:3957</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> ConstraintCode</b></dt></dl><h3 id="35F56F1302D9566C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#35F56F1302D9566C">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getJumpTableEncoding() const</code></pre></h3><h4>Description</h4><p>Return the entry encoding for a jump table in the current function.  The returned value is a member of the MachineJumpTableInfo::JTEntryKind enum.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3006">llvm/include/llvm/CodeGen/TargetLowering.h:3006</a></p><h3 id="07F621CC9DA0520B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#07F621CC9DA0520B">¶</a><code class="hdoc-function-code language-cpp">virtual MachineMemOperand::Flags getMMOFlags(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp; I) const</code></pre></h3><h4>Description</h4><p>This callback is used to inspect load/store instructions and add target-specific MachineMemOperand flags to them.  The default implementation does nothing.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3769">llvm/include/llvm/CodeGen/TargetLowering.h:3769</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp;<b> I</b></dt></dl><h3 id="27505F7EF952F8E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#27505F7EF952F8E4">¶</a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLowering::ConstraintWeight
getMultipleConstraintMatchWeight(
    <a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp; info,
    int maIndex) const</code></pre></h3><h4>Description</h4><p>Examine constraint type and operand type and determine a weight value. The operand object must already have been set up with the operand type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3925">llvm/include/llvm/CodeGen/TargetLowering.h:3925</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp;<b> info</b></dt><dt class="is-family-code">int<b> maIndex</b></dt></dl><h3 id="43FC62FE79DD83A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#43FC62FE79DD83A7">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> getNegatedExpression(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool LegalOperations,
    bool ForCodeSize,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>If isNegatibleForFree returns true, return the newly negated expression.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3424">llvm/include/llvm/CodeGen/TargetLowering.h:3424</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> LegalOperations</b></dt><dt class="is-family-code">bool<b> ForCodeSize</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="73BB484B9D3DAF0D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73BB484B9D3DAF0D">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> getPICJumpTableRelocBase(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Table,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Returns relocation base for the given PIC jumptable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3016">llvm/include/llvm/CodeGen/TargetLowering.h:3016</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Table</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="34F886699E6CA919"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#34F886699E6CA919">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r28AA900441509861.html">llvm::MCExpr</a>*
getPICJumpTableRelocBaseExpr(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF,
    unsigned int JTI,
    <a href="rA20A9144FC931E1B.html">llvm::MCContext</a>&amp; Ctx) const</code></pre></h3><h4>Description</h4><p>This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an MCExpr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3022">llvm/include/llvm/CodeGen/TargetLowering.h:3022</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt><dt class="is-family-code">unsigned int<b> JTI</b></dt><dt class="is-family-code"><a href="rA20A9144FC931E1B.html">llvm::MCContext</a>&amp;<b> Ctx</b></dt></dl><h3 id="69721C6EEF7F8F71"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#69721C6EEF7F8F71">¶</a><code class="hdoc-function-code language-cpp">virtual bool getPostIndexedAddressParts(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*,
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;,
    ISD::MemIndexedMode&amp;,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;) const</code></pre></h3><h4>Description</h4><p>Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2988">llvm/include/llvm/CodeGen/TargetLowering.h:2988</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> </b></dt><dt class="is-family-code">ISD::MemIndexedMode&amp;<b> </b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> </b></dt></dl><h3 id="601E91CABF54F2BF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#601E91CABF54F2BF">¶</a><code class="hdoc-function-code language-cpp">virtual bool getPreIndexedAddressParts(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;,
    ISD::MemIndexedMode&amp;,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;) const</code></pre></h3><h4>Description</h4><p>Returns true by value, base pointer and offset pointer and addressing mode by reference if the node&apos;s address can be legally represented as pre-indexed load / store address.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2978">llvm/include/llvm/CodeGen/TargetLowering.h:2978</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> </b></dt><dt class="is-family-code">ISD::MemIndexedMode&amp;<b> </b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> </b></dt></dl><h3 id="9CCD2CA38438D201"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9CCD2CA38438D201">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> getRecipEstimate(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Operand,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    int Enabled,
    int&amp; RefinementSteps) const</code></pre></h3><h4>Description</h4><p>Return a reciprocal estimate value for the input operand.\p Enabled is a ReciprocalEstimate enum with value either &apos;Unspecified&apos; or &apos;Enabled&apos; as set by a potential default override attribute. If \p RefinementSteps is &apos;Unspecified&apos;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. A target may choose to implement its own refinement within this function. If that&apos;s true, then return &apos;0&apos; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty SDValue return means no estimate sequence can be created.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4038">llvm/include/llvm/CodeGen/TargetLowering.h:4038</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Operand</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">int<b> Enabled</b></dt><dt class="is-family-code">int&amp;<b> RefinementSteps</b></dt></dl><h3 id="315044D2D4253156"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#315044D2D4253156">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;unsigned int,
                  const TargetRegisterClass*&gt;
getRegForInlineAsmConstraint(
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Constraint,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Given a physical register constraint (e.g.  {edx}), return the register number and the register class for the register. Given a register class constraint, like &apos;r&apos;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer. This should only be used for C_Register constraints.  On error, this returns a register number of 0 and a null register class pointer.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3954">llvm/include/llvm/CodeGen/TargetLowering.h:3954</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Constraint</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="ADD0DD3AD4EBE54E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ADD0DD3AD4EBE54E">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rD04632A218C37229.html">llvm::Register</a> getRegisterByName(
    const char* RegName,
    <a href="r39DC930C6225822E.html">llvm::LLT</a> Ty,
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return the register ID of the name passed in. Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3713">llvm/include/llvm/CodeGen/TargetLowering.h:3713</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const char*<b> RegName</b></dt><dt class="is-family-code"><a href="r39DC930C6225822E.html">llvm::LLT</a><b> Ty</b></dt><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="4A537E2A5267D648"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4A537E2A5267D648">¶</a><code class="hdoc-function-code language-cpp">virtual const llvm::MCPhysReg*
getScratchRegisters(CallingConv::ID CC) const</code></pre></h3><h4>Description</h4><p>Returns a 0 terminated array of registers that can be safely used as scratch registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3750">llvm/include/llvm/CodeGen/TargetLowering.h:3750</a></p><h4>Parameters</h4><dl><dt class="is-family-code">CallingConv::ID<b> CC</b></dt></dl><h3 id="BD48C4937B58DC84"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD48C4937B58DC84">¶</a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLowering::ConstraintWeight
getSingleConstraintMatchWeight(
    <a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp; info,
    const char* constraint) const</code></pre></h3><h4>Description</h4><p>Examine constraint string and operand type and determine a weight value. The operand object must already have been set up with the operand type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3930">llvm/include/llvm/CodeGen/TargetLowering.h:3930</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r22D5390C9F7C30B6.html">llvm::TargetLowering::AsmOperandInfo</a>&amp;<b> info</b></dt><dt class="is-family-code">const char*<b> constraint</b></dt></dl><h3 id="41E5E307F2A0F527"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#41E5E307F2A0F527">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> getSqrtEstimate(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Operand,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    int Enabled,
    int&amp; RefinementSteps,
    bool&amp; UseOneConstNR,
    bool Reciprocal) const</code></pre></h3><h4>Description</h4><p>Return either a square root or its reciprocal estimate value for the input operand.\p Enabled is a ReciprocalEstimate enum with value either &apos;Unspecified&apos; or &apos;Enabled&apos; as set by a potential default override attribute. If \p RefinementSteps is &apos;Unspecified&apos;, the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate is returned in that parameter. The boolean UseOneConstNR output is used to select a Newton-Raphson algorithm implementation that uses either one or two constants. The boolean Reciprocal is used to select whether the estimate is for the square root of the input operand or the reciprocal of its square root. A target may choose to implement its own refinement within this function. If that&apos;s true, then return &apos;0&apos; as the number of RefinementSteps to avoid any further refinement of the estimate. An empty SDValue return means no estimate sequence can be created.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4022">llvm/include/llvm/CodeGen/TargetLowering.h:4022</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Operand</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">int<b> Enabled</b></dt><dt class="is-family-code">int&amp;<b> RefinementSteps</b></dt><dt class="is-family-code">bool&amp;<b> UseOneConstNR</b></dt><dt class="is-family-code">bool<b> Reciprocal</b></dt></dl><h3 id="0636379810020F44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0636379810020F44">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>*
getTargetConstantFromLoad(
    <a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>* LD) const</code></pre></h3><h4>Description</h4><p>This method returns the constant pool value that will be loaded by LD. NOTE: You must check for implicit extensions of the constant by LD.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3260">llvm/include/llvm/CodeGen/TargetLowering.h:3260</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>*<b> LD</b></dt></dl><h3 id="69D4D8992C82E6F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#69D4D8992C82E6F9">¶</a><code class="hdoc-function-code language-cpp">virtual const char* getTargetNodeName(
    unsigned int Opcode) const</code></pre></h3><h4>Description</h4><p>This method returns the name of a target specific DAG node.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3832">llvm/include/llvm/CodeGen/TargetLowering.h:3832</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="E9E5ADDFE5C995C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E9E5ADDFE5C995C7">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rD33C0FB7394AA616.html">llvm::EVT</a> getTypeForExtReturn(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    ISD::NodeType) const</code></pre></h3><h4>Description</h4><p>Return the type that should be used to zero or sign extend a zeroext/signext integer return value.  FIXME: Some C calling conventions require the return type to be promoted, but this is not true all the time, e.g. i1/i8/i16 on x86/x86_64. It is also not necessary for non-C calling conventions. The frontend should handle this and include all of the necessary information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3724">llvm/include/llvm/CodeGen/TargetLowering.h:3724</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">ISD::NodeType<b> </b></dt></dl><h3 id="A51D89EE5114AA94"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A51D89EE5114AA94">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> getVectorElementPointer(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> VecPtr,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VecVT,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Index) const</code></pre></h3><h4>Description</h4><p>Get a pointer to vector element \p Idx located in memory for a vector of type \p VecVT starting at a base address of \p VecPtr. If \p Idx is out of bounds the returned pointer is unspecified, but will be within the vector bounds.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4178">llvm/include/llvm/CodeGen/TargetLowering.h:4178</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> VecPtr</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VecVT</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Index</b></dt></dl><h3 id="6B2723D72FFC9891"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6B2723D72FFC9891">¶</a><code class="hdoc-function-code language-cpp">virtual void initializeSplitCSR(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* Entry) const</code></pre></h3><h4>Description</h4><p>Perform necessary initialization to handle a subset of CSRs explicitly via copies. This function is called at the beginning of instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3402">llvm/include/llvm/CodeGen/TargetLowering.h:3402</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> Entry</b></dt></dl><h3 id="7E74E67F14A85473"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7E74E67F14A85473">¶</a><code class="hdoc-function-code language-cpp">virtual void insertCopiesSplitCSR(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* Entry,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;
        llvm::MachineBasicBlock*&gt;&amp; Exits) const</code></pre></h3><h4>Description</h4><p>Insert explicit copies in entry and exit blocks. We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3410">llvm/include/llvm/CodeGen/TargetLowering.h:3410</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> Entry</b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::MachineBasicBlock*&gt;&amp;<b> Exits</b></dt></dl><h3 id="D0D6984F546EB6AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D0D6984F546EB6AE">¶</a><code class="hdoc-function-code language-cpp">bool isConstFalseVal(const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N) const</code></pre></h3><h4>Description</h4><p>Return if the N is a constant or constant vector equal to the false value from getBooleanContents().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3302">llvm/include/llvm/CodeGen/TargetLowering.h:3302</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt></dl><h3 id="AA555C0D23D4F9A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AA555C0D23D4F9A7">¶</a><code class="hdoc-function-code language-cpp">bool isConstTrueVal(const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N) const</code></pre></h3><h4>Description</h4><p>Return if the N is a constant or constant vector equal to the true value from getBooleanContents().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3298">llvm/include/llvm/CodeGen/TargetLowering.h:3298</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt></dl><h3 id="0F0833210CB106AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0F0833210CB106AB">¶</a><code class="hdoc-function-code language-cpp">virtual bool
isDesirableToCombineBuildVectorToShuffleTruncate(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt; ShuffleMask,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> SrcVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> TruncVT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3358">llvm/include/llvm/CodeGen/TargetLowering.h:3358</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt;<b> ShuffleMask</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> SrcVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> TruncVT</b></dt></dl><h3 id="3AE4B64E287A89EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3AE4B64E287A89EA">¶</a><code class="hdoc-function-code language-cpp">virtual bool isDesirableToCommuteWithShift(
    const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    llvm::CombineLevel Level) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable to move this shift by a constant amount though its operand, adjusting any immediate operands as necessary to preserve semantics. This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in AArch64). By default, it returns true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3344">llvm/include/llvm/CodeGen/TargetLowering.h:3344</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dd>the shift node</dd><dt class="is-family-code">llvm::CombineLevel<b> Level</b></dt><dd>the current DAGCombine legalization level.</dd></dl><h3 id="8D655EA6E8BF42CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8D655EA6E8BF42CF">¶</a><code class="hdoc-function-code language-cpp">virtual bool isDesirableToTransformToIntegerOp(
    unsigned int,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable for dag combiner to transform a floating point op of specified opcode to a equivalent op of an integer type. e.g. f32 load -&gt; i32 load can be profitable on ARM.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3375">llvm/include/llvm/CodeGen/TargetLowering.h:3375</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="BB5506DC891C6044"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BB5506DC891C6044">¶</a><code class="hdoc-function-code language-cpp">bool isExtendedTrueVal(
    const <a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>* N,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    bool SExt) const</code></pre></h3><h4>Description</h4><p>Return if \p N is a True value when extended to \p VT.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3305">llvm/include/llvm/CodeGen/TargetLowering.h:3305</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">bool<b> SExt</b></dt></dl><h3 id="9FC78C5F606938C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9FC78C5F606938C1">¶</a><code class="hdoc-function-code language-cpp">virtual bool isGAPlusOffset(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    const llvm::GlobalValue*&amp; GA,
    int64_t&amp; Offset) const</code></pre></h3><h4>Description</h4><p>Returns true (and the GlobalValue and the offset) if the node is a GlobalAddress + offset.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3319">llvm/include/llvm/CodeGen/TargetLowering.h:3319</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code">const llvm::GlobalValue*&amp;<b> GA</b></dt><dt class="is-family-code">int64_t&amp;<b> Offset</b></dt></dl><h3 id="F54A987C01679949"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F54A987C01679949">¶</a><code class="hdoc-function-code language-cpp">bool isInTailCallPosition(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Node,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Chain) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3029">llvm/include/llvm/CodeGen/TargetLowering.h:3029</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Node</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Chain</b></dt></dl><h3 id="E0F424EA70213B5A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E0F424EA70213B5A">¶</a><code class="hdoc-function-code language-cpp">virtual bool isIndexingLegal(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="rD04632A218C37229.html">llvm::Register</a> Base,
    <a href="rD04632A218C37229.html">llvm::Register</a> Offset,
    bool IsPre,
    <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI) const</code></pre></h3><h4>Description</h4><p>Returns true if the specified base+offset is a legal indexed addressing mode for this target. \p MI is the load or store instruction that is being considered for transformation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2999">llvm/include/llvm/CodeGen/TargetLowering.h:2999</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Base</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Offset</b></dt><dt class="is-family-code">bool<b> IsPre</b></dt><dt class="is-family-code"><a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt></dl><h3 id="493AB2F9E5EC68F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#493AB2F9E5EC68F8">¶</a><code class="hdoc-function-code language-cpp">virtual bool isKnownNeverNaNForTargetNode(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool SNaN = false,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>If \p SNaN is false,</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3265">llvm/include/llvm/CodeGen/TargetLowering.h:3265</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> SNaN</b> = false</dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h4>Returns</h4><p>true if \p Op is known to never be any NaN. If \p sNaN is true, returns if \p Op is known to never be a signaling NaN.</p><h3 id="94261FA8295C8A2E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#94261FA8295C8A2E">¶</a><code class="hdoc-function-code language-cpp">virtual char isNegatibleForFree(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    bool LegalOperations,
    bool ForCodeSize,
    unsigned int Depth = 0) const</code></pre></h3><h4>Description</h4><p>Return 1 if we can compute the negated form of the specified expression for the same cost as the expression itself, or 2 if we can compute the negated form more cheaply than the expression itself. Else return 0.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3419">llvm/include/llvm/CodeGen/TargetLowering.h:3419</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">bool<b> LegalOperations</b></dt><dt class="is-family-code">bool<b> ForCodeSize</b></dt><dt class="is-family-code">unsigned int<b> Depth</b> = 0</dt></dl><h3 id="CFBAF7FFA17BE34F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CFBAF7FFA17BE34F">¶</a><code class="hdoc-function-code language-cpp">virtual bool isOffsetFoldingLegal(
    const <a href="r2B4F56BD52BD87DC.html">llvm::GlobalAddressSDNode</a>* GA) const</code></pre></h3><h4>Description</h4><p>Return true if folding a constant offset with the given GlobalAddress is legal.  It is frequently not legal in PIC relocation models.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3027">llvm/include/llvm/CodeGen/TargetLowering.h:3027</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2B4F56BD52BD87DC.html">llvm::GlobalAddressSDNode</a>*<b> GA</b></dt></dl><h3 id="7A43D57E5AD519F6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7A43D57E5AD519F6">¶</a><code class="hdoc-function-code language-cpp">bool isPositionIndependent() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2963">llvm/include/llvm/CodeGen/TargetLowering.h:2963</a></p><h3 id="8F234478F3CBD102"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8F234478F3CBD102">¶</a><code class="hdoc-function-code language-cpp">virtual bool isSDNodeAlwaysUniform(
    const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2971">llvm/include/llvm/CodeGen/TargetLowering.h:2971</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt></dl><h3 id="3AE2FEB5704797AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3AE2FEB5704797AB">¶</a><code class="hdoc-function-code language-cpp">virtual bool isSDNodeSourceOfDivergence(
    const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    <a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>* FLI,
    <a href="rF5BA4C42D430673E.html">llvm::LegacyDivergenceAnalysis</a>* DA) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2965">llvm/include/llvm/CodeGen/TargetLowering.h:2965</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code"><a href="rED869FA1895EA205.html">llvm::FunctionLoweringInfo</a>*<b> FLI</b></dt><dt class="is-family-code"><a href="rF5BA4C42D430673E.html">llvm::LegacyDivergenceAnalysis</a>*<b> DA</b></dt></dl><h3 id="EB4BC0A5A07A1CA1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EB4BC0A5A07A1CA1">¶</a><code class="hdoc-function-code language-cpp">virtual bool isTypeDesirableForOp(
    unsigned int,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the target has native support for the specified value type and it is &apos;desirable&apos; to use the type for the given node type. e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3367">llvm/include/llvm/CodeGen/TargetLowering.h:3367</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="433B865282F0996D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#433B865282F0996D">¶</a><code class="hdoc-function-code language-cpp">virtual bool isUsedByReturnOnly(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;) const</code></pre></h3><h4>Description</h4><p>Return true if result of the specified node is used by a return node only. It also compute and return the input chain for the tail call. This is used to determine whether it is possible to codegen a libcall as tail call at legalization time.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3693">llvm/include/llvm/CodeGen/TargetLowering.h:3693</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> </b></dt></dl><h3 id="5BEC6926C3CD06E8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5BEC6926C3CD06E8">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerAtomicLoadAsLoadSDNode(
    const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>&amp; LI) const</code></pre></h3><h4>Description</h4><p>Should SelectionDAG lower an atomic load of the given kind as a normal LoadSDNode (as opposed to an AtomicSDNode)?  NOTE: The intention is to eventually migrate all targets to the using LoadSDNodes, but porting is being done target at a time.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3786">llvm/include/llvm/CodeGen/TargetLowering.h:3786</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>&amp;<b> LI</b></dt></dl><h3 id="40223AE19A2B7DDE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40223AE19A2B7DDE">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerAtomicStoreAsStoreSDNode(
    const <a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>&amp; SI) const</code></pre></h3><h4>Description</h4><p>Should SelectionDAG lower an atomic store of the given kind as a normal StoreSDNode (as opposed to an AtomicSDNode)?  NOTE: The intention is to eventually migrate all targets to the using StoreSDNodes, but porting is being done target at a time.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3777">llvm/include/llvm/CodeGen/TargetLowering.h:3777</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>&amp;<b> SI</b></dt></dl><h3 id="CE3E52774F685C50"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CE3E52774F685C50">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> lowerCmpEqZeroToCtlzSrl(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4264">llvm/include/llvm/CodeGen/TargetLowering.h:4264</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="8741673E9C28760E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8741673E9C28760E">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;SDValue, SDValue&gt; makeLibCall(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    RTLIB::Libcall LC,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> RetVT,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SDValue&gt; Ops,
    <a href="r0E3C2B75551BB260.html">llvm::TargetLowering::MakeLibCallOptions</a>
        CallOptions,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; dl,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Chain = llvm::SDValue()) const</code></pre></h3><h4>Description</h4><p>Returns a pair of (return value, chain). It is an error to pass RTLIB::UNKNOWN_LIBCALL as \p LC.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3045">llvm/include/llvm/CodeGen/TargetLowering.h:3045</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">RTLIB::Libcall<b> LC</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> RetVT</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SDValue&gt;<b> Ops</b></dt><dt class="is-family-code"><a href="r0E3C2B75551BB260.html">llvm::TargetLowering::MakeLibCallOptions</a><b> CallOptions</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> dl</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Chain</b> = llvm::SDValue()</dt></dl><h3 id="40408CBD942AAA37"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40408CBD942AAA37">¶</a><code class="hdoc-function-code language-cpp">virtual bool mayBeEmittedAsTailCall(
    const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*) const</code></pre></h3><h4>Description</h4><p>Return true if the target may be able emit the call instruction as a tail call. This is used by optimization passes to determine if it&apos;s profitable to duplicate return instructions to enable tailcall optimization.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3700">llvm/include/llvm/CodeGen/TargetLowering.h:3700</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> </b></dt></dl><h3 id="83E8A61A82179A20"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#83E8A61A82179A20">¶</a><code class="hdoc-function-code language-cpp">bool parametersInCSRMatch(
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI,
    const uint32_t* CallerPreservedMask,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CCValAssign&gt;&amp;
        ArgLocs,
    const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp; OutVals)
    const</code></pre></h3><h4>Description</h4><p>Check whether parameters to a call that are passed in callee saved registers are the same as from the calling function.  This needs to be checked for tail call eligibility.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3054">llvm/include/llvm/CodeGen/TargetLowering.h:3054</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt><dt class="is-family-code">const uint32_t*<b> CallerPreservedMask</b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CCValAssign&gt;&amp;<b> ArgLocs</b></dt><dt class="is-family-code">const <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SDValue&gt;&amp;<b> OutVals</b></dt></dl><h3 id="227FEFD2E43C8528"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#227FEFD2E43C8528">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> prepareVolatileOrAtomicLoad(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Chain,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>This callback is used to prepare for a volatile or atomic load. It takes a chain node as input and returns the chain for the load itself. Having a callback like this is necessary for targets like SystemZ, which allows a CPU to reuse the result of a previous load indefinitely, even if a cache-coherent store is performed by another CPU.  The default implementation does nothing.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3761">llvm/include/llvm/CodeGen/TargetLowering.h:3761</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Chain</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="3D83D7173C4E7B8E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3D83D7173C4E7B8E">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;SDValue, SDValue&gt; scalarizeVectorLoad(
    <a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>* LD,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Turn load of vector type into a load of the individual elements.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4146">llvm/include/llvm/CodeGen/TargetLowering.h:4146</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7E125F9A5FDC02A9.html">llvm::LoadSDNode</a>*<b> LD</b></dt><dd>load to expand</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>BUILD_VECTOR and TokenFactor nodes.</p><h3 id="94176C7B498203B2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#94176C7B498203B2">¶</a><code class="hdoc-function-code language-cpp"><a href="r239B77963D0C33C0.html">llvm::SDValue</a> scalarizeVectorStore(
    <a href="r3B713008FA644002.html">llvm::StoreSDNode</a>* ST,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4152">llvm/include/llvm/CodeGen/TargetLowering.h:4152</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3B713008FA644002.html">llvm::StoreSDNode</a>*<b> ST</b></dt><dd>Store with a vector value type</dd><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h4>Returns</h4><p>TokenFactor of the individual store chains.</p><h3 id="468C071BAACF5AA6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#468C071BAACF5AA6">¶</a><code class="hdoc-function-code language-cpp">virtual bool
shouldSplitFunctionArgumentsAsLittleEndian(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>For most targets, an LLVM type must be broken down into multiple smaller types. Usually the halves are ordered according to the endianness but for some platform that would break. So this method will default to matching the endianness but can be overridden.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3744">llvm/include/llvm/CodeGen/TargetLowering.h:3744</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="F785A3F6AE64B288"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F785A3F6AE64B288">¶</a><code class="hdoc-function-code language-cpp">void softenSetCCOperands(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; NewLHS,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; NewRHS,
    ISD::CondCode&amp; CCCode,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL,
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> OldLHS,
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> OldRHS,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; Chain,
    bool IsSignaling = false) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3037">llvm/include/llvm/CodeGen/TargetLowering.h:3037</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> NewLHS</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> NewRHS</b></dt><dt class="is-family-code">ISD::CondCode&amp;<b> CCCode</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> OldLHS</b></dt><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> OldRHS</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> Chain</b></dt><dt class="is-family-code">bool<b> IsSignaling</b> = false</dt></dl><h3 id="0B3AF91BEC8BF09D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0B3AF91BEC8BF09D">¶</a><code class="hdoc-function-code language-cpp">void softenSetCCOperands(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; NewLHS,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp; NewRHS,
    ISD::CondCode&amp; CCCode,
    const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp; DL,
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> OldLHS,
    const <a href="r239B77963D0C33C0.html">llvm::SDValue</a> OldRHS) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3032">llvm/include/llvm/CodeGen/TargetLowering.h:3032</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> NewLHS</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a>&amp;<b> NewRHS</b></dt><dt class="is-family-code">ISD::CondCode&amp;<b> CCCode</b></dt><dt class="is-family-code">const <a href="r0270776AE1615BA3.html">llvm::SDLoc</a>&amp;<b> DL</b></dt><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> OldLHS</b></dt><dt class="is-family-code">const <a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> OldRHS</b></dt></dl><h3 id="6C090E26BFBC50A3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6C090E26BFBC50A3">¶</a><code class="hdoc-function-code language-cpp">virtual bool supportSplitCSR(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF) const</code></pre></h3><h4>Description</h4><p>Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3395">llvm/include/llvm/CodeGen/TargetLowering.h:3395</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt></dl><h3 id="BEEE3DCC2DA0541E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BEEE3DCC2DA0541E">¶</a><code class="hdoc-function-code language-cpp">virtual bool supportSwiftError() const</code></pre></h3><h4>Description</h4><p>Return true if the target supports swifterror attribute. It optimizes loads and stores to reading and writing a specific register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3389">llvm/include/llvm/CodeGen/TargetLowering.h:3389</a></p><h3 id="03035169F51F3CEC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#03035169F51F3CEC">¶</a><code class="hdoc-function-code language-cpp">virtual bool targetShrinkDemandedConstant(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Demanded,
    <a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp; TLO)
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3111">llvm/include/llvm/CodeGen/TargetLowering.h:3111</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Demanded</b></dt><dt class="is-family-code"><a href="r0BFB523D9290DDA6.html">llvm::TargetLowering::TargetLoweringOpt</a>&amp;<b> TLO</b></dt></dl><h3 id="E7D4623EA9D75FD7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E7D4623EA9D75FD7">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r239B77963D0C33C0.html">llvm::SDValue</a> unwrapAddress(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> N) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3314">llvm/include/llvm/CodeGen/TargetLowering.h:3314</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> N</b></dt></dl><h3 id="76227AD8A2352FBD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#76227AD8A2352FBD">¶</a><code class="hdoc-function-code language-cpp">virtual bool useLoadStackGuardNode() const</code></pre></h3><h4>Description</h4><p>If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering Intrinsic::stackprotector.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L4240">llvm/include/llvm/CodeGen/TargetLowering.h:4240</a></p><h3 id="E970ABFB3A6D4C22"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E970ABFB3A6D4C22">¶</a><code class="hdoc-function-code language-cpp">bool verifyReturnAddressArgumentIsConstant(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Op,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L3841">llvm/include/llvm/CodeGen/TargetLowering.h:3841</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Op</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>