Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 26 19:31:41 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file flasher_timing_summary_routed.rpt -rpx flasher_timing_summary_routed.rpx
| Design       : flasher
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.602        0.000                      0                   24        0.075        0.000                      0                   24        5.750        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.499          80.003          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.618        0.000                      0                   24        0.324        0.000                      0                   24        5.750        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.602        0.000                      0                   24        0.324        0.000                      0                   24        5.750        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.602        0.000                      0                   24        0.075        0.000                      0                   24  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.602        0.000                      0                   24        0.075        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.990 r  r_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    r_reg[20]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.233    11.546    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.608    r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.969 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.233    11.546    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.608    r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.895 r  r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    r_reg[20]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.233    11.546    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.608    r_reg[22]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.879 r  r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    r_reg[20]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.233    11.546    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.608    r_reg[20]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.733ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.876 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.855 r  r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    r_reg[16]_i_1_n_4
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.781 r  r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.781    r_reg[16]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[18]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.765 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.765    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.762 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.762    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[13]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                  9.847    

Slack (MET) :             9.868ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.460ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.741 r  r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.741    r_reg[12]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.233    11.547    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.609    r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  9.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  r_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.668    -0.495    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  r_reg[11]/Q
                         net (fo=1, routed)           0.183    -0.172    r_reg_n_0_[11]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.064 r  r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    r_reg[8]_i_1_n_4
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.941    -0.730    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.390    r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  r_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.170    r_reg_n_0_[3]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    r_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.064 r  r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_reg[12]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.391    r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.065 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.392    r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.669    -0.494    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  r_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.177    r_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.062 r  r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.062    r_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.942    -0.729    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.389    r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.665    -0.498    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  r_reg[23]/Q
                         net (fo=2, routed)           0.197    -0.160    led_OBUF[0]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.052 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.052    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.938    -0.733    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.393    r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.029 r  r_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.028 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.391    r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.029 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.392    r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.499
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.499      10.344     BUFGCTRL_X0Y0    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.499      11.250     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y116     r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y118     r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y118     r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y119     r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y119     r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y119     r_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y119     r_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.499      11.499     SLICE_X0Y120     r_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.499      200.861    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y118     r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y118     r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.990 r  r_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    r_reg[20]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.969 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.895 r  r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    r_reg[20]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[22]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.879 r  r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    r_reg[20]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[20]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.876 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.855 r  r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    r_reg[16]_i_1_n_4
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.781 r  r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.781    r_reg[16]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[18]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.765 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.765    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.762 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.762    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[13]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.741 r  r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.741    r_reg[12]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  9.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  r_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.668    -0.495    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  r_reg[11]/Q
                         net (fo=1, routed)           0.183    -0.172    r_reg_n_0_[11]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.064 r  r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    r_reg[8]_i_1_n_4
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.941    -0.730    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.390    r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  r_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.170    r_reg_n_0_[3]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    r_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.064 r  r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_reg[12]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.391    r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.065 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.392    r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.669    -0.494    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  r_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.177    r_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.062 r  r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.062    r_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.942    -0.729    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.389    r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.665    -0.498    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  r_reg[23]/Q
                         net (fo=2, routed)           0.197    -0.160    led_OBUF[0]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.052 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.052    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.938    -0.733    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.393    r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.029 r  r_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.388    r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.028 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.391    r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.029 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.392    r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { cw/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    cw/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y116     r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y118     r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y118     r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y119     r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y119     r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y119     r_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y119     r_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X0Y120     r_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y116     r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y118     r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y118     r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y119     r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X0Y120     r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cw/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    cw/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  cw/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.990 r  r_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    r_reg[20]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.969 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.895 r  r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    r_reg[20]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[22]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.879 r  r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    r_reg[20]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[20]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.876 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.855 r  r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    r_reg[16]_i_1_n_4
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.781 r  r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.781    r_reg[16]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[18]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.765 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.765    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.762 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.762    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[13]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_out1_clk_wiz_0_1 rise@12.499ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.741 r  r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.741    r_reg[12]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.499    12.499 r  
    L17                                               0.000    12.499 r  sysclk (IN)
                         net (fo=0)                   0.000    12.499    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  9.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  r_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.668    -0.495    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  r_reg[11]/Q
                         net (fo=1, routed)           0.183    -0.172    r_reg_n_0_[11]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.064 r  r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    r_reg[8]_i_1_n_4
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.941    -0.730    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.249    -0.246    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.141    r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  r_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.170    r_reg_n_0_[3]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    r_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.064 r  r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_reg[12]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.249    -0.247    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.142    r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.065 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.249    -0.248    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.143    r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.669    -0.494    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  r_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.177    r_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.062 r  r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.062    r_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.942    -0.729    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.249    -0.245    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.140    r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.665    -0.498    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  r_reg[23]/Q
                         net (fo=2, routed)           0.197    -0.160    led_OBUF[0]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.052 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.052    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.938    -0.733    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.249    -0.249    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.144    r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.029 r  r_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.028 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.249    -0.247    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.142    r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.029 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.249    -0.248    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.143    r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.990 r  r_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    r_reg[20]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[21]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.969 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[23]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.895 r  r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    r_reg[20]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[22]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[22]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 11.195 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.656 r  r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.656    r_reg[16]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.879 r  r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    r_reg[20]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.671    11.195    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[20]/C
                         clock pessimism              0.584    11.779    
                         clock uncertainty           -0.249    11.530    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.062    11.592    r_reg[20]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.876 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[17]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.855 r  r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    r_reg[16]_i_1_n_4
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[19]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[19]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.781 r  r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.781    r_reg[16]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[18]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[18]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.542 r  r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.542    r_reg[12]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.765 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.765    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[16]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.762 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.762    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[13]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.762    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 11.196 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.801    -0.692    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.236 r  r_reg[1]/Q
                         net (fo=1, routed)           0.762     0.526    r_reg_n_0_[1]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.200 r  r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.200    r_reg[0]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.314    r_reg[4]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.428 r  r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    r_reg[8]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.741 r  r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.741    r_reg[12]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L17                                               0.000    12.500 r  sysclk (IN)
                         net (fo=0)                   0.000    12.500    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          1.672    11.196    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[15]/C
                         clock pessimism              0.584    11.780    
                         clock uncertainty           -0.249    11.531    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.062    11.593    r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                  9.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  r_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[0]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.668    -0.495    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  r_reg[11]/Q
                         net (fo=1, routed)           0.183    -0.172    r_reg_n_0_[11]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.064 r  r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    r_reg[8]_i_1_n_4
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.941    -0.730    fastclk
    SLICE_X0Y118         FDRE                                         r  r_reg[11]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.249    -0.246    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105    -0.141    r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  r_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.170    r_reg_n_0_[3]
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    r_reg[0]_i_1_n_4
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[3]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.064 r  r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    r_reg[12]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.249    -0.247    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.142    r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.065 r  r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    r_reg[16]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.249    -0.248    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.143    r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.669    -0.494    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  r_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.177    r_reg_n_0_[4]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.062 r  r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.062    r_reg[4]_i_1_n_7
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.942    -0.729    fastclk
    SLICE_X0Y117         FDRE                                         r  r_reg[4]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.249    -0.245    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105    -0.140    r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.665    -0.498    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  r_reg[23]/Q
                         net (fo=2, routed)           0.197    -0.160    led_OBUF[0]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.052 r  r_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.052    r_reg[20]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.938    -0.733    fastclk
    SLICE_X0Y121         FDRE                                         r  r_reg[23]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.249    -0.249    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105    -0.144    r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.670    -0.493    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.352 f  r_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.180    r_reg_n_0_[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.135    r[0]_i_5_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.029 r  r_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[0]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.943    -0.728    fastclk
    SLICE_X0Y116         FDRE                                         r  r_reg[1]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.249    -0.244    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.139    r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.667    -0.496    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  r_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.179    r_reg_n_0_[12]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.028 r  r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.028    r_reg[12]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.940    -0.731    fastclk
    SLICE_X0Y119         FDRE                                         r  r_reg[13]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.249    -0.247    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105    -0.142    r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.499ns})
  Destination:            r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.493ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.666    -0.497    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  r_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.180    r_reg_n_0_[16]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.029 r  r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    r_reg[16]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cw/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    cw/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  cw/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    cw/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  cw/inst/clkout1_buf/O
                         net (fo=24, routed)          0.939    -0.732    fastclk
    SLICE_X0Y120         FDRE                                         r  r_reg[17]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.249    -0.248    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105    -0.143    r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.114    





