# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		iic_top_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name TOP_LEVEL_ENTITY iic_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 7.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:36:44  OCTOBER 28, 2001"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name VERILOG_FILE iic_top.v
set_global_assignment -name VERILOG_FILE iic_com.v
set_location_assignment PIN_12 -to clk
set_location_assignment PIN_44 -to rst_n
set_location_assignment PIN_17 -to scl
set_location_assignment PIN_15 -to sda
set_location_assignment PIN_100 -to sm_cs1_n
set_location_assignment PIN_99 -to sm_cs2_n
set_location_assignment PIN_2 -to sm_db[0]
set_location_assignment PIN_1 -to sm_db[1]
set_location_assignment PIN_7 -to sm_db[2]
set_location_assignment PIN_6 -to sm_db[3]
set_location_assignment PIN_5 -to sm_db[4]
set_location_assignment PIN_3 -to sm_db[5]
set_location_assignment PIN_4 -to sm_db[6]
set_location_assignment PIN_37 -to sw1
set_location_assignment PIN_39 -to sw2
set_global_assignment -name VECTOR_WAVEFORM_FILE tb_iic_top.vwf
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name MISC_FILE "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/10、IIC通信实验/verilogiic1121/iic_top.dpf"
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"