<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2025 10 27 10:39:41.912" version="5.8" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="fifo.lpc" type="lpc" modified="2025 10 27 10:39:40.120"/>
		<File name="fifo.v" type="top_level_verilog" modified="2025 10 27 10:39:40.211"/>
		<File name="fifo_tmpl.v" type="template_verilog" modified="2025 10 27 10:39:40.211"/>
		<File name="tb_fifo_tmpl.v" type="testbench_verilog" modified="2025 10 27 10:39:40.211"/>
  </Package>
</DiamondModule>
