// Seed: 1761956331
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  logic [7:0] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_7;
  wire id_8;
  assign id_1 = 1;
  id_9 :
  assert property (@(1) 1)
  else;
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1
);
  wor id_3 = id_0 == ~id_0;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
