<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='818' type='void llvm::SIInstrInfo::legalizeOperandsVOP3(llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='817'>/// Fix operands in \p MI to satisfy constant bus requirements.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9760' u='c' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3806' ll='3885' type='void llvm::SIInstrInfo::legalizeOperandsVOP3(llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4167' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3804'>// Legalize VOP3 operands. All operand types are supported for any operand
// but only one literal constant and only starting from GFX10.</doc>
