<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: core-drv Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>core-drv</h1><a href="core-drv.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*! \file core-drv</span>
<a name="l00002"></a>00002 <span class="comment">    \brief This file is not part of the driver sources.  The contents of this</span>
<a name="l00003"></a>00003 <span class="comment">           file are used in HTML document generation.</span>
<a name="l00004"></a>00004 <span class="comment">*/</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">/*! \page core-main OCTEON core driver</span>
<a name="l00007"></a>00007 <span class="comment"></span>
<a name="l00008"></a>00008 <span class="comment"> \section cm-sec1 Introduction</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment"> The core component of the OCTEON PCI driver provides a set of API's for OCTEON</span>
<a name="l00011"></a>00011 <span class="comment"> core applications</span>
<a name="l00012"></a>00012 <span class="comment"> \li to send responses for requests received from the host</span>
<a name="l00013"></a>00013 <span class="comment"> \li to send unsolicited data packets to the OCTEON host using OCTEON output queues.</span>
<a name="l00014"></a>00014 <span class="comment"> \li to transfer data between host memory and OCTEON local memory using DMA engines.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">The core driver sources can be found at components/driver/core. The core driver</span>
<a name="l00017"></a>00017 <span class="comment">gets compiled as a library which is linked with the core application.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">For an example core application that uses the PCI input, output and DMA engines,</span>
<a name="l00020"></a>00020 <span class="comment">go to applications/pci-core-app/base. The core application is called</span>
<a name="l00021"></a>00021 <span class="comment">&lt;b&gt;cvmcs&lt;/b&gt;. It uses the files in pci-core-app/common for initialization and</span>
<a name="l00022"></a>00022 <span class="comment">the files in pci-core-app/test to demonstrate request/response, packet data</span>
<a name="l00023"></a>00023 <span class="comment">transfer via PCI output queue and DMA transfer via the PCI DMA engines.</span>
<a name="l00024"></a>00024 <span class="comment"></span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00028"></a>00028 <span class="comment"> \section cm-sec2 Input processing in OCTEON cores</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">    &lt;b&gt;Files:&lt;/b&gt; cvm-drv.c</span>
<a name="l00031"></a>00031 <span class="comment"></span>
<a name="l00032"></a>00032 <span class="comment">    The core component of OCTEON PCI driver does not have any API's for input</span>
<a name="l00033"></a>00033 <span class="comment"> processing. This is because OCTEON treats data arriving from the PCI input</span>
<a name="l00034"></a>00034 <span class="comment">rings in the same way as from any of the other ports. The only exception is</span>
<a name="l00035"></a>00035 <span class="comment">that RAW mode packets include information about the instruction in the work</span>
<a name="l00036"></a>00036 <span class="comment">queue entry.</span>
<a name="l00037"></a>00037 <span class="comment"></span>
<a name="l00038"></a>00038 <span class="comment">    OCTEON input ports receive packets from PCI and send it to the</span>
<a name="l00039"></a>00039 <span class="comment">cores for processing in a work queue entry (WQE). The PCI data can be in RAW</span>
<a name="l00040"></a>00040 <span class="comment">mode or packet mode (identified by the WQE structure's 2nd 64-bit word and by</span>
<a name="l00041"></a>00041 <span class="comment">the Instruction Header).</span>
<a name="l00042"></a>00042 <span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">    The PCI Instruction Header (IH) is converted into a Packet Instruction</span>
<a name="l00044"></a>00044 <span class="comment">Header which retain all the fields of the PCI IH except the dlengsz (data</span>
<a name="l00045"></a>00045 <span class="comment">length) and fsz (front data size) fields. In place of these two fields, the</span>
<a name="l00046"></a>00046 <span class="comment">Packet IH has a skip length and Parse Mode fields. Refer to the OCTEON Hardware</span>
<a name="l00047"></a>00047 <span class="comment">Manual for more info on the packet IH format and conversion. The driver</span>
<a name="l00048"></a>00048 <span class="comment">currently uses fixed size front data (16 bytes) and the length field of the WQE</span>
<a name="l00049"></a>00049 <span class="comment">structure gives the total length of packet (including headers).</span>
<a name="l00050"></a>00050 <span class="comment"></span>
<a name="l00051"></a>00051 <span class="comment">    A core application that wishes to receive data from the PCI input ports</span>
<a name="l00052"></a>00052 <span class="comment">requests work from OCTEON POW in the same way as it would for other ports. It</span>
<a name="l00053"></a>00053 <span class="comment">can identify data received from the PCI ports by looking at the ipprt field in</span>
<a name="l00054"></a>00054 <span class="comment">WORD1 of the WQE. This field should have a value between 32 and 35 for OCTEON</span>
<a name="l00055"></a>00055 <span class="comment">processors up to CN63xx and 0x100 to 0x11F on OCTEON CN68xx.</span>
<a name="l00056"></a>00056 <span class="comment"></span>
<a name="l00057"></a>00057 <span class="comment"></span>
<a name="l00058"></a>00058 <span class="comment"></span>
<a name="l00059"></a>00059 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00060"></a>00060 <span class="comment"> \section cm-sec3  Using Output rings from OCTEON cores</span>
<a name="l00061"></a>00061 <span class="comment"> &lt;b&gt;Files:&lt;/b&gt; cvm-pci-pko.c;  cvm-pci-pko.h</span>
<a name="l00062"></a>00062 <span class="comment"></span>
<a name="l00063"></a>00063 <span class="comment"> There are up to 32 PCI output rings available for Core applications to send </span>
<a name="l00064"></a>00064 <span class="comment">data to the host. Each of these rings is implemented as a descriptor ring in</span>
<a name="l00065"></a>00065 <span class="comment">the host memory. Data is sent out via the PCI Output rings by writing commands</span>
<a name="l00066"></a>00066 <span class="comment">to PKO ports corresponding to the PCI block.  When a command is written</span>
<a name="l00067"></a>00067 <span class="comment">to one of the PKO PCI ports the OCTEON hardware takes care of transferring the</span>
<a name="l00068"></a>00068 <span class="comment">data from the OCTEON memory to the output ring buffers in host memory using PCI</span>
<a name="l00069"></a>00069 <span class="comment">operations. The core driver provides API's that allow core applications to send</span>
<a name="l00070"></a>00070 <span class="comment">data to the PCI output queues. The API's are discussed in detail later in this</span>
<a name="l00071"></a>00071 <span class="comment">chapter.</span>
<a name="l00072"></a>00072 <span class="comment"></span>
<a name="l00073"></a>00073 <span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00076"></a>00076 <span class="comment"> \section cm-sec4 Sending instruction response from OCTEON cores</span>
<a name="l00077"></a>00077 <span class="comment"> &lt;b&gt;Files:&lt;/b&gt; cvm-drv-reqresp.c;  cvm-drv-reqresp.h;   cvm-pci-dma.h; cvm-driver-defs.h</span>
<a name="l00078"></a>00078 <span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment">Core applications can send responses via the DMA queues for instructions</span>
<a name="l00080"></a>00080 <span class="comment">received from the host. The response can be send to a single or multiple</span>
<a name="l00081"></a>00081 <span class="comment">locations in the host memory. The core component of the PCI driver provides</span>
<a name="l00082"></a>00082 <span class="comment">several API's that allow core applications to send the response in several</span>
<a name="l00083"></a>00083 <span class="comment">different ways. The API's are discussed in detail later in this chapter.</span>
<a name="l00084"></a>00084 <span class="comment"></span>
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment"></span>
<a name="l00087"></a>00087 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00088"></a>00088 <span class="comment"> \section cm-sec5  Data transfer from OCTEON cores</span>
<a name="l00089"></a>00089 <span class="comment"> &lt;b&gt;Files: &lt;/b&gt; cvm-pci-dma.c;   cvm-pci-dma.h </span>
<a name="l00090"></a>00090 <span class="comment"></span>
<a name="l00091"></a>00091 <span class="comment"> Core applications can transfer data between host memory and OCTEON L2/DRAM</span>
<a name="l00092"></a>00092 <span class="comment"> using API's provided by the core PCI driver. The API's takes local buffer</span>
<a name="l00093"></a>00093 <span class="comment">pointers and remote host addresses and uses the PCI DMA engines to transfer data</span>
<a name="l00094"></a>00094 <span class="comment">between the local OCTEON memory and remote host memory.</span>
<a name="l00095"></a>00095 <span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00098"></a>00098 <span class="comment"> \section pci_init_sec Initialization of the core driver component.</span>
<a name="l00099"></a>00099 <span class="comment"> &lt;b&gt;Files: &lt;/b&gt; cvm-drv.c;   cvm-driver-defs.h</span>
<a name="l00100"></a>00100 <span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment"> This section describes the steps a simple executive application should</span>
<a name="l00102"></a>00102 <span class="comment"> take when it needs to use the PCI interface. It also describes the API's</span>
<a name="l00103"></a>00103 <span class="comment"> available for use by a core application. Every simple executive application</span>
<a name="l00104"></a>00104 <span class="comment"> goes through the following steps:</span>
<a name="l00105"></a>00105 <span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">  \li a) Allocate memory resources for the application globally i.e. one of the</span>
<a name="l00107"></a>00107 <span class="comment">     cores does the allocation on behalf of all cores. This includes setting </span>
<a name="l00108"></a>00108 <span class="comment">     up of FPA pools, arena allocation and configuring the IO interfaces.</span>
<a name="l00109"></a>00109 <span class="comment">  \li b) Each core then allocates resources it requires like scratchpad location</span>
<a name="l00110"></a>00110 <span class="comment">     and memory allocation for local structures.</span>
<a name="l00111"></a>00111 <span class="comment">  \li c) Finally, it starts its application specific chores in a loop.</span>
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">  During step (a), the application should call cvm_drv_init(). This will do</span>
<a name="l00114"></a>00114 <span class="comment">  initialization of the PCI ports and also allocate resources for the PCI</span>
<a name="l00115"></a>00115 <span class="comment">  input and output interfaces. This actions is done globally by</span>
<a name="l00116"></a>00116 <span class="comment">  one of the cores in the application.</span>
<a name="l00117"></a>00117 <span class="comment"></span>
<a name="l00118"></a>00118 <span class="comment">  During step (b), the application should call cvm_drv_local_init(). This</span>
<a name="l00119"></a>00119 <span class="comment">  reserves scratchpad locations for use by the core driver. These scratchpad</span>
<a name="l00120"></a>00120 <span class="comment">  locations serve as storage for memory pointers for driver async allocation</span>
<a name="l00121"></a>00121 <span class="comment">  routines. This is done on all the cores which run the application.</span>
<a name="l00122"></a>00122 <span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">  After step (b) and before entering the data processing part in step (c), the </span>
<a name="l00124"></a>00124 <span class="comment">  application should call cvm_drv_start(). This routine sends a packet on PCI</span>
<a name="l00125"></a>00125 <span class="comment">  output queue that tells the host that core initialization is complete and PCI</span>
<a name="l00126"></a>00126 <span class="comment">  packet transfer can begin. This step is also performed by only one of the</span>
<a name="l00127"></a>00127 <span class="comment">  cores running the application.</span>
<a name="l00128"></a>00128 <span class="comment"></span>
<a name="l00129"></a>00129 <span class="comment"></span>
<a name="l00130"></a>00130 <span class="comment">\verbatim</span>
<a name="l00131"></a>00131 <span class="comment">   ----------------------------- IMPORTANT -------------------------------</span>
<a name="l00132"></a>00132 <span class="comment">   The host driver will NOT send requests to OCTEON until it receives an</span>
<a name="l00133"></a>00133 <span class="comment">   indication from the  OCTEON cores. All core applications that want to</span>
<a name="l00134"></a>00134 <span class="comment">   use  PCI input ports should call  cvm_drv_start() as the last step in</span>
<a name="l00135"></a>00135 <span class="comment">   initialization.</span>
<a name="l00136"></a>00136 <span class="comment">\endverbatim</span>
<a name="l00137"></a>00137 <span class="comment"></span>
<a name="l00138"></a>00138 <span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">&lt;br&gt;&lt;br&gt;&lt;br&gt;&lt;br&gt;</span>
<a name="l00140"></a>00140 <span class="comment">   \section pci_use_sec  PCI core driver API </span>
<a name="l00141"></a>00141 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00142"></a>00142 <span class="comment">   &lt;b&gt; Sending response to a request from host &lt;/b&gt;</span>
<a name="l00143"></a>00143 <span class="comment"></span>
<a name="l00144"></a>00144 <span class="comment">   &lt;b&gt; Important: &lt;/b&gt; The OCTEON DMA engine limits each local buffer size to</span>
<a name="l00145"></a>00145 <span class="comment">          8184 bytes. This is documented in OCTEON CN38XX PASS3 Errata</span>
<a name="l00146"></a>00146 <span class="comment">          as PCI-500.</span>
<a name="l00147"></a>00147 <span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">    &lt;b&gt; Important: &lt;/b&gt;: For each DMA command, OCTEON limits the maximum number</span>
<a name="l00149"></a>00149 <span class="comment">           of local buffers to 14 and remote pointers to 13.</span>
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">   \li cvm_drv_pci_instr_response() Use this API if the response header, status</span>
<a name="l00152"></a>00152 <span class="comment">          and data are in separate locations in OCTEON memory. The host memory</span>
<a name="l00153"></a>00153 <span class="comment">          location is retrieved by the core driver from the instruction front</span>
<a name="l00154"></a>00154 <span class="comment">          data (in parameter "front"). Note that this API will reserve 2 local</span>
<a name="l00155"></a>00155 <span class="comment">          and 2 remote pointers for the response header &amp; status respectively.</span>
<a name="l00156"></a>00156 <span class="comment"></span>
<a name="l00157"></a>00157 <span class="comment">   \li cvm_drv_pci_instr_response_direct() - Use this API if the  the response </span>
<a name="l00158"></a>00158 <span class="comment">          header, status and data are in a single buffer in OCTEON memory.</span>
<a name="l00159"></a>00159 <span class="comment">          The host memory location is retrieved by the core driver from the </span>
<a name="l00160"></a>00160 <span class="comment">          instruction front data (in parameter "front").</span>
<a name="l00161"></a>00161 <span class="comment"></span>
<a name="l00162"></a>00162 <span class="comment">   \li cvm_dma_send_scatter_response() - Use this API if the response</span>
<a name="l00163"></a>00163 <span class="comment">          pointer is a scatter list and not a direct host memory address. Read</span>
<a name="l00164"></a>00164 <span class="comment">          the scatter list first by calling cvm_pci_dma_read_scatter_list() and</span>
<a name="l00165"></a>00165 <span class="comment">          pass the scatter list along with the local response buffers, response</span>
<a name="l00166"></a>00166 <span class="comment">          header and status to this function. The status and response header</span>
<a name="l00167"></a>00167 <span class="comment">          are passed as arguments to this function. Note that this API will</span>
<a name="l00168"></a>00168 <span class="comment">          reserve 2 local and 2 remote pointers for the response header &amp; status</span>
<a name="l00169"></a>00169 <span class="comment">          respectively.</span>
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">   \li cvm_dma_send_scatter_response_direct() - Use this API if the response</span>
<a name="l00172"></a>00172 <span class="comment">          pointer is a scatter list and not a direct host memory address. Read</span>
<a name="l00173"></a>00173 <span class="comment">          the scatter list first by calling cvm_pci_dma_read_scatter_list() and</span>
<a name="l00174"></a>00174 <span class="comment">          pass the scatter list to this function. The status and response header</span>
<a name="l00175"></a>00175 <span class="comment">          are assumed to be part of the response data.</span>
<a name="l00176"></a>00176 <span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment"></span>
<a name="l00178"></a>00178 <span class="comment">    All the API's above support blocking and non-blocking calls. The DMA_ACTION</span>
<a name="l00179"></a>00179 <span class="comment">    parameter determines the type of call. If the action is DMA_BLOCKING, the</span>
<a name="l00180"></a>00180 <span class="comment">    function call does not return till the OCTEON PCI DMA engine indicates that</span>
<a name="l00181"></a>00181 <span class="comment">    the DMA is completed. If the action is DMA_NON_BLOCKING, the functions</span>
<a name="l00182"></a>00182 <span class="comment">    expects a pointer to a work queue entry (WQE). This WQE will be scheduled by</span>
<a name="l00183"></a>00183 <span class="comment">    the DMA engine when the DMA is completed. The application should complete</span>
<a name="l00184"></a>00184 <span class="comment">    all DMA post-processing when it receives this WQE.</span>
<a name="l00185"></a>00185 <span class="comment"></span>
<a name="l00186"></a>00186 <span class="comment"></span>
<a name="l00187"></a>00187 <span class="comment">    The above functions can be found in cvm-drv-reqresp.c &amp; cvm-drv-reqresp.h.</span>
<a name="l00188"></a>00188 <span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00191"></a>00191 <span class="comment">    &lt;b&gt; Sending unsolicited data to OCTEON PCI host via Output queues&lt;/b&gt;</span>
<a name="l00192"></a>00192 <span class="comment"></span>
<a name="l00193"></a>00193 <span class="comment">    &lt;b&gt; Important: &lt;/b&gt;: OCTEON limits the maximum data transfer on the PCI</span>
<a name="l00194"></a>00194 <span class="comment">       output queue to 65528.</span>
<a name="l00195"></a>00195 <span class="comment"></span>
<a name="l00196"></a>00196 <span class="comment">    \li cvm_pko_send_direct() - This API supports local data buffers in a single</span>
<a name="l00197"></a>00197 <span class="comment">          buffer or multiple buffers in chained (linked) mode or gather mode.</span>
<a name="l00198"></a>00198 <span class="comment">          Use this when the data buffer includes the response header identifying</span>
<a name="l00199"></a>00199 <span class="comment">          the data contents.</span>
<a name="l00200"></a>00200 <span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">    \li cvm_pko_send_data()   - This API supports all the data buffer modes </span>
<a name="l00202"></a>00202 <span class="comment">          in cvm_pko_send_direct() but allows the response header to be sent</span>
<a name="l00203"></a>00203 <span class="comment">          separately from the data.</span>
<a name="l00204"></a>00204 <span class="comment"></span>
<a name="l00205"></a>00205 <span class="comment">    The above functions can be found in cvm-pci-pko.c &amp; cvm-pci-pko.h.</span>
<a name="l00206"></a>00206 <span class="comment"></span>
<a name="l00207"></a>00207 <span class="comment"></span>
<a name="l00208"></a>00208 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00209"></a>00209 <span class="comment">    &lt;b&gt; Sending data to host memory via DMA engines &lt;/b&gt;</span>
<a name="l00210"></a>00210 <span class="comment"></span>
<a name="l00211"></a>00211 <span class="comment">    \li cvm_pci_dma_send_direct() - This API provides a low level interface</span>
<a name="l00212"></a>00212 <span class="comment">          where the caller is required to specify the DMA command and the local</span>
<a name="l00213"></a>00213 <span class="comment">          and remote memory address pointers.</span>
<a name="l00214"></a>00214 <span class="comment"></span>
<a name="l00215"></a>00215 <span class="comment">    \li cvm_pci_dma_send_data() -   Use this API to send data to the host memory</span>
<a name="l00216"></a>00216 <span class="comment">          via DMA. The DMA command is built by the core driver.</span>
<a name="l00217"></a>00217 <span class="comment"></span>
<a name="l00218"></a>00218 <span class="comment"></span>
<a name="l00219"></a>00219 <span class="comment">    The above functions do not have intrinsic support for blocking or</span>
<a name="l00220"></a>00220 <span class="comment">    non-blocking operations, though the application can specify a work queue</span>
<a name="l00221"></a>00221 <span class="comment">    entry or memory location in the cvm_pci_dma_cmd_t parameters passed to these</span>
<a name="l00222"></a>00222 <span class="comment">    routines for PCI DMA completion indication.</span>
<a name="l00223"></a>00223 <span class="comment"></span>
<a name="l00224"></a>00224 <span class="comment">    The above functions can be found in cvm-pci-dma.c</span>
<a name="l00225"></a>00225 <span class="comment"></span>
<a name="l00226"></a>00226 <span class="comment"></span>
<a name="l00227"></a>00227 <span class="comment">&lt;br&gt;&lt;br&gt;</span>
<a name="l00228"></a>00228 <span class="comment">    &lt;b&gt; Receiving data from host memory via DMA engines &lt;/b&gt;</span>
<a name="l00229"></a>00229 <span class="comment"></span>
<a name="l00230"></a>00230 <span class="comment">    \li cvm_pci_dma_recv_data() -   Use this API to read data from host memory</span>
<a name="l00231"></a>00231 <span class="comment">          via DMA. The DMA command is built by the core driver.</span>
<a name="l00232"></a>00232 <span class="comment"></span>
<a name="l00233"></a>00233 <span class="comment">    \li cvm_pci_dma_read_scatter_list() - Use this API to read a scatter list</span>
<a name="l00234"></a>00234 <span class="comment">          from host memory. The bus address of host memory is passed as a</span>
<a name="l00235"></a>00235 <span class="comment">          parameter along with the address of a local buffer where the scatter</span>
<a name="l00236"></a>00236 <span class="comment">          list is copied by the DMA engine. This requests supports BLOCKING </span>
<a name="l00237"></a>00237 <span class="comment">          mode where the function does not return till the scatter list is</span>
<a name="l00238"></a>00238 <span class="comment">          retrieved, and a NON-BLOCKING mode where the function schedules a</span>
<a name="l00239"></a>00239 <span class="comment">          WQE after completion of DMA. The application must provide a WQE when</span>
<a name="l00240"></a>00240 <span class="comment">          using the NON-BLOCKING mode and be capable of processing the WQE </span>
<a name="l00241"></a>00241 <span class="comment">          when it is becomes available after completion of DMA.</span>
<a name="l00242"></a>00242 <span class="comment"></span>
<a name="l00243"></a>00243 <span class="comment">    The above functions do not have intrinsic support for blocking or</span>
<a name="l00244"></a>00244 <span class="comment">    non-blocking operations, though the application can specify a work queue</span>
<a name="l00245"></a>00245 <span class="comment">    entry or memory location in the cvm_pci_dma_cmd_t parameters passed to these</span>
<a name="l00246"></a>00246 <span class="comment">    routines for PCI DMA completion indication.</span>
<a name="l00247"></a>00247 <span class="comment"></span>
<a name="l00248"></a>00248 <span class="comment">    The above functions can be found in cvm-pci-dma.c</span>
<a name="l00249"></a>00249 <span class="comment"></span>
<a name="l00250"></a>00250 <span class="comment">&lt;b&gt;NOTE:&lt;/b&gt;  Please refer to the README.txt at OCTEON-SDK/components/driver for compilation instructions.</span>
<a name="l00251"></a>00251 <span class="comment"></span>
<a name="l00252"></a>00252 <span class="comment"> */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
